<html><body><samp><pre>
<!@TC:1759960041>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-42SL8KH

# Wed Oct 08 23:47:21 2025

#Implementation: ICE40UP5K_PROGRAM_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1759960042> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1759960042> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1759960042> | Setting time resolution to ps
@N: : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\current_shift.vhd:7:7:7:20:@N::@XP_MSG">current_shift.vhd(7)</a><!@TM:1759960042> | Top entity is set to CURRENT_SHIFT.
<font color=#A52A2A>@W:<a href="@W:CD134:@XP_HELP">CD134</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd:64:28:64:43:@W:CD134:@XP_MSG">delay_measurement.vhd(64)</a><!@TM:1759960042> | No such identifier, delay_hc_signal, of proper type in current declarative region</font>
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1759960042> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)


Process completed successfully.
# Wed Oct 08 23:47:21 2025

###########################################################]
<a name=compilerReport3></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1759960042> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40_MAIN_PROGRAM_100MHZ_pll.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Wed Oct 08 23:47:21 2025

###########################################################]
@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1759960042> | Setting time resolution to ps
@N: : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\MAIN.vhd:25:7:25:11:@N::@XP_MSG">MAIN.vhd(25)</a><!@TM:1759960042> | Top entity is set to MAIN.
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\PI_CONTROLLER.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\PWM_GENERATOR.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\timer.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\MAIN.vhd changed - recompiling
File C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\current_shift.vhd changed - recompiling
<font color=#A52A2A>@W:<a href="@W:CD134:@XP_HELP">CD134</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd:64:28:64:43:@W:CD134:@XP_MSG">delay_measurement.vhd(64)</a><!@TM:1759960042> | No such identifier, delay_hc_signal, of proper type in current declarative region</font>
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1759960042> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\MAIN.vhd:25:7:25:11:@N:CD630:@XP_MSG">MAIN.vhd(25)</a><!@TM:1759960042> | Synthesizing work.main.behavioral.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\MAIN.vhd:192:11:192:22:@W:CD638:@XP_MSG">MAIN.vhd(192)</a><!@TM:1759960042> | Signal clk_100mhz1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\MAIN.vhd:204:11:204:25:@W:CD638:@XP_MSG">MAIN.vhd(204)</a><!@TM:1759960042> | Signal pwm_duty_input is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\MAIN.vhd:224:12:224:22:@W:CD638:@XP_MSG">MAIN.vhd(224)</a><!@TM:1759960042> | Signal pll_locked is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\MAIN.vhd:225:12:225:21:@W:CD638:@XP_MSG">MAIN.vhd(225)</a><!@TM:1759960042> | Signal clk_10khz is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\MAIN.vhd:227:12:227:19:@W:CD638:@XP_MSG">MAIN.vhd(227)</a><!@TM:1759960042> | Signal counter is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\phase_controller_second.vhd:5:7:5:30:@N:CD630:@XP_MSG">phase_controller_second.vhd(5)</a><!@TM:1759960042> | Synthesizing work.phase_controller_second.behavioral.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\phase_controller_second.vhd:26:23:26:25:@N:CD231:@XP_MSG">phase_controller_second.vhd(26)</a><!@TM:1759960042> | Using onehot encoding for type state_machine. For example, enumeration readytogo_state is mapped to "100000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd:5:7:5:13:@N:CD630:@XP_MSG">stoper.vhd(5)</a><!@TM:1759960042> | Synthesizing work.stoper.behavioral.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd:31:24:31:26:@N:CD233:@XP_MSG">stoper.vhd(31)</a><!@TM:1759960042> | Using sequential encoding for type stoper_state_t.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd:96:20:96:34:@N:CD604:@XP_MSG">stoper.vhd(96)</a><!@TM:1759960042> | OTHERS clause is not synthesized.
Post processing for work.stoper.behavioral
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd:39:8:39:10:@A:CL282:@XP_MSG">stoper.vhd(39)</a><!@TM:1759960042> | Feedback mux created for signal stoper_state[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.phase_controller_second.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\phase_controller.vhd:5:7:5:23:@N:CD630:@XP_MSG">phase_controller.vhd(5)</a><!@TM:1759960042> | Synthesizing work.phase_controller.behavioral.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\phase_controller.vhd:25:23:25:25:@N:CD231:@XP_MSG">phase_controller.vhd(25)</a><!@TM:1759960042> | Using onehot encoding for type state_machine. For example, enumeration readytogo_state is mapped to "100000".
Post processing for work.phase_controller.behavioral
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\phase_controller.vhd:69:8:69:10:@W:CL169:@XP_MSG">phase_controller.vhd(69)</a><!@TM:1759960042> | Pruning unused register start_flag_2. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd:6:7:6:24:@N:CD630:@XP_MSG">delay_measurement.vhd(6)</a><!@TM:1759960042> | Synthesizing work.delay_measurement.behavioral.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd:50:20:50:22:@N:CD233:@XP_MSG">delay_measurement.vhd(50)</a><!@TM:1759960042> | Using sequential encoding for type meas_state.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd:147:20:147:34:@N:CD604:@XP_MSG">delay_measurement.vhd(147)</a><!@TM:1759960042> | OTHERS clause is not synthesized.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd:202:20:202:34:@N:CD604:@XP_MSG">delay_measurement.vhd(202)</a><!@TM:1759960042> | OTHERS clause is not synthesized.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\timer.vhd:5:7:5:12:@N:CD630:@XP_MSG">timer.vhd(5)</a><!@TM:1759960042> | Synthesizing work.timer.behavioral.
Post processing for work.timer.behavioral
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\timer.vhd:30:8:30:10:@W:CL169:@XP_MSG">timer.vhd(30)</a><!@TM:1759960042> | Pruning unused register elapsed_ticks_3(31 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\timer.vhd:30:8:30:10:@W:CL271:@XP_MSG">timer.vhd(30)</a><!@TM:1759960042> | Pruning unused bits 31 to 30 of counter_4(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Post processing for work.delay_measurement.behavioral
Post processing for work.main.behavioral
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\MAIN.vhd:49:8:49:18:@W:CL240:@XP_MSG">MAIN.vhd(49)</a><!@TM:1759960042> | Signal pwm_output is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\timer.vhd:30:8:30:10:@W:CL190:@XP_MSG">timer.vhd(30)</a><!@TM:1759960042> | Optimizing register bit elapsed_time_ns(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\timer.vhd:30:8:30:10:@W:CL260:@XP_MSG">timer.vhd(30)</a><!@TM:1759960042> | Pruning register bit 0 of elapsed_time_ns(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd:94:8:94:10:@N:CL189:@XP_MSG">delay_measurement.vhd(94)</a><!@TM:1759960042> | Register bit delay_tr_reg(20) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd:94:8:94:10:@N:CL189:@XP_MSG">delay_measurement.vhd(94)</a><!@TM:1759960042> | Register bit delay_tr_reg(21) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd:94:8:94:10:@N:CL189:@XP_MSG">delay_measurement.vhd(94)</a><!@TM:1759960042> | Register bit delay_tr_reg(22) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd:94:8:94:10:@N:CL189:@XP_MSG">delay_measurement.vhd(94)</a><!@TM:1759960042> | Register bit delay_tr_reg(23) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd:94:8:94:10:@N:CL189:@XP_MSG">delay_measurement.vhd(94)</a><!@TM:1759960042> | Register bit delay_tr_reg(24) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd:94:8:94:10:@N:CL189:@XP_MSG">delay_measurement.vhd(94)</a><!@TM:1759960042> | Register bit delay_tr_reg(25) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd:94:8:94:10:@N:CL189:@XP_MSG">delay_measurement.vhd(94)</a><!@TM:1759960042> | Register bit delay_tr_reg(26) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd:94:8:94:10:@N:CL189:@XP_MSG">delay_measurement.vhd(94)</a><!@TM:1759960042> | Register bit delay_tr_reg(27) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd:94:8:94:10:@N:CL189:@XP_MSG">delay_measurement.vhd(94)</a><!@TM:1759960042> | Register bit delay_tr_reg(28) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd:94:8:94:10:@N:CL189:@XP_MSG">delay_measurement.vhd(94)</a><!@TM:1759960042> | Register bit delay_tr_reg(29) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd:94:8:94:10:@N:CL189:@XP_MSG">delay_measurement.vhd(94)</a><!@TM:1759960042> | Register bit delay_tr_reg(30) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd:94:8:94:10:@N:CL189:@XP_MSG">delay_measurement.vhd(94)</a><!@TM:1759960042> | Register bit delay_tr_reg(31) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\delay_measurement.vhd:94:8:94:10:@W:CL279:@XP_MSG">delay_measurement.vhd(94)</a><!@TM:1759960042> | Pruning register bits 31 to 20 of delay_tr_reg(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\phase_controller.vhd:69:8:69:10:@N:CL201:@XP_MSG">phase_controller.vhd(69)</a><!@TM:1759960042> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd:39:8:39:10:@W:CL190:@XP_MSG">stoper.vhd(39)</a><!@TM:1759960042> | Optimizing register bit accumulated_time(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd:39:8:39:10:@W:CL260:@XP_MSG">stoper.vhd(39)</a><!@TM:1759960042> | Pruning register bit 0 of accumulated_time(19 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\stoper.vhd:39:8:39:10:@N:CL201:@XP_MSG">stoper.vhd(39)</a><!@TM:1759960042> | Trying to extract state machine for register stoper_state.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\phase_controller_second.vhd:70:8:70:10:@N:CL201:@XP_MSG">phase_controller_second.vhd(70)</a><!@TM:1759960042> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)


Process completed successfully.
# Wed Oct 08 23:47:22 2025

###########################################################]
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40_MAIN_PROGRAM_100MHZ_pll.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v:698:7:698:20:@N:CG364:@XP_MSG">sb_ice40.v(698)</a><!@TM:1759960042> | Synthesizing module SB_PLL40_CORE in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40_MAIN_PROGRAM_100MHZ_pll.v:1:7:1:36:@N:CG364:@XP_MSG">ICE40_MAIN_PROGRAM_100MHZ_pll.v(1)</a><!@TM:1759960042> | Synthesizing module ICE40_MAIN_PROGRAM_100MHZ_pll in library work.

<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40_MAIN_PROGRAM_100MHZ_pll.v:14:61:14:62:@W:CG781:@XP_MSG">ICE40_MAIN_PROGRAM_100MHZ_pll.v(14)</a><!@TM:1759960042> | Input EXTFEEDBACK on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40_MAIN_PROGRAM_100MHZ_pll.v:15:62:15:63:@W:CG781:@XP_MSG">ICE40_MAIN_PROGRAM_100MHZ_pll.v(15)</a><!@TM:1759960042> | Input DYNAMICDELAY on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40_MAIN_PROGRAM_100MHZ_pll.v:18:65:18:66:@W:CG781:@XP_MSG">ICE40_MAIN_PROGRAM_100MHZ_pll.v(18)</a><!@TM:1759960042> | Input LATCHINPUTVALUE on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40_MAIN_PROGRAM_100MHZ_pll.v:20:53:20:54:@W:CG781:@XP_MSG">ICE40_MAIN_PROGRAM_100MHZ_pll.v(20)</a><!@TM:1759960042> | Input SDI on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40_MAIN_PROGRAM_100MHZ_pll.v:22:54:22:55:@W:CG781:@XP_MSG">ICE40_MAIN_PROGRAM_100MHZ_pll.v(22)</a><!@TM:1759960042> | Input SCLK on instance ICE40_MAIN_PROGRAM_100MHZ_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Wed Oct 08 23:47:22 2025

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1759960042> | Running in 64-bit mode 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40UP5K_PROGRAM_Implmnt\synwork\ICE40UP5K_PROGRAM_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 08 23:47:22 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 08 23:47:22 2025

###########################################################]
<a name=compilerReport5></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1759960043> | Running in 64-bit mode 
File C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40UP5K_PROGRAM_Implmnt\synwork\ICE40UP5K_PROGRAM_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 08 23:47:23 2025

###########################################################]
# Wed Oct 08 23:47:23 2025

<a name=mapperReport6></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1759960043> | No constraint file specified. 
@L: C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40UP5K_PROGRAM_Implmnt\ICE40UP5K_PROGRAM_scck.rpt 
Printing clock  summary report in "C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40UP5K_PROGRAM_Implmnt\ICE40UP5K_PROGRAM_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1759960043> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1759960043> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller.vhd:69:8:69:10:@N:BN362:@XP_MSG">phase_controller.vhd(69)</a><!@TM:1759960043> | Removing sequential instance T12 (in view: work.phase_controller(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller.vhd:69:8:69:10:@N:BN362:@XP_MSG">phase_controller.vhd(69)</a><!@TM:1759960043> | Removing sequential instance T23 (in view: work.phase_controller(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller.vhd:69:8:69:10:@N:BN362:@XP_MSG">phase_controller.vhd(69)</a><!@TM:1759960043> | Removing sequential instance T45 (in view: work.phase_controller(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller_second.vhd:70:8:70:10:@N:BN362:@XP_MSG">phase_controller_second.vhd(70)</a><!@TM:1759960043> | Removing sequential instance T01 (in view: work.phase_controller_second(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller_second.vhd:70:8:70:10:@N:BN362:@XP_MSG">phase_controller_second.vhd(70)</a><!@TM:1759960043> | Removing sequential instance T12 (in view: work.phase_controller_second(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller_second.vhd:70:8:70:10:@N:BN362:@XP_MSG">phase_controller_second.vhd(70)</a><!@TM:1759960043> | Removing sequential instance T23 (in view: work.phase_controller_second(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller_second.vhd:70:8:70:10:@N:BN362:@XP_MSG">phase_controller_second.vhd(70)</a><!@TM:1759960043> | Removing sequential instance T45 (in view: work.phase_controller_second(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist MAIN

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



<a name=mapperReport7></a>Clock Summary</a>
*****************

Start                                                        Requested     Requested     Clock                                            Clock                   Clock
Clock                                                        Frequency     Period        Type                                             Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTCORE_derived_clock       100.5 MHz     9.948         derived (from MAIN|clk_12mhz_inferred_clock)     Inferred_clkgroup_0     0    
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     100.5 MHz     9.948         derived (from MAIN|clk_12mhz_inferred_clock)     Inferred_clkgroup_0     383  
MAIN|clk_12mhz_inferred_clock                                12.0 MHz      83.320        inferred                                         Inferred_clkgroup_0     0    
=======================================================================================================================================================================


Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1759960043> | Writing default property annotation file C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40UP5K_PROGRAM_Implmnt\ICE40UP5K_PROGRAM.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[0:4] (in view: work.phase_controller(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   010000 -> 10000
Encoding state machine state[0:4] (in view: work.phase_controller_second(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   010000 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 50MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Oct 08 23:47:23 2025

###########################################################]
# Wed Oct 08 23:47:23 2025

<a name=mapperReport8></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1759960045> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1759960045> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd:30:8:30:10:@W:FX1039:@XP_MSG">timer.vhd(30)</a><!@TM:1759960045> | User-specified initial value defined for instance delay_measurement_inst.delay_tr_timer.counter[29:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd:30:8:30:10:@W:FX1039:@XP_MSG">timer.vhd(30)</a><!@TM:1759960045> | User-specified initial value defined for instance delay_measurement_inst.delay_tr_timer.running is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd:30:8:30:10:@W:FX1039:@XP_MSG">timer.vhd(30)</a><!@TM:1759960045> | User-specified initial value defined for instance delay_measurement_inst.delay_hc_timer.counter[29:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd:30:8:30:10:@W:FX1039:@XP_MSG">timer.vhd(30)</a><!@TM:1759960045> | User-specified initial value defined for instance delay_measurement_inst.delay_hc_timer.running is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd:160:8:160:10:@W:FX1039:@XP_MSG">delay_measurement.vhd(160)</a><!@TM:1759960045> | User-specified initial value defined for instance delay_measurement_inst.delay_hc_reg[31:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd:94:8:94:10:@W:FX1039:@XP_MSG">delay_measurement.vhd(94)</a><!@TM:1759960045> | User-specified initial value defined for instance delay_measurement_inst.delay_tr_reg[19:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd:94:8:94:10:@W:FX1039:@XP_MSG">delay_measurement.vhd(94)</a><!@TM:1759960045> | User-specified initial value defined for instance delay_measurement_inst.tr_state[0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd:160:8:160:10:@W:FX1039:@XP_MSG">delay_measurement.vhd(160)</a><!@TM:1759960045> | User-specified initial value defined for instance delay_measurement_inst.start_timer_hc is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd:160:8:160:10:@W:FX1039:@XP_MSG">delay_measurement.vhd(160)</a><!@TM:1759960045> | User-specified initial value defined for instance delay_measurement_inst.hc_state[0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd:160:8:160:10:@W:FX1039:@XP_MSG">delay_measurement.vhd(160)</a><!@TM:1759960045> | User-specified initial value defined for instance delay_measurement_inst.stop_timer_hc is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd:94:8:94:10:@W:FX1039:@XP_MSG">delay_measurement.vhd(94)</a><!@TM:1759960045> | User-specified initial value defined for instance delay_measurement_inst.stop_timer_tr is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd:94:8:94:10:@W:FX1039:@XP_MSG">delay_measurement.vhd(94)</a><!@TM:1759960045> | User-specified initial value defined for instance delay_measurement_inst.start_timer_tr is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd:160:8:160:10:@W:FX1039:@XP_MSG">delay_measurement.vhd(160)</a><!@TM:1759960045> | User-specified initial value defined for instance delay_measurement_inst.prev_hc_sig is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd:94:8:94:10:@W:FX1039:@XP_MSG">delay_measurement.vhd(94)</a><!@TM:1759960045> | User-specified initial value defined for instance delay_measurement_inst.prev_tr_sig is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd:39:8:39:10:@W:FX1039:@XP_MSG">stoper.vhd(39)</a><!@TM:1759960045> | User-specified initial value defined for instance phase_controller_inst1.stoper_hc.accumulated_time[19:1] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd:39:8:39:10:@W:FX1039:@XP_MSG">stoper.vhd(39)</a><!@TM:1759960045> | User-specified initial value defined for instance phase_controller_inst1.stoper_hc.target_time[19:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd:39:8:39:10:@W:FX1039:@XP_MSG">stoper.vhd(39)</a><!@TM:1759960045> | User-specified initial value defined for instance phase_controller_inst1.stoper_hc.stoper_state[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd:39:8:39:10:@W:FX1039:@XP_MSG">stoper.vhd(39)</a><!@TM:1759960045> | User-specified initial value defined for instance phase_controller_inst1.stoper_tr.accumulated_time[19:1] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd:39:8:39:10:@W:FX1039:@XP_MSG">stoper.vhd(39)</a><!@TM:1759960045> | User-specified initial value defined for instance phase_controller_inst1.stoper_tr.target_time[19:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd:39:8:39:10:@W:FX1039:@XP_MSG">stoper.vhd(39)</a><!@TM:1759960045> | User-specified initial value defined for instance phase_controller_inst1.stoper_tr.stoper_state[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller.vhd:69:8:69:10:@W:FX1039:@XP_MSG">phase_controller.vhd(69)</a><!@TM:1759960045> | User-specified initial value defined for instance phase_controller_inst1.start_timer_hc is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller.vhd:69:8:69:10:@W:FX1039:@XP_MSG">phase_controller.vhd(69)</a><!@TM:1759960045> | User-specified initial value defined for instance phase_controller_inst1.start_timer_tr is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd:39:8:39:10:@W:FX1039:@XP_MSG">stoper.vhd(39)</a><!@TM:1759960045> | User-specified initial value defined for instance phase_controller_slave.stoper_hc.accumulated_time[19:1] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd:39:8:39:10:@W:FX1039:@XP_MSG">stoper.vhd(39)</a><!@TM:1759960045> | User-specified initial value defined for instance phase_controller_slave.stoper_hc.target_time[19:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd:39:8:39:10:@W:FX1039:@XP_MSG">stoper.vhd(39)</a><!@TM:1759960045> | User-specified initial value defined for instance phase_controller_slave.stoper_hc.stoper_state[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd:39:8:39:10:@W:FX1039:@XP_MSG">stoper.vhd(39)</a><!@TM:1759960045> | User-specified initial value defined for instance phase_controller_slave.stoper_tr.accumulated_time[19:1] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd:39:8:39:10:@W:FX1039:@XP_MSG">stoper.vhd(39)</a><!@TM:1759960045> | User-specified initial value defined for instance phase_controller_slave.stoper_tr.target_time[19:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd:39:8:39:10:@W:FX1039:@XP_MSG">stoper.vhd(39)</a><!@TM:1759960045> | User-specified initial value defined for instance phase_controller_slave.stoper_tr.stoper_state[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller_second.vhd:70:8:70:10:@W:FX1039:@XP_MSG">phase_controller_second.vhd(70)</a><!@TM:1759960045> | User-specified initial value defined for instance phase_controller_slave.start_timer_hc is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller_second.vhd:70:8:70:10:@W:FX1039:@XP_MSG">phase_controller_second.vhd(70)</a><!@TM:1759960045> | User-specified initial value defined for instance phase_controller_slave.start_timer_tr is being ignored. </font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd:94:8:94:10:@N:BN362:@XP_MSG">delay_measurement.vhd(94)</a><!@TM:1759960045> | Removing sequential instance delay_tr_reg[0] (in view: work.delay_measurement(behavioral)) because it does not drive other instances.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd:30:8:30:10:@N:MO231:@XP_MSG">timer.vhd(30)</a><!@TM:1759960045> | Found counter in view:work.timer(behavioral) instance counter[29:0] 
Encoding state machine state[0:4] (in view: work.phase_controller(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   010000 -> 10000
Encoding state machine state[0:4] (in view: work.phase_controller_second(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   010000 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd:39:8:39:10:@N:BN362:@XP_MSG">stoper.vhd(39)</a><!@TM:1759960045> | Removing sequential instance phase_controller_inst1.stoper_tr.target_time[0] (in view: work.MAIN(behavioral)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd:39:8:39:10:@N:BN362:@XP_MSG">stoper.vhd(39)</a><!@TM:1759960045> | Removing sequential instance phase_controller_slave.stoper_tr.target_time[0] (in view: work.MAIN(behavioral)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 145MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 145MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 152MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     1.83ns		 637 /       368
   2		0h:00m:01s		     1.83ns		 637 /       368
Re-levelizing using alternate method
Assigned 0 out of 1424 signals to level zero using alternate method
@N:<a href="@N:FX1016:@XP_HELP">FX1016</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\main.vhd:29:8:29:13:@N:FX1016:@XP_MSG">main.vhd(29)</a><!@TM:1759960045> | SB_GB_IO inserted on the port reset.
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1759960045> | SB_GB inserted on the net N_136_i. 
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1759960045> | SB_GB inserted on the net N_138_i. 
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1759960045> | SB_GB inserted on the net N_137_i. 
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1759960045> | SB_GB inserted on the net N_139_i. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 152MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 152MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1759960045> | Automatically generated clock ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTCORE_derived_clock is not used and is being removed 


@S |Clock Optimization Summary


<a name=clockReport9></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 380 clock pin(s) of sequential element(s)
0 instances converted, 380 sequential instances remain driven by gated/generated clocks

================================================================================================================== Gated/Generated Clocks ===================================================================================================================
Clock Tree ID     Driving Element                                 Drive Element Type     Fanout     Sample Instance            Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst@|E:SB_DFF_inst_PH1_MAX_D1@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst     SB_PLL40_CORE          380        SB_DFF_inst_PH1_MAX_D1     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=============================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 123MB peak: 152MB)

Writing Analyst data base C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40UP5K_PROGRAM_Implmnt\synwork\ICE40UP5K_PROGRAM_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 152MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1759960045> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1759960045> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1759960045> | Writing EDF file: C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40UP5K_PROGRAM_Implmnt\ICE40UP5K_PROGRAM.edf 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 152MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 152MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\main.vhd:456:8:456:15:@W:MT246:@XP_MSG">main.vhd(456)</a><!@TM:1759960045> | Blackbox SB_RGBA_DRV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1759960045> | Found inferred clock MAIN|clk_12mhz_inferred_clock with period 83.32ns. Please declare a user-defined clock on object "n:clk_12mhz"</font> 
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1759960045> | Found clock ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock with period 9.95ns  


<a name=timingReport10></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Wed Oct 08 23:47:25 2025
#


Top view:               MAIN
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1759960045> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1759960045> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary11></a>Performance Summary</a>
*******************


Worst slack in design: -7.959

                                                             Requested     Estimated     Requested     Estimated                 Clock                                            Clock              
Starting Clock                                               Frequency     Frequency     Period        Period        Slack       Type                                             Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     100.5 MHz     55.8 MHz      9.948         17.908        -7.959      derived (from MAIN|clk_12mhz_inferred_clock)     Inferred_clkgroup_0
MAIN|clk_12mhz_inferred_clock                                12.0 MHz      NA            83.320        NA            DCM/PLL     inferred                                         Inferred_clkgroup_0
System                                                       100.0 MHz     NA            10.000        NA            NA          system                                           system_clkgroup    
=====================================================================================================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1759960045> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 





<a name=clockRelationships12></a>Clock Relationships</a>
*******************

Clocks                                                                                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                  Ending                                                    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock  ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock  |  9.948       -7.959  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14></a>Detailed Report for Clock: ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock</a>
====================================



<a name=startingSlack15></a>Starting Points with Worst Slack</a>
********************************

                                                         Starting                                                                                                 Arrival           
Instance                                                 Reference                                                    Type        Pin     Net                     Time        Slack 
                                                         Clock                                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
phase_controller_slave.stoper_hc.accumulated_time[1]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     Q       accumulated_time[1]     0.796       -7.959
phase_controller_inst1.stoper_hc.accumulated_time[1]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     Q       accumulated_time[1]     0.796       -7.959
phase_controller_slave.stoper_tr.accumulated_time[1]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     Q       accumulated_time[1]     0.796       -7.959
phase_controller_inst1.stoper_tr.accumulated_time[1]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     Q       accumulated_time[1]     0.796       -7.959
phase_controller_slave.stoper_tr.accumulated_time[2]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     Q       accumulated_time[2]     0.796       -7.759
phase_controller_slave.stoper_hc.accumulated_time[2]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     Q       accumulated_time[2]     0.796       -7.759
phase_controller_inst1.stoper_hc.accumulated_time[2]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     Q       accumulated_time[2]     0.796       -7.759
phase_controller_inst1.stoper_tr.accumulated_time[2]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     Q       accumulated_time[2]     0.796       -7.759
phase_controller_slave.stoper_hc.accumulated_time[3]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     Q       accumulated_time[3]     0.796       -7.559
phase_controller_slave.stoper_tr.accumulated_time[3]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     Q       accumulated_time[3]     0.796       -7.559
====================================================================================================================================================================================


<a name=endingSlack16></a>Ending Points with Worst Slack</a>
******************************

                                                          Starting                                                                                                    Required           
Instance                                                  Reference                                                    Type        Pin     Net                        Time         Slack 
                                                          Clock                                                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
phase_controller_inst1.stoper_tr.accumulated_time[19]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       accumulated_time_6[19]     9.793        -7.959
phase_controller_slave.stoper_hc.accumulated_time[19]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       accumulated_time_6[19]     9.793        -7.959
phase_controller_slave.stoper_tr.accumulated_time[19]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       accumulated_time_6[19]     9.793        -7.959
phase_controller_inst1.stoper_hc.accumulated_time[19]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       accumulated_time_6[19]     9.793        -7.959
phase_controller_slave.stoper_hc.accumulated_time[18]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       accumulated_time_6[18]     9.793        -7.759
phase_controller_inst1.stoper_tr.accumulated_time[18]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       accumulated_time_6[18]     9.793        -7.759
phase_controller_slave.stoper_tr.accumulated_time[18]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       accumulated_time_6[18]     9.793        -7.759
phase_controller_inst1.stoper_hc.accumulated_time[18]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       accumulated_time_6[18]     9.793        -7.759
phase_controller_inst1.stoper_tr.accumulated_time[17]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       accumulated_time_6[17]     9.793        -7.559
phase_controller_slave.stoper_tr.accumulated_time[17]     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     SB_DFFR     D       accumulated_time_6[17]     9.793        -7.559
=========================================================================================================================================================================================



<a name=worstPaths17></a>Worst Path Information</a>
<a href="C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40UP5K_PROGRAM_Implmnt\ICE40UP5K_PROGRAM.srr:srsfC:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL-main\ICE40UP5K_PROGRAM_Implmnt\ICE40UP5K_PROGRAM.srs:fp:57043:74431:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      17.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.959

    Number of logic level(s):                41
    Starting point:                          phase_controller_slave.stoper_hc.accumulated_time[1] / Q
    Ending point:                            phase_controller_slave.stoper_hc.accumulated_time[19] / D
    The start point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                                         Pin      Pin               Arrival     No. of    
Name                                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
phase_controller_slave.stoper_hc.accumulated_time[1]                      SB_DFFR      Q        Out     0.796     0.796       -         
accumulated_time[1]                                                       Net          -        -       1.599     -           3         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_1_c_inv         SB_LUT4      I0       In      -         2.395       -         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_1_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
accumulated_time_i[1]                                                     Net          -        -       0.905     -           2         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_1_c             SB_CARRY     I0       In      -         3.961       -         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_1_c             SB_CARRY     CO       Out     0.380     4.341       -         
un1_accumulated_time_cry_1                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_2_c             SB_CARRY     CI       In      -         4.355       -         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_2_c             SB_CARRY     CO       Out     0.186     4.541       -         
un1_accumulated_time_cry_2                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_3_c             SB_CARRY     CI       In      -         4.555       -         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_3_c             SB_CARRY     CO       Out     0.186     4.741       -         
un1_accumulated_time_cry_3                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_4_c             SB_CARRY     CI       In      -         4.755       -         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_4_c             SB_CARRY     CO       Out     0.186     4.941       -         
un1_accumulated_time_cry_4                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_5_c             SB_CARRY     CI       In      -         4.955       -         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_5_c             SB_CARRY     CO       Out     0.186     5.141       -         
un1_accumulated_time_cry_5                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_6_c             SB_CARRY     CI       In      -         5.155       -         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_6_c             SB_CARRY     CO       Out     0.186     5.341       -         
un1_accumulated_time_cry_6                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_7_c             SB_CARRY     CI       In      -         5.355       -         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_7_c             SB_CARRY     CO       Out     0.186     5.541       -         
un1_accumulated_time_cry_7                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_8_c             SB_CARRY     CI       In      -         5.555       -         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_8_c             SB_CARRY     CO       Out     0.186     5.741       -         
un1_accumulated_time_cry_8                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_9_c             SB_CARRY     CI       In      -         5.755       -         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_9_c             SB_CARRY     CO       Out     0.186     5.941       -         
un1_accumulated_time_cry_9                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_10_c            SB_CARRY     CI       In      -         5.955       -         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_10_c            SB_CARRY     CO       Out     0.186     6.141       -         
un1_accumulated_time_cry_10                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_11_c            SB_CARRY     CI       In      -         6.155       -         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_11_c            SB_CARRY     CO       Out     0.186     6.341       -         
un1_accumulated_time_cry_11                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_12_c            SB_CARRY     CI       In      -         6.355       -         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_12_c            SB_CARRY     CO       Out     0.186     6.541       -         
un1_accumulated_time_cry_12                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_13_c            SB_CARRY     CI       In      -         6.555       -         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_13_c            SB_CARRY     CO       Out     0.186     6.741       -         
un1_accumulated_time_cry_13                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_14_c            SB_CARRY     CI       In      -         6.755       -         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_14_c            SB_CARRY     CO       Out     0.186     6.941       -         
un1_accumulated_time_cry_14                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_15_c            SB_CARRY     CI       In      -         6.955       -         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_15_c            SB_CARRY     CO       Out     0.186     7.141       -         
un1_accumulated_time_cry_15                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_16_c            SB_CARRY     CI       In      -         7.155       -         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_16_c            SB_CARRY     CO       Out     0.186     7.341       -         
un1_accumulated_time_cry_16                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_17_c            SB_CARRY     CI       In      -         7.355       -         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_17_c            SB_CARRY     CO       Out     0.186     7.541       -         
un1_accumulated_time_cry_17                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_18_c            SB_CARRY     CI       In      -         7.555       -         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_18_c            SB_CARRY     CO       Out     0.186     7.741       -         
un1_accumulated_time_cry_18                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_19_c            SB_CARRY     CI       In      -         7.755       -         
phase_controller_slave.stoper_hc.un1_accumulated_time_cry_19_c            SB_CARRY     CO       Out     0.186     7.941       -         
un1_accumulated_time_cry_19                                               Net          -        -       0.386     -           6         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_0_0_c_RNO     SB_LUT4      I1       In      -         8.327       -         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_0_0_c_RNO     SB_LUT4      O        Out     0.589     8.916       -         
un1_accumulated_time_1_cry_0_0_c_RNO_1                                    Net          -        -       0.905     -           1         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_0_0_c         SB_CARRY     I1       In      -         9.821       -         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_0_0_c         SB_CARRY     CO       Out     0.337     10.158      -         
un1_accumulated_time_1_cry_0                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_1_c           SB_CARRY     CI       In      -         10.172      -         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_1_c           SB_CARRY     CO       Out     0.186     10.358      -         
un1_accumulated_time_1_cry_1                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_2_0_c         SB_CARRY     CI       In      -         10.372      -         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_2_0_c         SB_CARRY     CO       Out     0.186     10.558      -         
un1_accumulated_time_1_cry_2                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_3_c           SB_CARRY     CI       In      -         10.572      -         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_3_c           SB_CARRY     CO       Out     0.186     10.758      -         
un1_accumulated_time_1_cry_3                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_4_c           SB_CARRY     CI       In      -         10.772      -         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_4_c           SB_CARRY     CO       Out     0.186     10.958      -         
un1_accumulated_time_1_cry_4                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_5_c           SB_CARRY     CI       In      -         10.972      -         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_5_c           SB_CARRY     CO       Out     0.186     11.158      -         
un1_accumulated_time_1_cry_5                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_6_c           SB_CARRY     CI       In      -         11.172      -         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_6_c           SB_CARRY     CO       Out     0.186     11.358      -         
un1_accumulated_time_1_cry_6                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_7_c           SB_CARRY     CI       In      -         11.372      -         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_7_c           SB_CARRY     CO       Out     0.186     11.558      -         
un1_accumulated_time_1_cry_7                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_8_c           SB_CARRY     CI       In      -         11.572      -         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_8_c           SB_CARRY     CO       Out     0.186     11.758      -         
un1_accumulated_time_1_cry_8                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_9_c           SB_CARRY     CI       In      -         11.772      -         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_9_c           SB_CARRY     CO       Out     0.186     11.958      -         
un1_accumulated_time_1_cry_9                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_10_c          SB_CARRY     CI       In      -         11.972      -         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_10_c          SB_CARRY     CO       Out     0.186     12.158      -         
un1_accumulated_time_1_cry_10                                             Net          -        -       0.014     -           2         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_11_c          SB_CARRY     CI       In      -         12.172      -         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_11_c          SB_CARRY     CO       Out     0.186     12.358      -         
un1_accumulated_time_1_cry_11                                             Net          -        -       0.014     -           2         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_12_c          SB_CARRY     CI       In      -         12.372      -         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_12_c          SB_CARRY     CO       Out     0.186     12.558      -         
un1_accumulated_time_1_cry_12                                             Net          -        -       0.014     -           2         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_13_c          SB_CARRY     CI       In      -         12.572      -         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_13_c          SB_CARRY     CO       Out     0.186     12.758      -         
un1_accumulated_time_1_cry_13                                             Net          -        -       0.014     -           2         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_14_c          SB_CARRY     CI       In      -         12.772      -         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_14_c          SB_CARRY     CO       Out     0.186     12.958      -         
un1_accumulated_time_1_cry_14                                             Net          -        -       0.014     -           2         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_15_c          SB_CARRY     CI       In      -         12.972      -         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_15_c          SB_CARRY     CO       Out     0.186     13.158      -         
un1_accumulated_time_1_cry_15                                             Net          -        -       0.014     -           2         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_16_c          SB_CARRY     CI       In      -         13.172      -         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_16_c          SB_CARRY     CO       Out     0.186     13.358      -         
un1_accumulated_time_1_cry_16                                             Net          -        -       0.014     -           2         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_17_c          SB_CARRY     CI       In      -         13.372      -         
phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_17_c          SB_CARRY     CO       Out     0.186     13.558      -         
un1_accumulated_time_1_cry_17                                             Net          -        -       0.386     -           1         
phase_controller_slave.stoper_hc.accumulated_time_RNO_0[19]               SB_LUT4      I3       In      -         13.944      -         
phase_controller_slave.stoper_hc.accumulated_time_RNO_0[19]               SB_LUT4      O        Out     0.465     14.410      -         
accumulated_time_RNO_0_1[19]                                              Net          -        -       1.371     -           1         
phase_controller_slave.stoper_hc.accumulated_time_RNO[19]                 SB_LUT4      I3       In      -         15.781      -         
phase_controller_slave.stoper_hc.accumulated_time_RNO[19]                 SB_LUT4      O        Out     0.465     16.246      -         
accumulated_time_6[19]                                                    Net          -        -       1.507     -           1         
phase_controller_slave.stoper_hc.accumulated_time[19]                     SB_DFFR      D        In      -         17.753      -         
========================================================================================================================================
Total path delay (propagation time + setup) of 17.908 is 10.359(57.8%) logic and 7.549(42.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      17.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.959

    Number of logic level(s):                41
    Starting point:                          phase_controller_inst1.stoper_hc.accumulated_time[1] / Q
    Ending point:                            phase_controller_inst1.stoper_hc.accumulated_time[19] / D
    The start point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                                         Pin      Pin               Arrival     No. of    
Name                                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
phase_controller_inst1.stoper_hc.accumulated_time[1]                      SB_DFFR      Q        Out     0.796     0.796       -         
accumulated_time[1]                                                       Net          -        -       1.599     -           3         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_1_c_inv         SB_LUT4      I0       In      -         2.395       -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_1_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
accumulated_time_i[1]                                                     Net          -        -       0.905     -           2         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_1_c             SB_CARRY     I0       In      -         3.961       -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_1_c             SB_CARRY     CO       Out     0.380     4.341       -         
un1_accumulated_time_cry_1                                                Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_2_c             SB_CARRY     CI       In      -         4.355       -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_2_c             SB_CARRY     CO       Out     0.186     4.541       -         
un1_accumulated_time_cry_2                                                Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_3_c             SB_CARRY     CI       In      -         4.555       -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_3_c             SB_CARRY     CO       Out     0.186     4.741       -         
un1_accumulated_time_cry_3                                                Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_4_c             SB_CARRY     CI       In      -         4.755       -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_4_c             SB_CARRY     CO       Out     0.186     4.941       -         
un1_accumulated_time_cry_4                                                Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_5_c             SB_CARRY     CI       In      -         4.955       -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_5_c             SB_CARRY     CO       Out     0.186     5.141       -         
un1_accumulated_time_cry_5                                                Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_6_c             SB_CARRY     CI       In      -         5.155       -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_6_c             SB_CARRY     CO       Out     0.186     5.341       -         
un1_accumulated_time_cry_6                                                Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_7_c             SB_CARRY     CI       In      -         5.355       -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_7_c             SB_CARRY     CO       Out     0.186     5.541       -         
un1_accumulated_time_cry_7                                                Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_8_c             SB_CARRY     CI       In      -         5.555       -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_8_c             SB_CARRY     CO       Out     0.186     5.741       -         
un1_accumulated_time_cry_8                                                Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_9_c             SB_CARRY     CI       In      -         5.755       -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_9_c             SB_CARRY     CO       Out     0.186     5.941       -         
un1_accumulated_time_cry_9                                                Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_10_c            SB_CARRY     CI       In      -         5.955       -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_10_c            SB_CARRY     CO       Out     0.186     6.141       -         
un1_accumulated_time_cry_10                                               Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_11_c            SB_CARRY     CI       In      -         6.155       -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_11_c            SB_CARRY     CO       Out     0.186     6.341       -         
un1_accumulated_time_cry_11                                               Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_12_c            SB_CARRY     CI       In      -         6.355       -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_12_c            SB_CARRY     CO       Out     0.186     6.541       -         
un1_accumulated_time_cry_12                                               Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_13_c            SB_CARRY     CI       In      -         6.555       -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_13_c            SB_CARRY     CO       Out     0.186     6.741       -         
un1_accumulated_time_cry_13                                               Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_14_c            SB_CARRY     CI       In      -         6.755       -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_14_c            SB_CARRY     CO       Out     0.186     6.941       -         
un1_accumulated_time_cry_14                                               Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_15_c            SB_CARRY     CI       In      -         6.955       -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_15_c            SB_CARRY     CO       Out     0.186     7.141       -         
un1_accumulated_time_cry_15                                               Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_16_c            SB_CARRY     CI       In      -         7.155       -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_16_c            SB_CARRY     CO       Out     0.186     7.341       -         
un1_accumulated_time_cry_16                                               Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_17_c            SB_CARRY     CI       In      -         7.355       -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_17_c            SB_CARRY     CO       Out     0.186     7.541       -         
un1_accumulated_time_cry_17                                               Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_18_c            SB_CARRY     CI       In      -         7.555       -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_18_c            SB_CARRY     CO       Out     0.186     7.741       -         
un1_accumulated_time_cry_18                                               Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_19_c            SB_CARRY     CI       In      -         7.755       -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_19_c            SB_CARRY     CO       Out     0.186     7.941       -         
un1_accumulated_time_cry_19                                               Net          -        -       0.386     -           6         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_0_0_c_RNO     SB_LUT4      I1       In      -         8.327       -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_0_0_c_RNO     SB_LUT4      O        Out     0.589     8.916       -         
un1_accumulated_time_1_cry_0_0_c_RNO                                      Net          -        -       0.905     -           1         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_0_0_c         SB_CARRY     I1       In      -         9.821       -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_0_0_c         SB_CARRY     CO       Out     0.337     10.158      -         
un1_accumulated_time_1_cry_0                                              Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_1_c           SB_CARRY     CI       In      -         10.172      -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_1_c           SB_CARRY     CO       Out     0.186     10.358      -         
un1_accumulated_time_1_cry_1                                              Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_2_0_c         SB_CARRY     CI       In      -         10.372      -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_2_0_c         SB_CARRY     CO       Out     0.186     10.558      -         
un1_accumulated_time_1_cry_2                                              Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_3_c           SB_CARRY     CI       In      -         10.572      -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_3_c           SB_CARRY     CO       Out     0.186     10.758      -         
un1_accumulated_time_1_cry_3                                              Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_4_c           SB_CARRY     CI       In      -         10.772      -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_4_c           SB_CARRY     CO       Out     0.186     10.958      -         
un1_accumulated_time_1_cry_4                                              Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_5_c           SB_CARRY     CI       In      -         10.972      -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_5_c           SB_CARRY     CO       Out     0.186     11.158      -         
un1_accumulated_time_1_cry_5                                              Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_6_c           SB_CARRY     CI       In      -         11.172      -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_6_c           SB_CARRY     CO       Out     0.186     11.358      -         
un1_accumulated_time_1_cry_6                                              Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_7_c           SB_CARRY     CI       In      -         11.372      -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_7_c           SB_CARRY     CO       Out     0.186     11.558      -         
un1_accumulated_time_1_cry_7                                              Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_8_c           SB_CARRY     CI       In      -         11.572      -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_8_c           SB_CARRY     CO       Out     0.186     11.758      -         
un1_accumulated_time_1_cry_8                                              Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_9_c           SB_CARRY     CI       In      -         11.772      -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_9_c           SB_CARRY     CO       Out     0.186     11.958      -         
un1_accumulated_time_1_cry_9                                              Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_10_c          SB_CARRY     CI       In      -         11.972      -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_10_c          SB_CARRY     CO       Out     0.186     12.158      -         
un1_accumulated_time_1_cry_10                                             Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_11_c          SB_CARRY     CI       In      -         12.172      -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_11_c          SB_CARRY     CO       Out     0.186     12.358      -         
un1_accumulated_time_1_cry_11                                             Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_12_c          SB_CARRY     CI       In      -         12.372      -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_12_c          SB_CARRY     CO       Out     0.186     12.558      -         
un1_accumulated_time_1_cry_12                                             Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_13_c          SB_CARRY     CI       In      -         12.572      -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_13_c          SB_CARRY     CO       Out     0.186     12.758      -         
un1_accumulated_time_1_cry_13                                             Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_14_c          SB_CARRY     CI       In      -         12.772      -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_14_c          SB_CARRY     CO       Out     0.186     12.958      -         
un1_accumulated_time_1_cry_14                                             Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_15_c          SB_CARRY     CI       In      -         12.972      -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_15_c          SB_CARRY     CO       Out     0.186     13.158      -         
un1_accumulated_time_1_cry_15                                             Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_16_c          SB_CARRY     CI       In      -         13.172      -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_16_c          SB_CARRY     CO       Out     0.186     13.358      -         
un1_accumulated_time_1_cry_16                                             Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_17_c          SB_CARRY     CI       In      -         13.372      -         
phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_17_c          SB_CARRY     CO       Out     0.186     13.558      -         
un1_accumulated_time_1_cry_17                                             Net          -        -       0.386     -           1         
phase_controller_inst1.stoper_hc.accumulated_time_RNO_0[19]               SB_LUT4      I3       In      -         13.944      -         
phase_controller_inst1.stoper_hc.accumulated_time_RNO_0[19]               SB_LUT4      O        Out     0.465     14.410      -         
accumulated_time_RNO_0[19]                                                Net          -        -       1.371     -           1         
phase_controller_inst1.stoper_hc.accumulated_time_RNO[19]                 SB_LUT4      I3       In      -         15.781      -         
phase_controller_inst1.stoper_hc.accumulated_time_RNO[19]                 SB_LUT4      O        Out     0.465     16.246      -         
accumulated_time_6[19]                                                    Net          -        -       1.507     -           1         
phase_controller_inst1.stoper_hc.accumulated_time[19]                     SB_DFFR      D        In      -         17.753      -         
========================================================================================================================================
Total path delay (propagation time + setup) of 17.908 is 10.359(57.8%) logic and 7.549(42.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      17.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.959

    Number of logic level(s):                41
    Starting point:                          phase_controller_slave.stoper_tr.accumulated_time[1] / Q
    Ending point:                            phase_controller_slave.stoper_tr.accumulated_time[19] / D
    The start point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                                         Pin      Pin               Arrival     No. of    
Name                                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
phase_controller_slave.stoper_tr.accumulated_time[1]                      SB_DFFR      Q        Out     0.796     0.796       -         
accumulated_time[1]                                                       Net          -        -       1.599     -           3         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_1_c_inv         SB_LUT4      I0       In      -         2.395       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_1_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
accumulated_time_i[1]                                                     Net          -        -       0.905     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_1_c             SB_CARRY     I0       In      -         3.961       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_1_c             SB_CARRY     CO       Out     0.380     4.341       -         
un1_accumulated_time_cry_1                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_2_c             SB_CARRY     CI       In      -         4.355       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_2_c             SB_CARRY     CO       Out     0.186     4.541       -         
un1_accumulated_time_cry_2                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_3_c             SB_CARRY     CI       In      -         4.555       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_3_c             SB_CARRY     CO       Out     0.186     4.741       -         
un1_accumulated_time_cry_3                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_4_c             SB_CARRY     CI       In      -         4.755       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_4_c             SB_CARRY     CO       Out     0.186     4.941       -         
un1_accumulated_time_cry_4                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_5_c             SB_CARRY     CI       In      -         4.955       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_5_c             SB_CARRY     CO       Out     0.186     5.141       -         
un1_accumulated_time_cry_5                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_6_c             SB_CARRY     CI       In      -         5.155       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_6_c             SB_CARRY     CO       Out     0.186     5.341       -         
un1_accumulated_time_cry_6                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_7_c             SB_CARRY     CI       In      -         5.355       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_7_c             SB_CARRY     CO       Out     0.186     5.541       -         
un1_accumulated_time_cry_7                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_8_c             SB_CARRY     CI       In      -         5.555       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_8_c             SB_CARRY     CO       Out     0.186     5.741       -         
un1_accumulated_time_cry_8                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_9_c             SB_CARRY     CI       In      -         5.755       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_9_c             SB_CARRY     CO       Out     0.186     5.941       -         
un1_accumulated_time_cry_9                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_10_c            SB_CARRY     CI       In      -         5.955       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_10_c            SB_CARRY     CO       Out     0.186     6.141       -         
un1_accumulated_time_cry_10                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_11_c            SB_CARRY     CI       In      -         6.155       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_11_c            SB_CARRY     CO       Out     0.186     6.341       -         
un1_accumulated_time_cry_11                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_12_c            SB_CARRY     CI       In      -         6.355       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_12_c            SB_CARRY     CO       Out     0.186     6.541       -         
un1_accumulated_time_cry_12                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_13_c            SB_CARRY     CI       In      -         6.555       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_13_c            SB_CARRY     CO       Out     0.186     6.741       -         
un1_accumulated_time_cry_13                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_14_c            SB_CARRY     CI       In      -         6.755       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_14_c            SB_CARRY     CO       Out     0.186     6.941       -         
un1_accumulated_time_cry_14                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_15_c            SB_CARRY     CI       In      -         6.955       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_15_c            SB_CARRY     CO       Out     0.186     7.141       -         
un1_accumulated_time_cry_15                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_16_c            SB_CARRY     CI       In      -         7.155       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_16_c            SB_CARRY     CO       Out     0.186     7.341       -         
un1_accumulated_time_cry_16                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_17_c            SB_CARRY     CI       In      -         7.355       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_17_c            SB_CARRY     CO       Out     0.186     7.541       -         
un1_accumulated_time_cry_17                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_18_c            SB_CARRY     CI       In      -         7.555       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_18_c            SB_CARRY     CO       Out     0.186     7.741       -         
un1_accumulated_time_cry_18                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_19_c            SB_CARRY     CI       In      -         7.755       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_19_c            SB_CARRY     CO       Out     0.186     7.941       -         
un1_accumulated_time_cry_19                                               Net          -        -       0.386     -           6         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_0_0_c_RNO     SB_LUT4      I1       In      -         8.327       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_0_0_c_RNO     SB_LUT4      O        Out     0.589     8.916       -         
un1_accumulated_time_1_cry_0_0_c_RNO_2                                    Net          -        -       0.905     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_0_0_c         SB_CARRY     I1       In      -         9.821       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_0_0_c         SB_CARRY     CO       Out     0.337     10.158      -         
un1_accumulated_time_1_cry_0                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_1_c           SB_CARRY     CI       In      -         10.172      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_1_c           SB_CARRY     CO       Out     0.186     10.358      -         
un1_accumulated_time_1_cry_1                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_2_0_c         SB_CARRY     CI       In      -         10.372      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_2_0_c         SB_CARRY     CO       Out     0.186     10.558      -         
un1_accumulated_time_1_cry_2                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_3_c           SB_CARRY     CI       In      -         10.572      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_3_c           SB_CARRY     CO       Out     0.186     10.758      -         
un1_accumulated_time_1_cry_3                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_4_c           SB_CARRY     CI       In      -         10.772      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_4_c           SB_CARRY     CO       Out     0.186     10.958      -         
un1_accumulated_time_1_cry_4                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_5_c           SB_CARRY     CI       In      -         10.972      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_5_c           SB_CARRY     CO       Out     0.186     11.158      -         
un1_accumulated_time_1_cry_5                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_6_c           SB_CARRY     CI       In      -         11.172      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_6_c           SB_CARRY     CO       Out     0.186     11.358      -         
un1_accumulated_time_1_cry_6                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_7_c           SB_CARRY     CI       In      -         11.372      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_7_c           SB_CARRY     CO       Out     0.186     11.558      -         
un1_accumulated_time_1_cry_7                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_8_c           SB_CARRY     CI       In      -         11.572      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_8_c           SB_CARRY     CO       Out     0.186     11.758      -         
un1_accumulated_time_1_cry_8                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_9_c           SB_CARRY     CI       In      -         11.772      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_9_c           SB_CARRY     CO       Out     0.186     11.958      -         
un1_accumulated_time_1_cry_9                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_10_c          SB_CARRY     CI       In      -         11.972      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_10_c          SB_CARRY     CO       Out     0.186     12.158      -         
un1_accumulated_time_1_cry_10                                             Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_11_c          SB_CARRY     CI       In      -         12.172      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_11_c          SB_CARRY     CO       Out     0.186     12.358      -         
un1_accumulated_time_1_cry_11                                             Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_12_c          SB_CARRY     CI       In      -         12.372      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_12_c          SB_CARRY     CO       Out     0.186     12.558      -         
un1_accumulated_time_1_cry_12                                             Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_13_c          SB_CARRY     CI       In      -         12.572      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_13_c          SB_CARRY     CO       Out     0.186     12.758      -         
un1_accumulated_time_1_cry_13                                             Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_14_c          SB_CARRY     CI       In      -         12.772      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_14_c          SB_CARRY     CO       Out     0.186     12.958      -         
un1_accumulated_time_1_cry_14                                             Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_15_c          SB_CARRY     CI       In      -         12.972      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_15_c          SB_CARRY     CO       Out     0.186     13.158      -         
un1_accumulated_time_1_cry_15                                             Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_16_c          SB_CARRY     CI       In      -         13.172      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_16_c          SB_CARRY     CO       Out     0.186     13.358      -         
un1_accumulated_time_1_cry_16                                             Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_17_c          SB_CARRY     CI       In      -         13.372      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_17_c          SB_CARRY     CO       Out     0.186     13.558      -         
un1_accumulated_time_1_cry_17                                             Net          -        -       0.386     -           1         
phase_controller_slave.stoper_tr.accumulated_time_RNO_0[19]               SB_LUT4      I3       In      -         13.944      -         
phase_controller_slave.stoper_tr.accumulated_time_RNO_0[19]               SB_LUT4      O        Out     0.465     14.410      -         
accumulated_time_RNO_0_2[19]                                              Net          -        -       1.371     -           1         
phase_controller_slave.stoper_tr.accumulated_time_RNO[19]                 SB_LUT4      I3       In      -         15.781      -         
phase_controller_slave.stoper_tr.accumulated_time_RNO[19]                 SB_LUT4      O        Out     0.465     16.246      -         
accumulated_time_6[19]                                                    Net          -        -       1.507     -           1         
phase_controller_slave.stoper_tr.accumulated_time[19]                     SB_DFFR      D        In      -         17.753      -         
========================================================================================================================================
Total path delay (propagation time + setup) of 17.908 is 10.359(57.8%) logic and 7.549(42.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      17.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.959

    Number of logic level(s):                41
    Starting point:                          phase_controller_inst1.stoper_tr.accumulated_time[1] / Q
    Ending point:                            phase_controller_inst1.stoper_tr.accumulated_time[19] / D
    The start point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                                         Pin      Pin               Arrival     No. of    
Name                                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
phase_controller_inst1.stoper_tr.accumulated_time[1]                      SB_DFFR      Q        Out     0.796     0.796       -         
accumulated_time[1]                                                       Net          -        -       1.599     -           3         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_1_c_inv         SB_LUT4      I0       In      -         2.395       -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_1_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
accumulated_time_i[1]                                                     Net          -        -       0.905     -           2         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_1_c             SB_CARRY     I0       In      -         3.961       -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_1_c             SB_CARRY     CO       Out     0.380     4.341       -         
un1_accumulated_time_cry_1                                                Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_2_c             SB_CARRY     CI       In      -         4.355       -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_2_c             SB_CARRY     CO       Out     0.186     4.541       -         
un1_accumulated_time_cry_2                                                Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_3_c             SB_CARRY     CI       In      -         4.555       -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_3_c             SB_CARRY     CO       Out     0.186     4.741       -         
un1_accumulated_time_cry_3                                                Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_4_c             SB_CARRY     CI       In      -         4.755       -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_4_c             SB_CARRY     CO       Out     0.186     4.941       -         
un1_accumulated_time_cry_4                                                Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_5_c             SB_CARRY     CI       In      -         4.955       -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_5_c             SB_CARRY     CO       Out     0.186     5.141       -         
un1_accumulated_time_cry_5                                                Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_6_c             SB_CARRY     CI       In      -         5.155       -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_6_c             SB_CARRY     CO       Out     0.186     5.341       -         
un1_accumulated_time_cry_6                                                Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_7_c             SB_CARRY     CI       In      -         5.355       -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_7_c             SB_CARRY     CO       Out     0.186     5.541       -         
un1_accumulated_time_cry_7                                                Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_8_c             SB_CARRY     CI       In      -         5.555       -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_8_c             SB_CARRY     CO       Out     0.186     5.741       -         
un1_accumulated_time_cry_8                                                Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_9_c             SB_CARRY     CI       In      -         5.755       -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_9_c             SB_CARRY     CO       Out     0.186     5.941       -         
un1_accumulated_time_cry_9                                                Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_10_c            SB_CARRY     CI       In      -         5.955       -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_10_c            SB_CARRY     CO       Out     0.186     6.141       -         
un1_accumulated_time_cry_10                                               Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_11_c            SB_CARRY     CI       In      -         6.155       -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_11_c            SB_CARRY     CO       Out     0.186     6.341       -         
un1_accumulated_time_cry_11                                               Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_12_c            SB_CARRY     CI       In      -         6.355       -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_12_c            SB_CARRY     CO       Out     0.186     6.541       -         
un1_accumulated_time_cry_12                                               Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_13_c            SB_CARRY     CI       In      -         6.555       -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_13_c            SB_CARRY     CO       Out     0.186     6.741       -         
un1_accumulated_time_cry_13                                               Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_14_c            SB_CARRY     CI       In      -         6.755       -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_14_c            SB_CARRY     CO       Out     0.186     6.941       -         
un1_accumulated_time_cry_14                                               Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_15_c            SB_CARRY     CI       In      -         6.955       -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_15_c            SB_CARRY     CO       Out     0.186     7.141       -         
un1_accumulated_time_cry_15                                               Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_16_c            SB_CARRY     CI       In      -         7.155       -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_16_c            SB_CARRY     CO       Out     0.186     7.341       -         
un1_accumulated_time_cry_16                                               Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_17_c            SB_CARRY     CI       In      -         7.355       -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_17_c            SB_CARRY     CO       Out     0.186     7.541       -         
un1_accumulated_time_cry_17                                               Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_18_c            SB_CARRY     CI       In      -         7.555       -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_18_c            SB_CARRY     CO       Out     0.186     7.741       -         
un1_accumulated_time_cry_18                                               Net          -        -       0.014     -           1         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_19_c            SB_CARRY     CI       In      -         7.755       -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_19_c            SB_CARRY     CO       Out     0.186     7.941       -         
un1_accumulated_time_cry_19                                               Net          -        -       0.386     -           6         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_0_0_c_RNO     SB_LUT4      I1       In      -         8.327       -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_0_0_c_RNO     SB_LUT4      O        Out     0.589     8.916       -         
un1_accumulated_time_1_cry_0_0_c_RNO_0                                    Net          -        -       0.905     -           1         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_0_0_c         SB_CARRY     I1       In      -         9.821       -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_0_0_c         SB_CARRY     CO       Out     0.337     10.158      -         
un1_accumulated_time_1_cry_0                                              Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_1_c           SB_CARRY     CI       In      -         10.172      -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_1_c           SB_CARRY     CO       Out     0.186     10.358      -         
un1_accumulated_time_1_cry_1                                              Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_2_0_c         SB_CARRY     CI       In      -         10.372      -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_2_0_c         SB_CARRY     CO       Out     0.186     10.558      -         
un1_accumulated_time_1_cry_2                                              Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_3_c           SB_CARRY     CI       In      -         10.572      -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_3_c           SB_CARRY     CO       Out     0.186     10.758      -         
un1_accumulated_time_1_cry_3                                              Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_4_c           SB_CARRY     CI       In      -         10.772      -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_4_c           SB_CARRY     CO       Out     0.186     10.958      -         
un1_accumulated_time_1_cry_4                                              Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_5_c           SB_CARRY     CI       In      -         10.972      -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_5_c           SB_CARRY     CO       Out     0.186     11.158      -         
un1_accumulated_time_1_cry_5                                              Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_6_c           SB_CARRY     CI       In      -         11.172      -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_6_c           SB_CARRY     CO       Out     0.186     11.358      -         
un1_accumulated_time_1_cry_6                                              Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_7_c           SB_CARRY     CI       In      -         11.372      -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_7_c           SB_CARRY     CO       Out     0.186     11.558      -         
un1_accumulated_time_1_cry_7                                              Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_8_c           SB_CARRY     CI       In      -         11.572      -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_8_c           SB_CARRY     CO       Out     0.186     11.758      -         
un1_accumulated_time_1_cry_8                                              Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_9_c           SB_CARRY     CI       In      -         11.772      -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_9_c           SB_CARRY     CO       Out     0.186     11.958      -         
un1_accumulated_time_1_cry_9                                              Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_10_c          SB_CARRY     CI       In      -         11.972      -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_10_c          SB_CARRY     CO       Out     0.186     12.158      -         
un1_accumulated_time_1_cry_10                                             Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_11_c          SB_CARRY     CI       In      -         12.172      -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_11_c          SB_CARRY     CO       Out     0.186     12.358      -         
un1_accumulated_time_1_cry_11                                             Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_12_c          SB_CARRY     CI       In      -         12.372      -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_12_c          SB_CARRY     CO       Out     0.186     12.558      -         
un1_accumulated_time_1_cry_12                                             Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_13_c          SB_CARRY     CI       In      -         12.572      -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_13_c          SB_CARRY     CO       Out     0.186     12.758      -         
un1_accumulated_time_1_cry_13                                             Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_14_c          SB_CARRY     CI       In      -         12.772      -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_14_c          SB_CARRY     CO       Out     0.186     12.958      -         
un1_accumulated_time_1_cry_14                                             Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_15_c          SB_CARRY     CI       In      -         12.972      -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_15_c          SB_CARRY     CO       Out     0.186     13.158      -         
un1_accumulated_time_1_cry_15                                             Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_16_c          SB_CARRY     CI       In      -         13.172      -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_16_c          SB_CARRY     CO       Out     0.186     13.358      -         
un1_accumulated_time_1_cry_16                                             Net          -        -       0.014     -           2         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_17_c          SB_CARRY     CI       In      -         13.372      -         
phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_17_c          SB_CARRY     CO       Out     0.186     13.558      -         
un1_accumulated_time_1_cry_17                                             Net          -        -       0.386     -           1         
phase_controller_inst1.stoper_tr.accumulated_time_RNO_0[19]               SB_LUT4      I3       In      -         13.944      -         
phase_controller_inst1.stoper_tr.accumulated_time_RNO_0[19]               SB_LUT4      O        Out     0.465     14.410      -         
accumulated_time_RNO_0_0[19]                                              Net          -        -       1.371     -           1         
phase_controller_inst1.stoper_tr.accumulated_time_RNO[19]                 SB_LUT4      I3       In      -         15.781      -         
phase_controller_inst1.stoper_tr.accumulated_time_RNO[19]                 SB_LUT4      O        Out     0.465     16.246      -         
accumulated_time_6[19]                                                    Net          -        -       1.507     -           1         
phase_controller_inst1.stoper_tr.accumulated_time[19]                     SB_DFFR      D        In      -         17.753      -         
========================================================================================================================================
Total path delay (propagation time + setup) of 17.908 is 10.359(57.8%) logic and 7.549(42.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.948
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.793

    - Propagation time:                      17.553
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.759

    Number of logic level(s):                40
    Starting point:                          phase_controller_slave.stoper_tr.accumulated_time[2] / Q
    Ending point:                            phase_controller_slave.stoper_tr.accumulated_time[19] / D
    The start point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                                         Pin      Pin               Arrival     No. of    
Name                                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
phase_controller_slave.stoper_tr.accumulated_time[2]                      SB_DFFR      Q        Out     0.796     0.796       -         
accumulated_time[2]                                                       Net          -        -       1.599     -           3         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_2_c_inv         SB_LUT4      I0       In      -         2.395       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_2_c_inv         SB_LUT4      O        Out     0.661     3.056       -         
accumulated_time_i[2]                                                     Net          -        -       0.905     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_2_c             SB_CARRY     I0       In      -         3.961       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_2_c             SB_CARRY     CO       Out     0.380     4.341       -         
un1_accumulated_time_cry_2                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_3_c             SB_CARRY     CI       In      -         4.355       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_3_c             SB_CARRY     CO       Out     0.186     4.541       -         
un1_accumulated_time_cry_3                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_4_c             SB_CARRY     CI       In      -         4.555       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_4_c             SB_CARRY     CO       Out     0.186     4.741       -         
un1_accumulated_time_cry_4                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_5_c             SB_CARRY     CI       In      -         4.755       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_5_c             SB_CARRY     CO       Out     0.186     4.941       -         
un1_accumulated_time_cry_5                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_6_c             SB_CARRY     CI       In      -         4.955       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_6_c             SB_CARRY     CO       Out     0.186     5.141       -         
un1_accumulated_time_cry_6                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_7_c             SB_CARRY     CI       In      -         5.155       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_7_c             SB_CARRY     CO       Out     0.186     5.341       -         
un1_accumulated_time_cry_7                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_8_c             SB_CARRY     CI       In      -         5.355       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_8_c             SB_CARRY     CO       Out     0.186     5.541       -         
un1_accumulated_time_cry_8                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_9_c             SB_CARRY     CI       In      -         5.555       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_9_c             SB_CARRY     CO       Out     0.186     5.741       -         
un1_accumulated_time_cry_9                                                Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_10_c            SB_CARRY     CI       In      -         5.755       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_10_c            SB_CARRY     CO       Out     0.186     5.941       -         
un1_accumulated_time_cry_10                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_11_c            SB_CARRY     CI       In      -         5.955       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_11_c            SB_CARRY     CO       Out     0.186     6.141       -         
un1_accumulated_time_cry_11                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_12_c            SB_CARRY     CI       In      -         6.155       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_12_c            SB_CARRY     CO       Out     0.186     6.341       -         
un1_accumulated_time_cry_12                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_13_c            SB_CARRY     CI       In      -         6.355       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_13_c            SB_CARRY     CO       Out     0.186     6.541       -         
un1_accumulated_time_cry_13                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_14_c            SB_CARRY     CI       In      -         6.555       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_14_c            SB_CARRY     CO       Out     0.186     6.741       -         
un1_accumulated_time_cry_14                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_15_c            SB_CARRY     CI       In      -         6.755       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_15_c            SB_CARRY     CO       Out     0.186     6.941       -         
un1_accumulated_time_cry_15                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_16_c            SB_CARRY     CI       In      -         6.955       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_16_c            SB_CARRY     CO       Out     0.186     7.141       -         
un1_accumulated_time_cry_16                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_17_c            SB_CARRY     CI       In      -         7.155       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_17_c            SB_CARRY     CO       Out     0.186     7.341       -         
un1_accumulated_time_cry_17                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_18_c            SB_CARRY     CI       In      -         7.355       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_18_c            SB_CARRY     CO       Out     0.186     7.541       -         
un1_accumulated_time_cry_18                                               Net          -        -       0.014     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_19_c            SB_CARRY     CI       In      -         7.555       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_cry_19_c            SB_CARRY     CO       Out     0.186     7.741       -         
un1_accumulated_time_cry_19                                               Net          -        -       0.386     -           6         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_0_0_c_RNO     SB_LUT4      I1       In      -         8.127       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_0_0_c_RNO     SB_LUT4      O        Out     0.589     8.716       -         
un1_accumulated_time_1_cry_0_0_c_RNO_2                                    Net          -        -       0.905     -           1         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_0_0_c         SB_CARRY     I1       In      -         9.621       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_0_0_c         SB_CARRY     CO       Out     0.337     9.958       -         
un1_accumulated_time_1_cry_0                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_1_c           SB_CARRY     CI       In      -         9.972       -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_1_c           SB_CARRY     CO       Out     0.186     10.158      -         
un1_accumulated_time_1_cry_1                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_2_0_c         SB_CARRY     CI       In      -         10.172      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_2_0_c         SB_CARRY     CO       Out     0.186     10.358      -         
un1_accumulated_time_1_cry_2                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_3_c           SB_CARRY     CI       In      -         10.372      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_3_c           SB_CARRY     CO       Out     0.186     10.558      -         
un1_accumulated_time_1_cry_3                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_4_c           SB_CARRY     CI       In      -         10.572      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_4_c           SB_CARRY     CO       Out     0.186     10.758      -         
un1_accumulated_time_1_cry_4                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_5_c           SB_CARRY     CI       In      -         10.772      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_5_c           SB_CARRY     CO       Out     0.186     10.958      -         
un1_accumulated_time_1_cry_5                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_6_c           SB_CARRY     CI       In      -         10.972      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_6_c           SB_CARRY     CO       Out     0.186     11.158      -         
un1_accumulated_time_1_cry_6                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_7_c           SB_CARRY     CI       In      -         11.172      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_7_c           SB_CARRY     CO       Out     0.186     11.358      -         
un1_accumulated_time_1_cry_7                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_8_c           SB_CARRY     CI       In      -         11.372      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_8_c           SB_CARRY     CO       Out     0.186     11.558      -         
un1_accumulated_time_1_cry_8                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_9_c           SB_CARRY     CI       In      -         11.572      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_9_c           SB_CARRY     CO       Out     0.186     11.758      -         
un1_accumulated_time_1_cry_9                                              Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_10_c          SB_CARRY     CI       In      -         11.772      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_10_c          SB_CARRY     CO       Out     0.186     11.958      -         
un1_accumulated_time_1_cry_10                                             Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_11_c          SB_CARRY     CI       In      -         11.972      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_11_c          SB_CARRY     CO       Out     0.186     12.158      -         
un1_accumulated_time_1_cry_11                                             Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_12_c          SB_CARRY     CI       In      -         12.172      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_12_c          SB_CARRY     CO       Out     0.186     12.358      -         
un1_accumulated_time_1_cry_12                                             Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_13_c          SB_CARRY     CI       In      -         12.372      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_13_c          SB_CARRY     CO       Out     0.186     12.558      -         
un1_accumulated_time_1_cry_13                                             Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_14_c          SB_CARRY     CI       In      -         12.572      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_14_c          SB_CARRY     CO       Out     0.186     12.758      -         
un1_accumulated_time_1_cry_14                                             Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_15_c          SB_CARRY     CI       In      -         12.772      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_15_c          SB_CARRY     CO       Out     0.186     12.958      -         
un1_accumulated_time_1_cry_15                                             Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_16_c          SB_CARRY     CI       In      -         12.972      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_16_c          SB_CARRY     CO       Out     0.186     13.158      -         
un1_accumulated_time_1_cry_16                                             Net          -        -       0.014     -           2         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_17_c          SB_CARRY     CI       In      -         13.172      -         
phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_17_c          SB_CARRY     CO       Out     0.186     13.358      -         
un1_accumulated_time_1_cry_17                                             Net          -        -       0.386     -           1         
phase_controller_slave.stoper_tr.accumulated_time_RNO_0[19]               SB_LUT4      I3       In      -         13.744      -         
phase_controller_slave.stoper_tr.accumulated_time_RNO_0[19]               SB_LUT4      O        Out     0.465     14.210      -         
accumulated_time_RNO_0_2[19]                                              Net          -        -       1.371     -           1         
phase_controller_slave.stoper_tr.accumulated_time_RNO[19]                 SB_LUT4      I3       In      -         15.581      -         
phase_controller_slave.stoper_tr.accumulated_time_RNO[19]                 SB_LUT4      O        Out     0.465     16.046      -         
accumulated_time_6[19]                                                    Net          -        -       1.507     -           1         
phase_controller_slave.stoper_tr.accumulated_time[19]                     SB_DFFR      D        In      -         17.553      -         
========================================================================================================================================
Total path delay (propagation time + setup) of 17.708 is 10.173(57.4%) logic and 7.535(42.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 152MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 152MB)

---------------------------------------
<a name=resourceUsage18></a>Resource Usage Report for MAIN </a>

Mapping to part: ice40up5ksg48
Cell usage:
GND             10 uses
SB_CARRY        264 uses
SB_DFF          13 uses
SB_DFFE         10 uses
SB_DFFER        200 uses
SB_DFFESR       15 uses
SB_DFFESS       2 uses
SB_DFFR         99 uses
SB_DFFS         2 uses
SB_DFFSR        37 uses
SB_DFFSS        2 uses
SB_GB           4 uses
SB_HFOSC        1 use
SB_PLL40_CORE   1 use
SB_RGBA_DRV     1 use
VCC             10 uses
SB_LUT4         586 uses

I/O ports: 16
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   380 (7%)
Total load per clock:
   MAIN|clk_12mhz_inferred_clock: 1
   ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock: 380

@S |Mapping Summary:
Total  LUTs: 586 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 586 = 586 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 152MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Oct 08 23:47:25 2025

###########################################################]

</pre></samp></body></html>
