Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Aug 29 13:18:47 2023
| Host         : GF76 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -file /home/albertojor/GitHub/Chisel/Tesis/freedom/builds/e300artydevkit/obj/report/timing.txt -max_paths 10
| Design       : E300ArtyDevKitFPGAChip
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1013)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2284)
5. checking no_input_delay (40)
6. checking no_output_delay (46)
7. checking multiple_clock (12900)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1013)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: E300ArtyDevKitPlatform/sys/aon_1/aon/wdog/AsyncResetRegVec_w1_i0_4/reg_0/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ip_reset_sys/U0/PR_OUT_DFF[0].FDRE_PER/Q (HIGH)

 There are 1011 register/latch pins with no clock driven by root clock pin: slow_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2284)
---------------------------------------------------
 There are 2284 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (40)
-------------------------------
 There are 40 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (12900)
----------------------------------
 There are 12900 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.246        0.000                      0                32593        0.011        0.000                      0                32593        3.000        0.000                       0                 13208  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
CLK100MHZ          {0.000 5.000}        10.000          100.000         
  clk_out1_mmcm    {0.000 59.579}       119.158         8.392           
  clk_out3_mmcm    {0.000 15.391}       30.782          32.487          
  clkfbout_mmcm    {0.000 30.000}       60.000          16.667          
JTCK               {0.000 50.000}       100.000         10.000          
qspi_sck_pin       {0.000 10.000}       20.000          50.000          
sys_clk_pin        {0.000 5.000}        10.000          100.000         
  clk_out1_mmcm_1  {0.000 59.579}       119.158         8.392           
  clk_out3_mmcm_1  {0.000 15.391}       30.782          32.487          
  clkfbout_mmcm_1  {0.000 30.000}       60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_mmcm        116.341        0.000                      0                   48        0.232        0.000                      0                   48       58.599        0.000                       0                    37  
  clk_out3_mmcm         11.246        0.000                      0                31638        0.166        0.000                      0                31638       14.141        0.000                       0                 12865  
  clkfbout_mmcm                                                                                                                                                     40.000        0.000                       0                     3  
JTCK                    43.264        0.000                      0                  646        0.130        0.000                      0                  646       49.500        0.000                       0                   302  
sys_clk_pin                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_mmcm_1      116.348        0.000                      0                   48        0.232        0.000                      0                   48       58.599        0.000                       0                    37  
  clk_out3_mmcm_1       11.248        0.000                      0                31638        0.166        0.000                      0                31638       14.141        0.000                       0                 12865  
  clkfbout_mmcm_1                                                                                                                                                   40.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mmcm_1  clk_out1_mmcm        116.341        0.000                      0                   48        0.041        0.000                      0                   48  
clk_out3_mmcm_1  clk_out3_mmcm         11.246        0.000                      0                31638        0.011        0.000                      0                31638  
clk_out1_mmcm    clk_out1_mmcm_1      116.341        0.000                      0                   48        0.041        0.000                      0                   48  
clk_out3_mmcm    clk_out3_mmcm_1       11.246        0.000                      0                31638        0.011        0.000                      0                31638  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  JTCK               JTCK                    95.924        0.000                      0                   39        0.838        0.000                      0                   39  
**async_default**  clk_out3_mmcm      clk_out3_mmcm           16.645        0.000                      0                  222        1.018        0.000                      0                  222  
**async_default**  clk_out3_mmcm_1    clk_out3_mmcm           16.645        0.000                      0                  222        0.863        0.000                      0                  222  
**async_default**  clk_out3_mmcm      clk_out3_mmcm_1         16.645        0.000                      0                  222        0.863        0.000                      0                  222  
**async_default**  clk_out3_mmcm_1    clk_out3_mmcm_1         16.647        0.000                      0                  222        1.018        0.000                      0                  222  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      116.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       58.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.341ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.456ns (20.203%)  route 1.801ns (79.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.922    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.801     1.335    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X64Y155        FDSE                                         r  ip_reset_sys/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDSE                                         r  ip_reset_sys/U0/SEQ/pr_reg/C
                         clock pessimism              0.488   118.296    
                         clock uncertainty           -0.191   118.105    
    SLICE_X64Y155        FDSE (Setup_fdse_C_S)       -0.429   117.676    ip_reset_sys/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                        117.676    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                116.341    

Slack (MET) :             116.341ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.456ns (20.203%)  route 1.801ns (79.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.922    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.801     1.335    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
                         clock pessimism              0.488   118.296    
                         clock uncertainty           -0.191   118.105    
    SLICE_X64Y155        FDRE (Setup_fdre_C_R)       -0.429   117.676    ip_reset_sys/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                        117.676    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                116.341    

Slack (MET) :             116.625ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.456ns (23.106%)  route 1.518ns (76.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.922    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.518     1.051    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.488   118.296    
                         clock uncertainty           -0.191   118.105    
    SLICE_X65Y153        FDSE (Setup_fdse_C_S)       -0.429   117.676    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                        117.676    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                116.625    

Slack (MET) :             116.625ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.456ns (23.106%)  route 1.518ns (76.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.922    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.518     1.051    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.488   118.296    
                         clock uncertainty           -0.191   118.105    
    SLICE_X65Y153        FDSE (Setup_fdse_C_S)       -0.429   117.676    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                        117.676    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                116.625    

Slack (MET) :             116.729ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 1.752ns (78.027%)  route 0.493ns (21.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.922    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X66Y148        SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y148        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.706 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.493     1.199    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X67Y148        LUT3 (Prop_lut3_I2_O)        0.124     1.323 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.323    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X67Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.580   118.214    
                         clock uncertainty           -0.191   118.023    
    SLICE_X67Y148        FDRE (Setup_fdre_C_D)        0.029   118.052    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.052    
                         arrival time                          -1.323    
  -------------------------------------------------------------------
                         slack                                116.729    

Slack (MET) :             116.737ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.718ns (40.432%)  route 1.058ns (59.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.800    -0.740    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.419    -0.321 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.447     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y153        LUT1 (Prop_lut1_I0_O)        0.299     0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.611     1.036    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.586   118.394    
                         clock uncertainty           -0.191   118.203    
    SLICE_X64Y154        FDRE (Setup_fdre_C_R)       -0.429   117.774    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.774    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                116.737    

Slack (MET) :             116.737ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.718ns (40.432%)  route 1.058ns (59.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.800    -0.740    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.419    -0.321 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.447     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y153        LUT1 (Prop_lut1_I0_O)        0.299     0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.611     1.036    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.586   118.394    
                         clock uncertainty           -0.191   118.203    
    SLICE_X64Y154        FDRE (Setup_fdre_C_R)       -0.429   117.774    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.774    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                116.737    

Slack (MET) :             116.737ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.718ns (40.432%)  route 1.058ns (59.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.800    -0.740    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.419    -0.321 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.447     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y153        LUT1 (Prop_lut1_I0_O)        0.299     0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.611     1.036    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.586   118.394    
                         clock uncertainty           -0.191   118.203    
    SLICE_X64Y154        FDRE (Setup_fdre_C_R)       -0.429   117.774    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                        117.774    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                116.737    

Slack (MET) :             116.737ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.718ns (40.432%)  route 1.058ns (59.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.800    -0.740    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.419    -0.321 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.447     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y153        LUT1 (Prop_lut1_I0_O)        0.299     0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.611     1.036    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.586   118.394    
                         clock uncertainty           -0.191   118.203    
    SLICE_X64Y154        FDRE (Setup_fdre_C_R)       -0.429   117.774    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                        117.774    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                116.737    

Slack (MET) :             116.737ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.718ns (40.432%)  route 1.058ns (59.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.800    -0.740    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.419    -0.321 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.447     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y153        LUT1 (Prop_lut1_I0_O)        0.299     0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.611     1.036    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.586   118.394    
                         clock uncertainty           -0.191   118.203    
    SLICE_X64Y154        FDRE (Setup_fdre_C_R)       -0.429   117.774    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                        117.774    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                116.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.644    -0.520    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDSE (Prop_fdse_C_Q)         0.141    -0.379 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.223    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X65Y153        LUT2 (Prop_lut2_I0_O)        0.042    -0.181 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.181    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920    -0.753    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.233    -0.520    
    SLICE_X65Y153        FDSE (Hold_fdse_C_D)         0.107    -0.413    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.178%)  route 0.144ns (40.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X70Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.144    -0.293    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_lpf[0]
    SLICE_X70Y148        LUT5 (Prop_lut5_I4_O)        0.045    -0.248 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.248    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X70Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X70Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.237    -0.601    
    SLICE_X70Y148        FDRE (Hold_fdre_C_D)         0.120    -0.481    ip_reset_sys/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.609%)  route 0.161ns (46.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.644    -0.520    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y154        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.161    -0.218    ip_reset_sys/U0/SEQ/seq_cnt[0]
    SLICE_X65Y154        LUT4 (Prop_lut4_I1_O)        0.045    -0.173 r  ip_reset_sys/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.173    ip_reset_sys/U0/SEQ/pr_dec0__0
    SLICE_X65Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920    -0.753    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[1]/C
                         clock pessimism              0.246    -0.507    
    SLICE_X65Y154        FDRE (Hold_fdre_C_D)         0.092    -0.415    ip_reset_sys/U0/SEQ/pr_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    ip_mmcm_clk_out1
    SLICE_X54Y84         FDRE                                         r  value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  value_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.334    value_reg[4]
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.099    -0.235 r  value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    _T_105[5]
    SLICE_X54Y84         FDRE                                         r  value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.845    ip_mmcm_clk_out1
    SLICE_X54Y84         FDRE                                         r  value_reg[5]/C
                         clock pessimism              0.241    -0.604    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.121    -0.483    value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.644    -0.520    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDSE (Prop_fdse_C_Q)         0.141    -0.379 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.223    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X65Y153        LUT2 (Prop_lut2_I0_O)        0.045    -0.178 r  ip_reset_sys/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.178    ip_reset_sys/U0/SEQ/Core_i_1_n_0
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920    -0.753    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.233    -0.520    
    SLICE_X65Y153        FDSE (Hold_fdse_C_D)         0.091    -0.429    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.644    -0.520    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y154        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.221    ip_reset_sys/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X65Y154        LUT2 (Prop_lut2_I1_O)        0.045    -0.176 r  ip_reset_sys/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    ip_reset_sys/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X65Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920    -0.753    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.233    -0.520    
    SLICE_X65Y154        FDRE (Hold_fdre_C_D)         0.092    -0.428    ip_reset_sys/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    ip_mmcm_clk_out1
    SLICE_X54Y84         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  value_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.254    value_reg[1]
    SLICE_X54Y84         LUT3 (Prop_lut3_I0_O)        0.043    -0.211 r  value[2]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.211    _T_105[2]
    SLICE_X54Y84         FDRE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.845    ip_mmcm_clk_out1
    SLICE_X54Y84         FDRE                                         r  value_reg[2]/C
                         clock pessimism              0.241    -0.604    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.131    -0.473    value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    ip_mmcm_clk_out1
    SLICE_X54Y84         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  value_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.254    value_reg[1]
    SLICE_X54Y84         LUT5 (Prop_lut5_I1_O)        0.043    -0.211 r  value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    _T_105[4]
    SLICE_X54Y84         FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.845    ip_mmcm_clk_out1
    SLICE_X54Y84         FDRE                                         r  value_reg[4]/C
                         clock pessimism              0.241    -0.604    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.131    -0.473    value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.950%)  route 0.172ns (48.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.644    -0.520    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y154        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.172    -0.207    ip_reset_sys/U0/SEQ/SEQ_COUNTER/Q[5]
    SLICE_X64Y154        LUT6 (Prop_lut6_I5_O)        0.045    -0.162 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.162    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920    -0.753    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.233    -0.520    
    SLICE_X64Y154        FDRE (Hold_fdre_C_D)         0.092    -0.428    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 slow_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    ip_mmcm_clk_out1
    SLICE_X54Y85         FDRE                                         r  slow_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  slow_clock_reg/Q
                         net (fo=2, routed)           0.177    -0.263    slow_clock
    SLICE_X54Y85         LUT4 (Prop_lut4_I3_O)        0.045    -0.218 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000    -0.218    slow_clock_i_1_n_0
    SLICE_X54Y85         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.829    -0.844    ip_mmcm_clk_out1
    SLICE_X54Y85         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.240    -0.604    
    SLICE_X54Y85         FDRE (Hold_fdre_C_D)         0.120    -0.484    slow_clock_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm
Waveform(ns):       { 0.000 59.579 }
Period(ns):         119.158
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         119.158     117.003    BUFGCTRL_X0Y18   ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         119.158     117.909    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X54Y85     slow_clock_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y84     value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X54Y84     value_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X54Y84     value_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X54Y84     value_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X54Y84     value_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X54Y84     value_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X54Y85     value_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.158     94.202     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X66Y148    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X66Y148    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y85     slow_clock_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y85     slow_clock_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y84     value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y84     value_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y84     value_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y84     value_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y84     value_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y84     value_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X66Y148    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X66Y148    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y85     slow_clock_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y85     slow_clock_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y84     value_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y84     value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y84     value_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y84     value_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y84     value_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y84     value_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       11.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.246ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.698ns  (logic 2.726ns (14.579%)  route 15.972ns (85.421%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 29.292 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.453    12.590    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.714 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[4]_i_1/O
                         net (fo=2, routed)           1.273    13.987    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[2]
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_55/O
                         net (fo=2, routed)           1.093    15.205    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[2]
    SLICE_X11Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.329 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_24/O
                         net (fo=8, routed)           2.476    17.805    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_24_n_0
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.531    29.292    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKBWRCLK
                         clock pessimism              0.480    29.772    
                         clock uncertainty           -0.155    29.617    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    29.051    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.051    
                         arrival time                         -17.805    
  -------------------------------------------------------------------
                         slack                                 11.246    

Slack (MET) :             11.400ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.543ns  (logic 2.726ns (14.701%)  route 15.817ns (85.299%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 29.290 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.453    12.590    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.714 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[4]_i_1/O
                         net (fo=2, routed)           1.273    13.987    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[2]
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_55/O
                         net (fo=2, routed)           1.093    15.205    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[2]
    SLICE_X11Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.329 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_24/O
                         net (fo=8, routed)           2.321    17.650    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_24_n_0
    RAMB36_X1Y22         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.529    29.290    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y22         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.770    
                         clock uncertainty           -0.155    29.615    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    29.049    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         29.049    
                         arrival time                         -17.650    
  -------------------------------------------------------------------
                         slack                                 11.400    

Slack (MET) :             11.517ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.433ns  (logic 2.726ns (14.789%)  route 15.707ns (85.211%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 29.297 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.453    12.590    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.714 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[4]_i_1/O
                         net (fo=2, routed)           1.273    13.987    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[2]
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_55/O
                         net (fo=2, routed)           0.814    14.926    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[2]
    SLICE_X11Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.050 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_12/O
                         net (fo=9, routed)           2.489    17.539    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[0]
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.536    29.297    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKARDCLK
                         clock pessimism              0.480    29.778    
                         clock uncertainty           -0.155    29.622    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    29.056    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.056    
                         arrival time                         -17.539    
  -------------------------------------------------------------------
                         slack                                 11.517    

Slack (MET) :             11.521ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.420ns  (logic 2.726ns (14.799%)  route 15.694ns (85.201%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 29.288 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.453    12.590    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.714 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[4]_i_1/O
                         net (fo=2, routed)           1.273    13.987    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[2]
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_55/O
                         net (fo=2, routed)           0.814    14.926    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[2]
    SLICE_X11Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.050 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_12/O
                         net (fo=9, routed)           2.476    17.526    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[0]
    RAMB36_X1Y23         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.527    29.288    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y23         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/CLKARDCLK
                         clock pessimism              0.480    29.769    
                         clock uncertainty           -0.155    29.613    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    29.047    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1
  -------------------------------------------------------------------
                         required time                         29.047    
                         arrival time                         -17.526    
  -------------------------------------------------------------------
                         slack                                 11.521    

Slack (MET) :             11.544ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.406ns  (logic 2.726ns (14.810%)  route 15.680ns (85.190%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 29.297 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.843    12.980    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I2_O)        0.124    13.104 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[7]_i_1/O
                         net (fo=4, routed)           1.234    14.338    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[5]
    SLICE_X13Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.462 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_49/O
                         net (fo=2, routed)           0.362    14.824    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[5]
    SLICE_X12Y115        LUT6 (Prop_lut6_I5_O)        0.124    14.948 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_9/O
                         net (fo=9, routed)           2.564    17.513    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[3]
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.536    29.297    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKARDCLK
                         clock pessimism              0.480    29.778    
                         clock uncertainty           -0.155    29.622    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    29.056    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.056    
                         arrival time                         -17.513    
  -------------------------------------------------------------------
                         slack                                 11.544    

Slack (MET) :             11.585ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.358ns  (logic 2.726ns (14.850%)  route 15.631ns (85.150%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 29.290 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.665    12.803    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I2_O)        0.124    12.927 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[8]_i_1/O
                         net (fo=4, routed)           1.129    14.056    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[6]
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.124    14.180 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_47/O
                         net (fo=2, routed)           0.494    14.674    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[6]
    SLICE_X12Y114        LUT6 (Prop_lut6_I3_O)        0.124    14.798 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_20/O
                         net (fo=8, routed)           2.666    17.464    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_20_n_0
    RAMB36_X1Y22         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.529    29.290    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y22         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.770    
                         clock uncertainty           -0.155    29.615    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    29.049    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         29.049    
                         arrival time                         -17.464    
  -------------------------------------------------------------------
                         slack                                 11.585    

Slack (MET) :             11.625ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.320ns  (logic 2.726ns (14.880%)  route 15.594ns (85.120%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 29.292 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.843    12.980    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I2_O)        0.124    13.104 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[7]_i_1/O
                         net (fo=4, routed)           1.234    14.338    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[5]
    SLICE_X13Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.462 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_49/O
                         net (fo=2, routed)           0.528    14.990    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[5]
    SLICE_X12Y115        LUT5 (Prop_lut5_I2_O)        0.124    15.114 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_21/O
                         net (fo=8, routed)           2.312    17.426    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_21_n_0
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.531    29.292    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKBWRCLK
                         clock pessimism              0.480    29.772    
                         clock uncertainty           -0.155    29.617    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    29.051    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.051    
                         arrival time                         -17.426    
  -------------------------------------------------------------------
                         slack                                 11.625    

Slack (MET) :             11.734ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.205ns  (logic 2.726ns (14.974%)  route 15.479ns (85.026%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 29.286 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.453    12.590    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.714 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[4]_i_1/O
                         net (fo=2, routed)           1.273    13.987    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[2]
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_55/O
                         net (fo=2, routed)           1.093    15.205    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[2]
    SLICE_X11Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.329 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_24/O
                         net (fo=8, routed)           1.983    17.312    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_24_n_0
    RAMB36_X1Y23         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.525    29.286    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y23         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.766    
                         clock uncertainty           -0.155    29.611    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    29.045    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1
  -------------------------------------------------------------------
                         required time                         29.045    
                         arrival time                         -17.312    
  -------------------------------------------------------------------
                         slack                                 11.734    

Slack (MET) :             11.739ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.032ns  (logic 2.814ns (15.605%)  route 15.218ns (84.395%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 29.293 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.815    12.952    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I2_O)        0.124    13.076 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[6]_i_1/O
                         net (fo=4, routed)           1.036    14.112    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[4]
    SLICE_X11Y116        LUT5 (Prop_lut5_I4_O)        0.124    14.236 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_50/O
                         net (fo=2, routed)           0.000    14.236    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[4]
    SLICE_X11Y116        MUXF7 (Prop_muxf7_I0_O)      0.212    14.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_10/O
                         net (fo=9, routed)           2.690    17.139    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[2]
    RAMB36_X1Y22         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.532    29.293    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y22         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKARDCLK
                         clock pessimism              0.480    29.774    
                         clock uncertainty           -0.155    29.618    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.741    28.877    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         28.877    
                         arrival time                         -17.139    
  -------------------------------------------------------------------
                         slack                                 11.739    

Slack (MET) :             11.789ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.156ns  (logic 2.726ns (15.015%)  route 15.430ns (84.985%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 29.292 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.317    12.454    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X14Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.578 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[5]_i_1/O
                         net (fo=2, routed)           1.171    13.748    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[3]
    SLICE_X11Y117        LUT5 (Prop_lut5_I4_O)        0.124    13.872 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_52/O
                         net (fo=2, routed)           0.590    14.462    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[3]
    SLICE_X10Y116        LUT6 (Prop_lut6_I3_O)        0.124    14.586 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_23/O
                         net (fo=8, routed)           2.676    17.262    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_23_n_0
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.531    29.292    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKBWRCLK
                         clock pessimism              0.480    29.772    
                         clock uncertainty           -0.155    29.617    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    29.051    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.051    
                         arrival time                         -17.262    
  -------------------------------------------------------------------
                         slack                                 11.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.557    -0.607    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X32Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]/Q
                         net (fo=1, routed)           0.085    -0.381    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_0_data_reg[31][24]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.045    -0.336 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_0_data[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[31]_2[24]
    SLICE_X33Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.826    -0.847    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X33Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[24]/C
                         clock pessimism              0.253    -0.594    
    SLICE_X33Y119        FDRE (Hold_fdre_C_D)         0.092    -0.502    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.557    -0.607    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X28Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[26]/Q
                         net (fo=1, routed)           0.085    -0.381    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_0_data_reg[31][26]
    SLICE_X29Y120        LUT6 (Prop_lut6_I0_O)        0.045    -0.336 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_0_data[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[31]_2[26]
    SLICE_X29Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.825    -0.848    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X29Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[26]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X29Y120        FDRE (Hold_fdre_C_D)         0.092    -0.502    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_branch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_branch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.554    -0.610    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X52Y113        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_branch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_branch_reg/Q
                         net (fo=1, routed)           0.103    -0.366    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_branch
    SLICE_X54Y112        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_branch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.823    -0.849    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X54Y112        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_branch_reg/C
                         clock pessimism              0.255    -0.594    
    SLICE_X54Y112        FDRE (Hold_fdre_C_D)         0.059    -0.535    E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_branch_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/ZZ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.590    -0.574    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/clk_out3
    SLICE_X79Y72         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/ZZ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/ZZ_reg[11]/Q
                         net (fo=1, routed)           0.116    -0.317    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/io_Z[11]
    SLICE_X78Y72         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.859    -0.814    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/clk_out3
    SLICE_X78Y72         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[11]/C
                         clock pessimism              0.253    -0.561    
    SLICE_X78Y72         FDRE (Hold_fdre_C_D)         0.075    -0.486    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/core/ibuf/ibufBTBResp_bht_history_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/ex_reg_btb_resp_bht_history_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.331%)  route 0.094ns (33.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.569    -0.595    E300ArtyDevKitPlatform/sys/tile/core/ibuf/clk_out3
    SLICE_X35Y90         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ibufBTBResp_bht_history_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ibufBTBResp_bht_history_reg[4]/Q
                         net (fo=1, routed)           0.094    -0.360    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_btb_resp_bht_history_reg[7][4]
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.045    -0.315 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_btb_resp_bht_history[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_btb_resp_bht_history_reg[7]_0[4]
    SLICE_X37Y91         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_btb_resp_bht_history_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.840    -0.833    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X37Y91         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_btb_resp_bht_history_reg[4]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X37Y91         FDRE (Hold_fdre_C_D)         0.092    -0.487    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_btb_resp_bht_history_reg[4]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.243%)  route 0.157ns (52.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.641    -0.523    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/clk_out3
    SLICE_X48Y159        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y159        FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/Q
                         net (fo=1, routed)           0.157    -0.224    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/auto_int_xing_out_sync_6
    SLICE_X46Y159        SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.916    -0.757    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/clk_out3
    SLICE_X46Y159        SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2/CLK
                         clock pessimism              0.250    -0.507    
    SLICE_X46Y159        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.398    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/btb/brIdx_7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/s2_btb_resp_bits_bridx_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.231ns (43.271%)  route 0.303ns (56.729%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.560    -0.604    E300ArtyDevKitPlatform/sys/tile/frontend/btb/clk_out3
    SLICE_X52Y86         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/brIdx_7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/brIdx_7_reg/Q
                         net (fo=1, routed)           0.087    -0.377    E300ArtyDevKitPlatform/sys/tile/frontend/btb/brIdx_7
    SLICE_X53Y86         LUT6 (Prop_lut6_I0_O)        0.045    -0.332 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s2_btb_resp_bits_bridx_i_5/O
                         net (fo=1, routed)           0.216    -0.115    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s2_btb_resp_bits_bridx_i_5_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I3_O)        0.045    -0.070 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s2_btb_resp_bits_bridx_i_1/O
                         net (fo=1, routed)           0.000    -0.070    E300ArtyDevKitPlatform/sys/tile/frontend/btb_io_resp_bits_bridx
    SLICE_X45Y87         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_btb_resp_bits_bridx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.834    -0.839    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X45Y87         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_btb_resp_bits_bridx_reg/C
                         clock pessimism              0.504    -0.335    
    SLICE_X45Y87         FDRE (Hold_fdre_C_D)         0.091    -0.244    E300ArtyDevKitPlatform/sys/tile/frontend/s2_btb_resp_bits_bridx_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_jal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_jal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.554    -0.610    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X52Y113        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_jal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_jal_reg/Q
                         net (fo=1, routed)           0.101    -0.368    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_jal
    SLICE_X54Y112        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_jal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.823    -0.849    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X54Y112        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_jal_reg/C
                         clock pessimism              0.255    -0.594    
    SLICE_X54Y112        FDRE (Hold_fdre_C_D)         0.052    -0.542    E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_jal_reg
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.590    -0.574    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/clk_out3
    SLICE_X85Y122        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[24]/Q
                         net (fo=1, routed)           0.122    -0.311    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_69_reg[31]_0[24]
    SLICE_X84Y122        LUT5 (Prop_lut5_I2_O)        0.045    -0.266 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_69[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/req_arb_io_out_bits_data[24]
    SLICE_X84Y122        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.859    -0.814    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/clk_out3
    SLICE_X84Y122        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[24]/C
                         clock pessimism              0.253    -0.561    
    SLICE_X84Y122        FDRE (Hold_fdre_C_D)         0.121    -0.440    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[24]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/ZZ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.591    -0.573    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/clk_out3
    SLICE_X79Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/ZZ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/ZZ_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.320    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/io_Z[7]
    SLICE_X78Y71         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.860    -0.813    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/clk_out3
    SLICE_X78Y71         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[7]/C
                         clock pessimism              0.253    -0.560    
    SLICE_X78Y71         FDRE (Hold_fdre_C_D)         0.064    -0.496    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mmcm
Waveform(ns):       { 0.000 15.391 }
Period(ns):         30.782
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X2Y24     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y25     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y24     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X2Y25     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y23     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y23     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y25     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y21     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y22     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y22     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       30.782      182.578    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y19   ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       43.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.264ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.228ns  (logic 1.057ns (16.973%)  route 5.171ns (83.027%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 104.989 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns = ( 55.292 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700    55.292    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X75Y141        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y141        FDRE (Prop_fdre_C_Q)         0.459    55.751 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/Q
                         net (fo=8, routed)           1.136    56.887    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[3]
    SLICE_X76Y141        LUT5 (Prop_lut5_I3_O)        0.146    57.033 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           1.018    58.052    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_reg
    SLICE_X77Y140        LUT6 (Prop_lut6_I0_O)        0.328    58.380 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.144    59.523    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X78Y138        LUT4 (Prop_lut4_I0_O)        0.124    59.647 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.873    61.520    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X81Y131        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.577   104.989    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X81Y131        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[6]/C
                         clock pessimism              0.259   105.248    
                         clock uncertainty           -0.035   105.213    
    SLICE_X81Y131        FDRE (Setup_fdre_C_R)       -0.429   104.784    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[6]
  -------------------------------------------------------------------
                         required time                        104.784    
                         arrival time                         -61.520    
  -------------------------------------------------------------------
                         slack                                 43.264    

Slack (MET) :             43.264ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.228ns  (logic 1.057ns (16.973%)  route 5.171ns (83.027%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 104.989 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns = ( 55.292 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700    55.292    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X75Y141        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y141        FDRE (Prop_fdre_C_Q)         0.459    55.751 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/Q
                         net (fo=8, routed)           1.136    56.887    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[3]
    SLICE_X76Y141        LUT5 (Prop_lut5_I3_O)        0.146    57.033 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           1.018    58.052    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_reg
    SLICE_X77Y140        LUT6 (Prop_lut6_I0_O)        0.328    58.380 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.144    59.523    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X78Y138        LUT4 (Prop_lut4_I0_O)        0.124    59.647 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.873    61.520    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X81Y131        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.577   104.989    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X81Y131        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[8]/C
                         clock pessimism              0.259   105.248    
                         clock uncertainty           -0.035   105.213    
    SLICE_X81Y131        FDRE (Setup_fdre_C_R)       -0.429   104.784    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[8]
  -------------------------------------------------------------------
                         required time                        104.784    
                         arrival time                         -61.520    
  -------------------------------------------------------------------
                         slack                                 43.264    

Slack (MET) :             43.559ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        5.848ns  (logic 1.057ns (18.075%)  route 4.791ns (81.925%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns = ( 55.292 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700    55.292    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X75Y141        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y141        FDRE (Prop_fdre_C_Q)         0.459    55.751 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/Q
                         net (fo=8, routed)           1.136    56.887    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[3]
    SLICE_X76Y141        LUT5 (Prop_lut5_I3_O)        0.146    57.033 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           1.018    58.052    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_reg
    SLICE_X77Y140        LUT6 (Prop_lut6_I0_O)        0.328    58.380 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.144    59.523    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X78Y138        LUT4 (Prop_lut4_I0_O)        0.124    59.647 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.493    61.140    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X71Y137        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.492   104.904    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X71Y137        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[23]/C
                         clock pessimism              0.259   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X71Y137        FDRE (Setup_fdre_C_R)       -0.429   104.699    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[23]
  -------------------------------------------------------------------
                         required time                        104.699    
                         arrival time                         -61.140    
  -------------------------------------------------------------------
                         slack                                 43.559    

Slack (MET) :             43.559ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        5.848ns  (logic 1.057ns (18.075%)  route 4.791ns (81.925%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns = ( 55.292 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700    55.292    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X75Y141        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y141        FDRE (Prop_fdre_C_Q)         0.459    55.751 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/Q
                         net (fo=8, routed)           1.136    56.887    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[3]
    SLICE_X76Y141        LUT5 (Prop_lut5_I3_O)        0.146    57.033 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           1.018    58.052    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_reg
    SLICE_X77Y140        LUT6 (Prop_lut6_I0_O)        0.328    58.380 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.144    59.523    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X78Y138        LUT4 (Prop_lut4_I0_O)        0.124    59.647 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.493    61.140    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X71Y137        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.492   104.904    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X71Y137        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[24]/C
                         clock pessimism              0.259   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X71Y137        FDRE (Setup_fdre_C_R)       -0.429   104.699    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[24]
  -------------------------------------------------------------------
                         required time                        104.699    
                         arrival time                         -61.140    
  -------------------------------------------------------------------
                         slack                                 43.559    

Slack (MET) :             43.559ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        5.848ns  (logic 1.057ns (18.075%)  route 4.791ns (81.925%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns = ( 55.292 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700    55.292    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X75Y141        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y141        FDRE (Prop_fdre_C_Q)         0.459    55.751 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/Q
                         net (fo=8, routed)           1.136    56.887    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[3]
    SLICE_X76Y141        LUT5 (Prop_lut5_I3_O)        0.146    57.033 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           1.018    58.052    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_reg
    SLICE_X77Y140        LUT6 (Prop_lut6_I0_O)        0.328    58.380 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.144    59.523    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X78Y138        LUT4 (Prop_lut4_I0_O)        0.124    59.647 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.493    61.140    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X71Y137        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.492   104.904    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X71Y137        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[25]/C
                         clock pessimism              0.259   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X71Y137        FDRE (Setup_fdre_C_R)       -0.429   104.699    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[25]
  -------------------------------------------------------------------
                         required time                        104.699    
                         arrival time                         -61.140    
  -------------------------------------------------------------------
                         slack                                 43.559    

Slack (MET) :             43.559ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        5.848ns  (logic 1.057ns (18.075%)  route 4.791ns (81.925%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns = ( 55.292 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700    55.292    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X75Y141        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y141        FDRE (Prop_fdre_C_Q)         0.459    55.751 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/Q
                         net (fo=8, routed)           1.136    56.887    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[3]
    SLICE_X76Y141        LUT5 (Prop_lut5_I3_O)        0.146    57.033 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           1.018    58.052    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_reg
    SLICE_X77Y140        LUT6 (Prop_lut6_I0_O)        0.328    58.380 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.144    59.523    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X78Y138        LUT4 (Prop_lut4_I0_O)        0.124    59.647 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.493    61.140    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X71Y137        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.492   104.904    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X71Y137        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[26]/C
                         clock pessimism              0.259   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X71Y137        FDRE (Setup_fdre_C_R)       -0.429   104.699    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[26]
  -------------------------------------------------------------------
                         required time                        104.699    
                         arrival time                         -61.140    
  -------------------------------------------------------------------
                         slack                                 43.559    

Slack (MET) :             43.559ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        5.848ns  (logic 1.057ns (18.075%)  route 4.791ns (81.925%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns = ( 55.292 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700    55.292    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X75Y141        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y141        FDRE (Prop_fdre_C_Q)         0.459    55.751 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/Q
                         net (fo=8, routed)           1.136    56.887    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[3]
    SLICE_X76Y141        LUT5 (Prop_lut5_I3_O)        0.146    57.033 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           1.018    58.052    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_reg
    SLICE_X77Y140        LUT6 (Prop_lut6_I0_O)        0.328    58.380 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.144    59.523    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X78Y138        LUT4 (Prop_lut4_I0_O)        0.124    59.647 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.493    61.140    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X71Y137        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.492   104.904    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X71Y137        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[27]/C
                         clock pessimism              0.259   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X71Y137        FDRE (Setup_fdre_C_R)       -0.429   104.699    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[27]
  -------------------------------------------------------------------
                         required time                        104.699    
                         arrival time                         -61.140    
  -------------------------------------------------------------------
                         slack                                 43.559    

Slack (MET) :             43.559ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        5.848ns  (logic 1.057ns (18.075%)  route 4.791ns (81.925%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns = ( 55.292 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700    55.292    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X75Y141        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y141        FDRE (Prop_fdre_C_Q)         0.459    55.751 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/Q
                         net (fo=8, routed)           1.136    56.887    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[3]
    SLICE_X76Y141        LUT5 (Prop_lut5_I3_O)        0.146    57.033 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           1.018    58.052    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_reg
    SLICE_X77Y140        LUT6 (Prop_lut6_I0_O)        0.328    58.380 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.144    59.523    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X78Y138        LUT4 (Prop_lut4_I0_O)        0.124    59.647 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.493    61.140    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X71Y137        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.492   104.904    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X71Y137        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[28]/C
                         clock pessimism              0.259   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X71Y137        FDRE (Setup_fdre_C_R)       -0.429   104.699    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[28]
  -------------------------------------------------------------------
                         required time                        104.699    
                         arrival time                         -61.140    
  -------------------------------------------------------------------
                         slack                                 43.559    

Slack (MET) :             43.559ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        5.848ns  (logic 1.057ns (18.075%)  route 4.791ns (81.925%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns = ( 55.292 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700    55.292    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X75Y141        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y141        FDRE (Prop_fdre_C_Q)         0.459    55.751 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/Q
                         net (fo=8, routed)           1.136    56.887    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[3]
    SLICE_X76Y141        LUT5 (Prop_lut5_I3_O)        0.146    57.033 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           1.018    58.052    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_reg
    SLICE_X77Y140        LUT6 (Prop_lut6_I0_O)        0.328    58.380 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.144    59.523    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X78Y138        LUT4 (Prop_lut4_I0_O)        0.124    59.647 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.493    61.140    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X71Y137        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.492   104.904    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X71Y137        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[29]/C
                         clock pessimism              0.259   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X71Y137        FDRE (Setup_fdre_C_R)       -0.429   104.699    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[29]
  -------------------------------------------------------------------
                         required time                        104.699    
                         arrival time                         -61.140    
  -------------------------------------------------------------------
                         slack                                 43.559    

Slack (MET) :             43.639ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        5.990ns  (logic 1.199ns (20.018%)  route 4.791ns (79.982%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.292ns = ( 55.292 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.700    55.292    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X75Y141        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y141        FDRE (Prop_fdre_C_Q)         0.422    55.714 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=8, routed)           0.746    56.460    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_31_reg_1[4]
    SLICE_X75Y140        LUT6 (Prop_lut6_I5_O)        0.296    56.756 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_5/O
                         net (fo=64, routed)          1.884    58.641    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/irReg_reg[2]
    SLICE_X79Y137        LUT4 (Prop_lut4_I3_O)        0.154    58.795 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/sync_0[33]_i_2/O
                         net (fo=3, routed)           0.872    59.666    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0_reg[33]
    SLICE_X79Y137        LUT5 (Prop_lut5_I1_O)        0.327    59.993 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0[32]_i_1/O
                         net (fo=33, routed)          1.289    61.282    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/valid
    SLICE_X71Y134        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.490   104.902    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/IBUFG_O
    SLICE_X71Y134        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[22]/C
                         clock pessimism              0.259   105.161    
                         clock uncertainty           -0.035   105.126    
    SLICE_X71Y134        FDRE (Setup_fdre_C_CE)      -0.205   104.921    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[22]
  -------------------------------------------------------------------
                         required time                        104.921    
                         arrival time                         -61.282    
  -------------------------------------------------------------------
                         slack                                 43.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/q_reg/D
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.355%)  route 0.078ns (29.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.559     1.469    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X71Y137        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y137        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[25]/Q
                         net (fo=4, routed)           0.078     1.688    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/Q[0]
    SLICE_X70Y137        LUT4 (Prop_lut4_I2_O)        0.045     1.733 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/q_i_1__14/O
                         net (fo=1, routed)           0.000     1.733    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/DMCONTROL_io_d[25]
    SLICE_X70Y137        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.830     1.985    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/IBUFG_O
    SLICE_X70Y137        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/q_reg/C
                         clock pessimism             -0.503     1.482    
    SLICE_X70Y137        FDCE (Hold_fdce_C_D)         0.121     1.603    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/q_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg/D
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.592     1.502    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/IBUFG_O
    SLICE_X81Y136        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y136        FDCE (Prop_fdce_C_Q)         0.141     1.643 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/Q
                         net (fo=1, routed)           0.087     1.730    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg_2
    SLICE_X80Y136        LUT5 (Prop_lut5_I4_O)        0.045     1.775 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_i_1__28/O
                         net (fo=1, routed)           0.000     1.775    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/ready_reg_io_d
    SLICE_X80Y136        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.862     2.018    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/IBUFG_O
    SLICE_X80Y136        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg/C
                         clock pessimism             -0.503     1.515    
    SLICE_X80Y136        FDCE (Hold_fdce_C_D)         0.120     1.635    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_37_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.849%)  route 0.092ns (33.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.589     1.499    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X75Y138        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[3]/Q
                         net (fo=3, routed)           0.092     1.732    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/Q[3]
    SLICE_X74Y138        LUT5 (Prop_lut5_I4_O)        0.045     1.777 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_37_i_1/O
                         net (fo=1, routed)           0.000     1.777    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_37_reg_0
    SLICE_X74Y138        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_37_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.862     2.017    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X74Y138        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_37_reg/C
                         clock pessimism             -0.505     1.512    
    SLICE_X74Y138        FDRE (Hold_fdre_C_D)         0.121     1.633    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_37_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.589     1.499    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X81Y131        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y131        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[8]/Q
                         net (fo=1, routed)           0.116     1.755    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/Q[8]
    SLICE_X79Y131        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.857     2.012    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/IBUFG_O
    SLICE_X79Y131        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[8]/C
                         clock pessimism             -0.479     1.533    
    SLICE_X79Y131        FDRE (Hold_fdre_C_D)         0.075     1.608    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_26_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.558     1.468    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/IBUFG_O
    SLICE_X70Y136        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y136        FDRE (Prop_fdre_C_Q)         0.164     1.632 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[25]/Q
                         net (fo=1, routed)           0.050     1.682    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/regs_32_reg[24]
    SLICE_X71Y136        LUT6 (Prop_lut6_I4_O)        0.045     1.727 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/regs_26_i_1/O
                         net (fo=1, routed)           0.000     1.727    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_26_reg_0
    SLICE_X71Y136        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_26_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.829     1.984    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X71Y136        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_26_reg/C
                         clock pessimism             -0.503     1.481    
    SLICE_X71Y136        FDRE (Hold_fdre_C_D)         0.092     1.573    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_26_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_23_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.730%)  route 0.132ns (48.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.585     1.495    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X72Y136        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_23_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y136        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_23_reg/Q
                         net (fo=2, routed)           0.132     1.767    E300ArtyDevKitPlatform/sys/dtm/D[20]
    SLICE_X75Y136        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.859     2.014    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X75Y136        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[21]/C
                         clock pessimism             -0.479     1.535    
    SLICE_X75Y136        FDRE (Hold_fdre_C_D)         0.076     1.611    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_22_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.567%)  route 0.132ns (48.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.585     1.495    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X72Y136        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_22_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y136        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_22_reg/Q
                         net (fo=2, routed)           0.132     1.768    E300ArtyDevKitPlatform/sys/dtm/D[19]
    SLICE_X75Y136        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.859     2.014    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X75Y136        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[20]/C
                         clock pessimism             -0.479     1.535    
    SLICE_X75Y136        FDRE (Hold_fdre_C_D)         0.071     1.606    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q_reg/D
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.559     1.469    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X71Y137        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y137        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[23]/Q
                         net (fo=4, routed)           0.111     1.721    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/Q[0]
    SLICE_X70Y137        LUT4 (Prop_lut4_I2_O)        0.045     1.766 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q_i_1__12/O
                         net (fo=1, routed)           0.000     1.766    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/DMCONTROL_io_d[23]
    SLICE_X70Y137        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.830     1.985    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/IBUFG_O
    SLICE_X70Y137        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q_reg/C
                         clock pessimism             -0.503     1.482    
    SLICE_X70Y137        FDCE (Hold_fdce_C_D)         0.120     1.602    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.587     1.497    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X75Y136        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDRE (Prop_fdre_C_Q)         0.141     1.638 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[0]/Q
                         net (fo=2, routed)           0.111     1.749    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/Q[0]
    SLICE_X77Y135        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.859     2.014    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/IBUFG_O
    SLICE_X77Y135        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[0]/C
                         clock pessimism             -0.502     1.512    
    SLICE_X77Y135        FDRE (Hold_fdre_C_D)         0.070     1.582    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_31_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.560     1.470    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X71Y138        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_31_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDRE (Prop_fdre_C_Q)         0.141     1.611 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_31_reg/Q
                         net (fo=2, routed)           0.121     1.732    E300ArtyDevKitPlatform/sys/dtm/D[28]
    SLICE_X71Y137        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.830     1.985    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X71Y137        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[29]/C
                         clock pessimism             -0.501     1.484    
    SLICE_X71Y137        FDRE (Hold_fdre_C_D)         0.076     1.560    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTCK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { jd_2 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  IOBUF_6_O_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X70Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y138   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      116.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       58.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.348ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.456ns (20.203%)  route 1.801ns (79.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.922    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.801     1.335    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X64Y155        FDSE                                         r  ip_reset_sys/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDSE                                         r  ip_reset_sys/U0/SEQ/pr_reg/C
                         clock pessimism              0.488   118.296    
                         clock uncertainty           -0.184   118.113    
    SLICE_X64Y155        FDSE (Setup_fdse_C_S)       -0.429   117.684    ip_reset_sys/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                        117.684    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                116.348    

Slack (MET) :             116.348ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.456ns (20.203%)  route 1.801ns (79.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.922    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.801     1.335    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
                         clock pessimism              0.488   118.296    
                         clock uncertainty           -0.184   118.113    
    SLICE_X64Y155        FDRE (Setup_fdre_C_R)       -0.429   117.684    ip_reset_sys/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                        117.684    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                116.348    

Slack (MET) :             116.632ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.456ns (23.106%)  route 1.518ns (76.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.922    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.518     1.051    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.488   118.296    
                         clock uncertainty           -0.184   118.113    
    SLICE_X65Y153        FDSE (Setup_fdse_C_S)       -0.429   117.684    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                        117.684    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                116.632    

Slack (MET) :             116.632ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.456ns (23.106%)  route 1.518ns (76.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.922    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.518     1.051    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.488   118.296    
                         clock uncertainty           -0.184   118.113    
    SLICE_X65Y153        FDSE (Setup_fdse_C_S)       -0.429   117.684    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                        117.684    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                116.632    

Slack (MET) :             116.736ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 1.752ns (78.027%)  route 0.493ns (21.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.922    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X66Y148        SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y148        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.706 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.493     1.199    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X67Y148        LUT3 (Prop_lut3_I2_O)        0.124     1.323 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.323    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X67Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.580   118.214    
                         clock uncertainty           -0.184   118.030    
    SLICE_X67Y148        FDRE (Setup_fdre_C_D)        0.029   118.059    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.059    
                         arrival time                          -1.323    
  -------------------------------------------------------------------
                         slack                                116.736    

Slack (MET) :             116.745ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.718ns (40.432%)  route 1.058ns (59.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.800    -0.740    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.419    -0.321 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.447     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y153        LUT1 (Prop_lut1_I0_O)        0.299     0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.611     1.036    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.586   118.394    
                         clock uncertainty           -0.184   118.210    
    SLICE_X64Y154        FDRE (Setup_fdre_C_R)       -0.429   117.781    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.781    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                116.745    

Slack (MET) :             116.745ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.718ns (40.432%)  route 1.058ns (59.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.800    -0.740    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.419    -0.321 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.447     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y153        LUT1 (Prop_lut1_I0_O)        0.299     0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.611     1.036    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.586   118.394    
                         clock uncertainty           -0.184   118.210    
    SLICE_X64Y154        FDRE (Setup_fdre_C_R)       -0.429   117.781    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.781    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                116.745    

Slack (MET) :             116.745ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.718ns (40.432%)  route 1.058ns (59.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.800    -0.740    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.419    -0.321 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.447     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y153        LUT1 (Prop_lut1_I0_O)        0.299     0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.611     1.036    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.586   118.394    
                         clock uncertainty           -0.184   118.210    
    SLICE_X64Y154        FDRE (Setup_fdre_C_R)       -0.429   117.781    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                        117.781    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                116.745    

Slack (MET) :             116.745ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.718ns (40.432%)  route 1.058ns (59.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.800    -0.740    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.419    -0.321 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.447     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y153        LUT1 (Prop_lut1_I0_O)        0.299     0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.611     1.036    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.586   118.394    
                         clock uncertainty           -0.184   118.210    
    SLICE_X64Y154        FDRE (Setup_fdre_C_R)       -0.429   117.781    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                        117.781    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                116.745    

Slack (MET) :             116.745ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.718ns (40.432%)  route 1.058ns (59.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.800    -0.740    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.419    -0.321 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.447     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y153        LUT1 (Prop_lut1_I0_O)        0.299     0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.611     1.036    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.586   118.394    
                         clock uncertainty           -0.184   118.210    
    SLICE_X64Y154        FDRE (Setup_fdre_C_R)       -0.429   117.781    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                        117.781    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                116.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.644    -0.520    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDSE (Prop_fdse_C_Q)         0.141    -0.379 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.223    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X65Y153        LUT2 (Prop_lut2_I0_O)        0.042    -0.181 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.181    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920    -0.753    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.233    -0.520    
    SLICE_X65Y153        FDSE (Hold_fdse_C_D)         0.107    -0.413    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.178%)  route 0.144ns (40.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X70Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.144    -0.293    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_lpf[0]
    SLICE_X70Y148        LUT5 (Prop_lut5_I4_O)        0.045    -0.248 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.248    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X70Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X70Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.237    -0.601    
    SLICE_X70Y148        FDRE (Hold_fdre_C_D)         0.120    -0.481    ip_reset_sys/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.609%)  route 0.161ns (46.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.644    -0.520    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y154        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.161    -0.218    ip_reset_sys/U0/SEQ/seq_cnt[0]
    SLICE_X65Y154        LUT4 (Prop_lut4_I1_O)        0.045    -0.173 r  ip_reset_sys/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.173    ip_reset_sys/U0/SEQ/pr_dec0__0
    SLICE_X65Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920    -0.753    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[1]/C
                         clock pessimism              0.246    -0.507    
    SLICE_X65Y154        FDRE (Hold_fdre_C_D)         0.092    -0.415    ip_reset_sys/U0/SEQ/pr_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    ip_mmcm_clk_out1
    SLICE_X54Y84         FDRE                                         r  value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  value_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.334    value_reg[4]
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.099    -0.235 r  value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    _T_105[5]
    SLICE_X54Y84         FDRE                                         r  value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.845    ip_mmcm_clk_out1
    SLICE_X54Y84         FDRE                                         r  value_reg[5]/C
                         clock pessimism              0.241    -0.604    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.121    -0.483    value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.644    -0.520    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDSE (Prop_fdse_C_Q)         0.141    -0.379 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.223    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X65Y153        LUT2 (Prop_lut2_I0_O)        0.045    -0.178 r  ip_reset_sys/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.178    ip_reset_sys/U0/SEQ/Core_i_1_n_0
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920    -0.753    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.233    -0.520    
    SLICE_X65Y153        FDSE (Hold_fdse_C_D)         0.091    -0.429    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.644    -0.520    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y154        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.221    ip_reset_sys/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X65Y154        LUT2 (Prop_lut2_I1_O)        0.045    -0.176 r  ip_reset_sys/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    ip_reset_sys/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X65Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920    -0.753    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.233    -0.520    
    SLICE_X65Y154        FDRE (Hold_fdre_C_D)         0.092    -0.428    ip_reset_sys/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    ip_mmcm_clk_out1
    SLICE_X54Y84         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  value_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.254    value_reg[1]
    SLICE_X54Y84         LUT3 (Prop_lut3_I0_O)        0.043    -0.211 r  value[2]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.211    _T_105[2]
    SLICE_X54Y84         FDRE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.845    ip_mmcm_clk_out1
    SLICE_X54Y84         FDRE                                         r  value_reg[2]/C
                         clock pessimism              0.241    -0.604    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.131    -0.473    value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    ip_mmcm_clk_out1
    SLICE_X54Y84         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  value_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.254    value_reg[1]
    SLICE_X54Y84         LUT5 (Prop_lut5_I1_O)        0.043    -0.211 r  value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    _T_105[4]
    SLICE_X54Y84         FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.845    ip_mmcm_clk_out1
    SLICE_X54Y84         FDRE                                         r  value_reg[4]/C
                         clock pessimism              0.241    -0.604    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.131    -0.473    value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.950%)  route 0.172ns (48.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.644    -0.520    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y154        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.172    -0.207    ip_reset_sys/U0/SEQ/SEQ_COUNTER/Q[5]
    SLICE_X64Y154        LUT6 (Prop_lut6_I5_O)        0.045    -0.162 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.162    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920    -0.753    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.233    -0.520    
    SLICE_X64Y154        FDRE (Hold_fdre_C_D)         0.092    -0.428    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 slow_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    ip_mmcm_clk_out1
    SLICE_X54Y85         FDRE                                         r  slow_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  slow_clock_reg/Q
                         net (fo=2, routed)           0.177    -0.263    slow_clock
    SLICE_X54Y85         LUT4 (Prop_lut4_I3_O)        0.045    -0.218 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000    -0.218    slow_clock_i_1_n_0
    SLICE_X54Y85         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.829    -0.844    ip_mmcm_clk_out1
    SLICE_X54Y85         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.240    -0.604    
    SLICE_X54Y85         FDRE (Hold_fdre_C_D)         0.120    -0.484    slow_clock_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm_1
Waveform(ns):       { 0.000 59.579 }
Period(ns):         119.158
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         119.158     117.003    BUFGCTRL_X0Y18   ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         119.158     117.909    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X54Y85     slow_clock_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y84     value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X54Y84     value_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X54Y84     value_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X54Y84     value_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X54Y84     value_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X54Y84     value_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X54Y85     value_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.158     94.202     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X66Y148    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X66Y148    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y85     slow_clock_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y85     slow_clock_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y84     value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y84     value_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y84     value_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y84     value_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y84     value_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y84     value_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X66Y148    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X66Y148    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y85     slow_clock_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y85     slow_clock_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y84     value_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y84     value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y84     value_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y84     value_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y84     value_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X54Y84     value_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       11.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.248ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.698ns  (logic 2.726ns (14.579%)  route 15.972ns (85.421%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 29.292 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.453    12.590    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.714 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[4]_i_1/O
                         net (fo=2, routed)           1.273    13.987    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[2]
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_55/O
                         net (fo=2, routed)           1.093    15.205    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[2]
    SLICE_X11Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.329 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_24/O
                         net (fo=8, routed)           2.476    17.805    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_24_n_0
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.531    29.292    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKBWRCLK
                         clock pessimism              0.480    29.772    
                         clock uncertainty           -0.153    29.619    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    29.053    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.053    
                         arrival time                         -17.805    
  -------------------------------------------------------------------
                         slack                                 11.248    

Slack (MET) :             11.401ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.543ns  (logic 2.726ns (14.701%)  route 15.817ns (85.299%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 29.290 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.453    12.590    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.714 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[4]_i_1/O
                         net (fo=2, routed)           1.273    13.987    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[2]
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_55/O
                         net (fo=2, routed)           1.093    15.205    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[2]
    SLICE_X11Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.329 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_24/O
                         net (fo=8, routed)           2.321    17.650    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_24_n_0
    RAMB36_X1Y22         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.529    29.290    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y22         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.770    
                         clock uncertainty           -0.153    29.617    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    29.051    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         29.051    
                         arrival time                         -17.650    
  -------------------------------------------------------------------
                         slack                                 11.401    

Slack (MET) :             11.519ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.433ns  (logic 2.726ns (14.789%)  route 15.707ns (85.211%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 29.297 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.453    12.590    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.714 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[4]_i_1/O
                         net (fo=2, routed)           1.273    13.987    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[2]
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_55/O
                         net (fo=2, routed)           0.814    14.926    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[2]
    SLICE_X11Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.050 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_12/O
                         net (fo=9, routed)           2.489    17.539    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[0]
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.536    29.297    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKARDCLK
                         clock pessimism              0.480    29.778    
                         clock uncertainty           -0.153    29.624    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    29.058    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.058    
                         arrival time                         -17.539    
  -------------------------------------------------------------------
                         slack                                 11.519    

Slack (MET) :             11.523ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.420ns  (logic 2.726ns (14.799%)  route 15.694ns (85.201%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 29.288 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.453    12.590    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.714 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[4]_i_1/O
                         net (fo=2, routed)           1.273    13.987    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[2]
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_55/O
                         net (fo=2, routed)           0.814    14.926    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[2]
    SLICE_X11Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.050 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_12/O
                         net (fo=9, routed)           2.476    17.526    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[0]
    RAMB36_X1Y23         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.527    29.288    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y23         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/CLKARDCLK
                         clock pessimism              0.480    29.769    
                         clock uncertainty           -0.153    29.615    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    29.049    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1
  -------------------------------------------------------------------
                         required time                         29.049    
                         arrival time                         -17.526    
  -------------------------------------------------------------------
                         slack                                 11.523    

Slack (MET) :             11.546ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.406ns  (logic 2.726ns (14.810%)  route 15.680ns (85.190%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 29.297 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.843    12.980    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I2_O)        0.124    13.104 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[7]_i_1/O
                         net (fo=4, routed)           1.234    14.338    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[5]
    SLICE_X13Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.462 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_49/O
                         net (fo=2, routed)           0.362    14.824    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[5]
    SLICE_X12Y115        LUT6 (Prop_lut6_I5_O)        0.124    14.948 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_9/O
                         net (fo=9, routed)           2.564    17.513    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[3]
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.536    29.297    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKARDCLK
                         clock pessimism              0.480    29.778    
                         clock uncertainty           -0.153    29.624    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    29.058    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.058    
                         arrival time                         -17.513    
  -------------------------------------------------------------------
                         slack                                 11.546    

Slack (MET) :             11.587ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.358ns  (logic 2.726ns (14.850%)  route 15.631ns (85.150%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 29.290 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.665    12.803    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I2_O)        0.124    12.927 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[8]_i_1/O
                         net (fo=4, routed)           1.129    14.056    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[6]
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.124    14.180 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_47/O
                         net (fo=2, routed)           0.494    14.674    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[6]
    SLICE_X12Y114        LUT6 (Prop_lut6_I3_O)        0.124    14.798 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_20/O
                         net (fo=8, routed)           2.666    17.464    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_20_n_0
    RAMB36_X1Y22         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.529    29.290    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y22         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.770    
                         clock uncertainty           -0.153    29.617    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    29.051    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         29.051    
                         arrival time                         -17.464    
  -------------------------------------------------------------------
                         slack                                 11.587    

Slack (MET) :             11.627ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.320ns  (logic 2.726ns (14.880%)  route 15.594ns (85.120%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 29.292 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.843    12.980    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I2_O)        0.124    13.104 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[7]_i_1/O
                         net (fo=4, routed)           1.234    14.338    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[5]
    SLICE_X13Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.462 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_49/O
                         net (fo=2, routed)           0.528    14.990    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[5]
    SLICE_X12Y115        LUT5 (Prop_lut5_I2_O)        0.124    15.114 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_21/O
                         net (fo=8, routed)           2.312    17.426    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_21_n_0
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.531    29.292    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKBWRCLK
                         clock pessimism              0.480    29.772    
                         clock uncertainty           -0.153    29.619    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    29.053    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.053    
                         arrival time                         -17.426    
  -------------------------------------------------------------------
                         slack                                 11.627    

Slack (MET) :             11.735ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.205ns  (logic 2.726ns (14.974%)  route 15.479ns (85.026%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 29.286 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.453    12.590    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.714 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[4]_i_1/O
                         net (fo=2, routed)           1.273    13.987    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[2]
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_55/O
                         net (fo=2, routed)           1.093    15.205    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[2]
    SLICE_X11Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.329 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_24/O
                         net (fo=8, routed)           1.983    17.312    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_24_n_0
    RAMB36_X1Y23         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.525    29.286    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y23         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.766    
                         clock uncertainty           -0.153    29.613    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    29.047    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1
  -------------------------------------------------------------------
                         required time                         29.047    
                         arrival time                         -17.312    
  -------------------------------------------------------------------
                         slack                                 11.735    

Slack (MET) :             11.741ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.032ns  (logic 2.814ns (15.605%)  route 15.218ns (84.395%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 29.293 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.815    12.952    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I2_O)        0.124    13.076 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[6]_i_1/O
                         net (fo=4, routed)           1.036    14.112    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[4]
    SLICE_X11Y116        LUT5 (Prop_lut5_I4_O)        0.124    14.236 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_50/O
                         net (fo=2, routed)           0.000    14.236    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[4]
    SLICE_X11Y116        MUXF7 (Prop_muxf7_I0_O)      0.212    14.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_10/O
                         net (fo=9, routed)           2.690    17.139    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[2]
    RAMB36_X1Y22         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.532    29.293    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y22         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKARDCLK
                         clock pessimism              0.480    29.774    
                         clock uncertainty           -0.153    29.620    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.741    28.879    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         28.879    
                         arrival time                         -17.139    
  -------------------------------------------------------------------
                         slack                                 11.741    

Slack (MET) :             11.791ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.156ns  (logic 2.726ns (15.015%)  route 15.430ns (84.985%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 29.292 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.317    12.454    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X14Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.578 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[5]_i_1/O
                         net (fo=2, routed)           1.171    13.748    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[3]
    SLICE_X11Y117        LUT5 (Prop_lut5_I4_O)        0.124    13.872 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_52/O
                         net (fo=2, routed)           0.590    14.462    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[3]
    SLICE_X10Y116        LUT6 (Prop_lut6_I3_O)        0.124    14.586 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_23/O
                         net (fo=8, routed)           2.676    17.262    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_23_n_0
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.531    29.292    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKBWRCLK
                         clock pessimism              0.480    29.772    
                         clock uncertainty           -0.153    29.619    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    29.053    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.053    
                         arrival time                         -17.262    
  -------------------------------------------------------------------
                         slack                                 11.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.557    -0.607    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X32Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]/Q
                         net (fo=1, routed)           0.085    -0.381    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_0_data_reg[31][24]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.045    -0.336 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_0_data[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[31]_2[24]
    SLICE_X33Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.826    -0.847    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X33Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[24]/C
                         clock pessimism              0.253    -0.594    
    SLICE_X33Y119        FDRE (Hold_fdre_C_D)         0.092    -0.502    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.557    -0.607    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X28Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[26]/Q
                         net (fo=1, routed)           0.085    -0.381    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_0_data_reg[31][26]
    SLICE_X29Y120        LUT6 (Prop_lut6_I0_O)        0.045    -0.336 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_0_data[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[31]_2[26]
    SLICE_X29Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.825    -0.848    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X29Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[26]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X29Y120        FDRE (Hold_fdre_C_D)         0.092    -0.502    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_branch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_branch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.554    -0.610    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X52Y113        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_branch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_branch_reg/Q
                         net (fo=1, routed)           0.103    -0.366    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_branch
    SLICE_X54Y112        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_branch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.823    -0.849    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X54Y112        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_branch_reg/C
                         clock pessimism              0.255    -0.594    
    SLICE_X54Y112        FDRE (Hold_fdre_C_D)         0.059    -0.535    E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_branch_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/ZZ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.590    -0.574    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/clk_out3
    SLICE_X79Y72         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/ZZ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/ZZ_reg[11]/Q
                         net (fo=1, routed)           0.116    -0.317    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/io_Z[11]
    SLICE_X78Y72         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.859    -0.814    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/clk_out3
    SLICE_X78Y72         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[11]/C
                         clock pessimism              0.253    -0.561    
    SLICE_X78Y72         FDRE (Hold_fdre_C_D)         0.075    -0.486    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/core/ibuf/ibufBTBResp_bht_history_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/ex_reg_btb_resp_bht_history_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.331%)  route 0.094ns (33.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.569    -0.595    E300ArtyDevKitPlatform/sys/tile/core/ibuf/clk_out3
    SLICE_X35Y90         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ibufBTBResp_bht_history_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ibufBTBResp_bht_history_reg[4]/Q
                         net (fo=1, routed)           0.094    -0.360    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_btb_resp_bht_history_reg[7][4]
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.045    -0.315 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_btb_resp_bht_history[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_btb_resp_bht_history_reg[7]_0[4]
    SLICE_X37Y91         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_btb_resp_bht_history_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.840    -0.833    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X37Y91         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_btb_resp_bht_history_reg[4]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X37Y91         FDRE (Hold_fdre_C_D)         0.092    -0.487    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_btb_resp_bht_history_reg[4]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.243%)  route 0.157ns (52.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.641    -0.523    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/clk_out3
    SLICE_X48Y159        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y159        FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/Q
                         net (fo=1, routed)           0.157    -0.224    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/auto_int_xing_out_sync_6
    SLICE_X46Y159        SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.916    -0.757    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/clk_out3
    SLICE_X46Y159        SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2/CLK
                         clock pessimism              0.250    -0.507    
    SLICE_X46Y159        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.398    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/btb/brIdx_7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/s2_btb_resp_bits_bridx_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.231ns (43.271%)  route 0.303ns (56.729%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.560    -0.604    E300ArtyDevKitPlatform/sys/tile/frontend/btb/clk_out3
    SLICE_X52Y86         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/brIdx_7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/brIdx_7_reg/Q
                         net (fo=1, routed)           0.087    -0.377    E300ArtyDevKitPlatform/sys/tile/frontend/btb/brIdx_7
    SLICE_X53Y86         LUT6 (Prop_lut6_I0_O)        0.045    -0.332 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s2_btb_resp_bits_bridx_i_5/O
                         net (fo=1, routed)           0.216    -0.115    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s2_btb_resp_bits_bridx_i_5_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I3_O)        0.045    -0.070 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s2_btb_resp_bits_bridx_i_1/O
                         net (fo=1, routed)           0.000    -0.070    E300ArtyDevKitPlatform/sys/tile/frontend/btb_io_resp_bits_bridx
    SLICE_X45Y87         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_btb_resp_bits_bridx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.834    -0.839    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X45Y87         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_btb_resp_bits_bridx_reg/C
                         clock pessimism              0.504    -0.335    
    SLICE_X45Y87         FDRE (Hold_fdre_C_D)         0.091    -0.244    E300ArtyDevKitPlatform/sys/tile/frontend/s2_btb_resp_bits_bridx_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_jal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_jal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.554    -0.610    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X52Y113        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_jal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_jal_reg/Q
                         net (fo=1, routed)           0.101    -0.368    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_jal
    SLICE_X54Y112        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_jal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.823    -0.849    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X54Y112        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_jal_reg/C
                         clock pessimism              0.255    -0.594    
    SLICE_X54Y112        FDRE (Hold_fdre_C_D)         0.052    -0.542    E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_jal_reg
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.590    -0.574    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/clk_out3
    SLICE_X85Y122        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[24]/Q
                         net (fo=1, routed)           0.122    -0.311    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_69_reg[31]_0[24]
    SLICE_X84Y122        LUT5 (Prop_lut5_I2_O)        0.045    -0.266 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_69[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/req_arb_io_out_bits_data[24]
    SLICE_X84Y122        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.859    -0.814    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/clk_out3
    SLICE_X84Y122        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[24]/C
                         clock pessimism              0.253    -0.561    
    SLICE_X84Y122        FDRE (Hold_fdre_C_D)         0.121    -0.440    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[24]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/ZZ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.591    -0.573    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/clk_out3
    SLICE_X79Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/ZZ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/ZZ_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.320    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/io_Z[7]
    SLICE_X78Y71         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.860    -0.813    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/clk_out3
    SLICE_X78Y71         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[7]/C
                         clock pessimism              0.253    -0.560    
    SLICE_X78Y71         FDRE (Hold_fdre_C_D)         0.064    -0.496    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mmcm_1
Waveform(ns):       { 0.000 15.391 }
Period(ns):         30.782
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X2Y24     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y25     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y24     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X2Y25     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y23     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y23     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y25     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y21     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y22     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y22     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       30.782      182.578    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X34Y145    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_1
  To Clock:  clkfbout_mmcm_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y19   ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      116.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.341ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.456ns (20.203%)  route 1.801ns (79.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.922    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.801     1.335    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X64Y155        FDSE                                         r  ip_reset_sys/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDSE                                         r  ip_reset_sys/U0/SEQ/pr_reg/C
                         clock pessimism              0.488   118.296    
                         clock uncertainty           -0.191   118.105    
    SLICE_X64Y155        FDSE (Setup_fdse_C_S)       -0.429   117.676    ip_reset_sys/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                        117.676    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                116.341    

Slack (MET) :             116.341ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.456ns (20.203%)  route 1.801ns (79.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.922    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.801     1.335    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
                         clock pessimism              0.488   118.296    
                         clock uncertainty           -0.191   118.105    
    SLICE_X64Y155        FDRE (Setup_fdre_C_R)       -0.429   117.676    ip_reset_sys/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                        117.676    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                116.341    

Slack (MET) :             116.625ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.456ns (23.106%)  route 1.518ns (76.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.922    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.518     1.051    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.488   118.296    
                         clock uncertainty           -0.191   118.105    
    SLICE_X65Y153        FDSE (Setup_fdse_C_S)       -0.429   117.676    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                        117.676    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                116.625    

Slack (MET) :             116.625ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.456ns (23.106%)  route 1.518ns (76.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.922    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.518     1.051    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.488   118.296    
                         clock uncertainty           -0.191   118.105    
    SLICE_X65Y153        FDSE (Setup_fdse_C_S)       -0.429   117.676    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                        117.676    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                116.625    

Slack (MET) :             116.729ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 1.752ns (78.027%)  route 0.493ns (21.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.922    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X66Y148        SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y148        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.706 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.493     1.199    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X67Y148        LUT3 (Prop_lut3_I2_O)        0.124     1.323 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.323    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X67Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.580   118.214    
                         clock uncertainty           -0.191   118.023    
    SLICE_X67Y148        FDRE (Setup_fdre_C_D)        0.029   118.052    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.052    
                         arrival time                          -1.323    
  -------------------------------------------------------------------
                         slack                                116.729    

Slack (MET) :             116.737ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.718ns (40.432%)  route 1.058ns (59.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.800    -0.740    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.419    -0.321 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.447     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y153        LUT1 (Prop_lut1_I0_O)        0.299     0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.611     1.036    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.586   118.394    
                         clock uncertainty           -0.191   118.203    
    SLICE_X64Y154        FDRE (Setup_fdre_C_R)       -0.429   117.774    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.774    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                116.737    

Slack (MET) :             116.737ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.718ns (40.432%)  route 1.058ns (59.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.800    -0.740    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.419    -0.321 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.447     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y153        LUT1 (Prop_lut1_I0_O)        0.299     0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.611     1.036    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.586   118.394    
                         clock uncertainty           -0.191   118.203    
    SLICE_X64Y154        FDRE (Setup_fdre_C_R)       -0.429   117.774    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.774    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                116.737    

Slack (MET) :             116.737ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.718ns (40.432%)  route 1.058ns (59.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.800    -0.740    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.419    -0.321 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.447     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y153        LUT1 (Prop_lut1_I0_O)        0.299     0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.611     1.036    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.586   118.394    
                         clock uncertainty           -0.191   118.203    
    SLICE_X64Y154        FDRE (Setup_fdre_C_R)       -0.429   117.774    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                        117.774    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                116.737    

Slack (MET) :             116.737ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.718ns (40.432%)  route 1.058ns (59.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.800    -0.740    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.419    -0.321 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.447     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y153        LUT1 (Prop_lut1_I0_O)        0.299     0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.611     1.036    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.586   118.394    
                         clock uncertainty           -0.191   118.203    
    SLICE_X64Y154        FDRE (Setup_fdre_C_R)       -0.429   117.774    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                        117.774    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                116.737    

Slack (MET) :             116.737ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.718ns (40.432%)  route 1.058ns (59.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.800    -0.740    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.419    -0.321 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.447     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y153        LUT1 (Prop_lut1_I0_O)        0.299     0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.611     1.036    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.586   118.394    
                         clock uncertainty           -0.191   118.203    
    SLICE_X64Y154        FDRE (Setup_fdre_C_R)       -0.429   117.774    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                        117.774    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                116.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.644    -0.520    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDSE (Prop_fdse_C_Q)         0.141    -0.379 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.223    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X65Y153        LUT2 (Prop_lut2_I0_O)        0.042    -0.181 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.181    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920    -0.753    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.233    -0.520    
                         clock uncertainty            0.191    -0.329    
    SLICE_X65Y153        FDSE (Hold_fdse_C_D)         0.107    -0.222    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.178%)  route 0.144ns (40.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X70Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.144    -0.293    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_lpf[0]
    SLICE_X70Y148        LUT5 (Prop_lut5_I4_O)        0.045    -0.248 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.248    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X70Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X70Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.191    -0.410    
    SLICE_X70Y148        FDRE (Hold_fdre_C_D)         0.120    -0.290    ip_reset_sys/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.609%)  route 0.161ns (46.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.644    -0.520    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y154        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.161    -0.218    ip_reset_sys/U0/SEQ/seq_cnt[0]
    SLICE_X65Y154        LUT4 (Prop_lut4_I1_O)        0.045    -0.173 r  ip_reset_sys/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.173    ip_reset_sys/U0/SEQ/pr_dec0__0
    SLICE_X65Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920    -0.753    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[1]/C
                         clock pessimism              0.246    -0.507    
                         clock uncertainty            0.191    -0.316    
    SLICE_X65Y154        FDRE (Hold_fdre_C_D)         0.092    -0.224    ip_reset_sys/U0/SEQ/pr_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    ip_mmcm_clk_out1
    SLICE_X54Y84         FDRE                                         r  value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  value_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.334    value_reg[4]
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.099    -0.235 r  value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    _T_105[5]
    SLICE_X54Y84         FDRE                                         r  value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.845    ip_mmcm_clk_out1
    SLICE_X54Y84         FDRE                                         r  value_reg[5]/C
                         clock pessimism              0.241    -0.604    
                         clock uncertainty            0.191    -0.413    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.121    -0.292    value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.644    -0.520    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDSE (Prop_fdse_C_Q)         0.141    -0.379 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.223    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X65Y153        LUT2 (Prop_lut2_I0_O)        0.045    -0.178 r  ip_reset_sys/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.178    ip_reset_sys/U0/SEQ/Core_i_1_n_0
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920    -0.753    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.233    -0.520    
                         clock uncertainty            0.191    -0.329    
    SLICE_X65Y153        FDSE (Hold_fdse_C_D)         0.091    -0.238    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.644    -0.520    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y154        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.221    ip_reset_sys/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X65Y154        LUT2 (Prop_lut2_I1_O)        0.045    -0.176 r  ip_reset_sys/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    ip_reset_sys/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X65Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920    -0.753    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.233    -0.520    
                         clock uncertainty            0.191    -0.329    
    SLICE_X65Y154        FDRE (Hold_fdre_C_D)         0.092    -0.237    ip_reset_sys/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    ip_mmcm_clk_out1
    SLICE_X54Y84         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  value_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.254    value_reg[1]
    SLICE_X54Y84         LUT3 (Prop_lut3_I0_O)        0.043    -0.211 r  value[2]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.211    _T_105[2]
    SLICE_X54Y84         FDRE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.845    ip_mmcm_clk_out1
    SLICE_X54Y84         FDRE                                         r  value_reg[2]/C
                         clock pessimism              0.241    -0.604    
                         clock uncertainty            0.191    -0.413    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.131    -0.282    value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    ip_mmcm_clk_out1
    SLICE_X54Y84         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  value_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.254    value_reg[1]
    SLICE_X54Y84         LUT5 (Prop_lut5_I1_O)        0.043    -0.211 r  value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    _T_105[4]
    SLICE_X54Y84         FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.845    ip_mmcm_clk_out1
    SLICE_X54Y84         FDRE                                         r  value_reg[4]/C
                         clock pessimism              0.241    -0.604    
                         clock uncertainty            0.191    -0.413    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.131    -0.282    value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.950%)  route 0.172ns (48.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.644    -0.520    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y154        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.172    -0.207    ip_reset_sys/U0/SEQ/SEQ_COUNTER/Q[5]
    SLICE_X64Y154        LUT6 (Prop_lut6_I5_O)        0.045    -0.162 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.162    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920    -0.753    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.233    -0.520    
                         clock uncertainty            0.191    -0.329    
    SLICE_X64Y154        FDRE (Hold_fdre_C_D)         0.092    -0.237    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 slow_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    ip_mmcm_clk_out1
    SLICE_X54Y85         FDRE                                         r  slow_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  slow_clock_reg/Q
                         net (fo=2, routed)           0.177    -0.263    slow_clock
    SLICE_X54Y85         LUT4 (Prop_lut4_I3_O)        0.045    -0.218 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000    -0.218    slow_clock_i_1_n_0
    SLICE_X54Y85         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.829    -0.844    ip_mmcm_clk_out1
    SLICE_X54Y85         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.240    -0.604    
                         clock uncertainty            0.191    -0.413    
    SLICE_X54Y85         FDRE (Hold_fdre_C_D)         0.120    -0.293    slow_clock_reg
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       11.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.246ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.698ns  (logic 2.726ns (14.579%)  route 15.972ns (85.421%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 29.292 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.453    12.590    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.714 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[4]_i_1/O
                         net (fo=2, routed)           1.273    13.987    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[2]
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_55/O
                         net (fo=2, routed)           1.093    15.205    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[2]
    SLICE_X11Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.329 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_24/O
                         net (fo=8, routed)           2.476    17.805    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_24_n_0
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.531    29.292    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKBWRCLK
                         clock pessimism              0.480    29.772    
                         clock uncertainty           -0.155    29.617    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    29.051    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.051    
                         arrival time                         -17.805    
  -------------------------------------------------------------------
                         slack                                 11.246    

Slack (MET) :             11.400ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.543ns  (logic 2.726ns (14.701%)  route 15.817ns (85.299%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 29.290 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.453    12.590    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.714 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[4]_i_1/O
                         net (fo=2, routed)           1.273    13.987    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[2]
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_55/O
                         net (fo=2, routed)           1.093    15.205    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[2]
    SLICE_X11Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.329 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_24/O
                         net (fo=8, routed)           2.321    17.650    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_24_n_0
    RAMB36_X1Y22         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.529    29.290    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y22         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.770    
                         clock uncertainty           -0.155    29.615    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    29.049    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         29.049    
                         arrival time                         -17.650    
  -------------------------------------------------------------------
                         slack                                 11.400    

Slack (MET) :             11.517ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.433ns  (logic 2.726ns (14.789%)  route 15.707ns (85.211%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 29.297 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.453    12.590    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.714 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[4]_i_1/O
                         net (fo=2, routed)           1.273    13.987    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[2]
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_55/O
                         net (fo=2, routed)           0.814    14.926    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[2]
    SLICE_X11Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.050 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_12/O
                         net (fo=9, routed)           2.489    17.539    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[0]
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.536    29.297    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKARDCLK
                         clock pessimism              0.480    29.778    
                         clock uncertainty           -0.155    29.622    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    29.056    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.056    
                         arrival time                         -17.539    
  -------------------------------------------------------------------
                         slack                                 11.517    

Slack (MET) :             11.521ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.420ns  (logic 2.726ns (14.799%)  route 15.694ns (85.201%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 29.288 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.453    12.590    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.714 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[4]_i_1/O
                         net (fo=2, routed)           1.273    13.987    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[2]
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_55/O
                         net (fo=2, routed)           0.814    14.926    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[2]
    SLICE_X11Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.050 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_12/O
                         net (fo=9, routed)           2.476    17.526    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[0]
    RAMB36_X1Y23         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.527    29.288    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y23         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/CLKARDCLK
                         clock pessimism              0.480    29.769    
                         clock uncertainty           -0.155    29.613    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    29.047    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1
  -------------------------------------------------------------------
                         required time                         29.047    
                         arrival time                         -17.526    
  -------------------------------------------------------------------
                         slack                                 11.521    

Slack (MET) :             11.544ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.406ns  (logic 2.726ns (14.810%)  route 15.680ns (85.190%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 29.297 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.843    12.980    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I2_O)        0.124    13.104 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[7]_i_1/O
                         net (fo=4, routed)           1.234    14.338    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[5]
    SLICE_X13Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.462 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_49/O
                         net (fo=2, routed)           0.362    14.824    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[5]
    SLICE_X12Y115        LUT6 (Prop_lut6_I5_O)        0.124    14.948 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_9/O
                         net (fo=9, routed)           2.564    17.513    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[3]
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.536    29.297    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKARDCLK
                         clock pessimism              0.480    29.778    
                         clock uncertainty           -0.155    29.622    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    29.056    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.056    
                         arrival time                         -17.513    
  -------------------------------------------------------------------
                         slack                                 11.544    

Slack (MET) :             11.585ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.358ns  (logic 2.726ns (14.850%)  route 15.631ns (85.150%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 29.290 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.665    12.803    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I2_O)        0.124    12.927 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[8]_i_1/O
                         net (fo=4, routed)           1.129    14.056    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[6]
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.124    14.180 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_47/O
                         net (fo=2, routed)           0.494    14.674    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[6]
    SLICE_X12Y114        LUT6 (Prop_lut6_I3_O)        0.124    14.798 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_20/O
                         net (fo=8, routed)           2.666    17.464    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_20_n_0
    RAMB36_X1Y22         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.529    29.290    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y22         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.770    
                         clock uncertainty           -0.155    29.615    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    29.049    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         29.049    
                         arrival time                         -17.464    
  -------------------------------------------------------------------
                         slack                                 11.585    

Slack (MET) :             11.625ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.320ns  (logic 2.726ns (14.880%)  route 15.594ns (85.120%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 29.292 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.843    12.980    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I2_O)        0.124    13.104 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[7]_i_1/O
                         net (fo=4, routed)           1.234    14.338    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[5]
    SLICE_X13Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.462 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_49/O
                         net (fo=2, routed)           0.528    14.990    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[5]
    SLICE_X12Y115        LUT5 (Prop_lut5_I2_O)        0.124    15.114 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_21/O
                         net (fo=8, routed)           2.312    17.426    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_21_n_0
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.531    29.292    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKBWRCLK
                         clock pessimism              0.480    29.772    
                         clock uncertainty           -0.155    29.617    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    29.051    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.051    
                         arrival time                         -17.426    
  -------------------------------------------------------------------
                         slack                                 11.625    

Slack (MET) :             11.734ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.205ns  (logic 2.726ns (14.974%)  route 15.479ns (85.026%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 29.286 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.453    12.590    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.714 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[4]_i_1/O
                         net (fo=2, routed)           1.273    13.987    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[2]
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_55/O
                         net (fo=2, routed)           1.093    15.205    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[2]
    SLICE_X11Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.329 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_24/O
                         net (fo=8, routed)           1.983    17.312    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_24_n_0
    RAMB36_X1Y23         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.525    29.286    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y23         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.766    
                         clock uncertainty           -0.155    29.611    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    29.045    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1
  -------------------------------------------------------------------
                         required time                         29.045    
                         arrival time                         -17.312    
  -------------------------------------------------------------------
                         slack                                 11.734    

Slack (MET) :             11.739ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.032ns  (logic 2.814ns (15.605%)  route 15.218ns (84.395%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 29.293 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.815    12.952    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I2_O)        0.124    13.076 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[6]_i_1/O
                         net (fo=4, routed)           1.036    14.112    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[4]
    SLICE_X11Y116        LUT5 (Prop_lut5_I4_O)        0.124    14.236 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_50/O
                         net (fo=2, routed)           0.000    14.236    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[4]
    SLICE_X11Y116        MUXF7 (Prop_muxf7_I0_O)      0.212    14.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_10/O
                         net (fo=9, routed)           2.690    17.139    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[2]
    RAMB36_X1Y22         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.532    29.293    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y22         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKARDCLK
                         clock pessimism              0.480    29.774    
                         clock uncertainty           -0.155    29.618    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.741    28.877    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         28.877    
                         arrival time                         -17.139    
  -------------------------------------------------------------------
                         slack                                 11.739    

Slack (MET) :             11.789ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.156ns  (logic 2.726ns (15.015%)  route 15.430ns (84.985%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 29.292 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.317    12.454    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X14Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.578 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[5]_i_1/O
                         net (fo=2, routed)           1.171    13.748    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[3]
    SLICE_X11Y117        LUT5 (Prop_lut5_I4_O)        0.124    13.872 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_52/O
                         net (fo=2, routed)           0.590    14.462    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[3]
    SLICE_X10Y116        LUT6 (Prop_lut6_I3_O)        0.124    14.586 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_23/O
                         net (fo=8, routed)           2.676    17.262    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_23_n_0
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.531    29.292    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKBWRCLK
                         clock pessimism              0.480    29.772    
                         clock uncertainty           -0.155    29.617    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    29.051    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.051    
                         arrival time                         -17.262    
  -------------------------------------------------------------------
                         slack                                 11.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.557    -0.607    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X32Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]/Q
                         net (fo=1, routed)           0.085    -0.381    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_0_data_reg[31][24]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.045    -0.336 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_0_data[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[31]_2[24]
    SLICE_X33Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.826    -0.847    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X33Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[24]/C
                         clock pessimism              0.253    -0.594    
                         clock uncertainty            0.155    -0.439    
    SLICE_X33Y119        FDRE (Hold_fdre_C_D)         0.092    -0.347    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.557    -0.607    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X28Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[26]/Q
                         net (fo=1, routed)           0.085    -0.381    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_0_data_reg[31][26]
    SLICE_X29Y120        LUT6 (Prop_lut6_I0_O)        0.045    -0.336 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_0_data[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[31]_2[26]
    SLICE_X29Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.825    -0.848    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X29Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[26]/C
                         clock pessimism              0.254    -0.594    
                         clock uncertainty            0.155    -0.439    
    SLICE_X29Y120        FDRE (Hold_fdre_C_D)         0.092    -0.347    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_branch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_branch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.554    -0.610    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X52Y113        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_branch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_branch_reg/Q
                         net (fo=1, routed)           0.103    -0.366    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_branch
    SLICE_X54Y112        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_branch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.823    -0.849    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X54Y112        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_branch_reg/C
                         clock pessimism              0.255    -0.594    
                         clock uncertainty            0.155    -0.439    
    SLICE_X54Y112        FDRE (Hold_fdre_C_D)         0.059    -0.380    E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_branch_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/ZZ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.590    -0.574    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/clk_out3
    SLICE_X79Y72         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/ZZ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/ZZ_reg[11]/Q
                         net (fo=1, routed)           0.116    -0.317    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/io_Z[11]
    SLICE_X78Y72         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.859    -0.814    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/clk_out3
    SLICE_X78Y72         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[11]/C
                         clock pessimism              0.253    -0.561    
                         clock uncertainty            0.155    -0.406    
    SLICE_X78Y72         FDRE (Hold_fdre_C_D)         0.075    -0.331    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/core/ibuf/ibufBTBResp_bht_history_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/ex_reg_btb_resp_bht_history_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.331%)  route 0.094ns (33.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.569    -0.595    E300ArtyDevKitPlatform/sys/tile/core/ibuf/clk_out3
    SLICE_X35Y90         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ibufBTBResp_bht_history_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ibufBTBResp_bht_history_reg[4]/Q
                         net (fo=1, routed)           0.094    -0.360    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_btb_resp_bht_history_reg[7][4]
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.045    -0.315 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_btb_resp_bht_history[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_btb_resp_bht_history_reg[7]_0[4]
    SLICE_X37Y91         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_btb_resp_bht_history_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.840    -0.833    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X37Y91         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_btb_resp_bht_history_reg[4]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.155    -0.424    
    SLICE_X37Y91         FDRE (Hold_fdre_C_D)         0.092    -0.332    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_btb_resp_bht_history_reg[4]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.243%)  route 0.157ns (52.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.641    -0.523    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/clk_out3
    SLICE_X48Y159        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y159        FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/Q
                         net (fo=1, routed)           0.157    -0.224    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/auto_int_xing_out_sync_6
    SLICE_X46Y159        SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.916    -0.757    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/clk_out3
    SLICE_X46Y159        SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2/CLK
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.155    -0.352    
    SLICE_X46Y159        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.243    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/btb/brIdx_7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/s2_btb_resp_bits_bridx_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.231ns (43.271%)  route 0.303ns (56.729%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.560    -0.604    E300ArtyDevKitPlatform/sys/tile/frontend/btb/clk_out3
    SLICE_X52Y86         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/brIdx_7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/brIdx_7_reg/Q
                         net (fo=1, routed)           0.087    -0.377    E300ArtyDevKitPlatform/sys/tile/frontend/btb/brIdx_7
    SLICE_X53Y86         LUT6 (Prop_lut6_I0_O)        0.045    -0.332 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s2_btb_resp_bits_bridx_i_5/O
                         net (fo=1, routed)           0.216    -0.115    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s2_btb_resp_bits_bridx_i_5_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I3_O)        0.045    -0.070 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s2_btb_resp_bits_bridx_i_1/O
                         net (fo=1, routed)           0.000    -0.070    E300ArtyDevKitPlatform/sys/tile/frontend/btb_io_resp_bits_bridx
    SLICE_X45Y87         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_btb_resp_bits_bridx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.834    -0.839    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X45Y87         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_btb_resp_bits_bridx_reg/C
                         clock pessimism              0.504    -0.335    
                         clock uncertainty            0.155    -0.180    
    SLICE_X45Y87         FDRE (Hold_fdre_C_D)         0.091    -0.089    E300ArtyDevKitPlatform/sys/tile/frontend/s2_btb_resp_bits_bridx_reg
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_jal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_jal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.554    -0.610    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X52Y113        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_jal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_jal_reg/Q
                         net (fo=1, routed)           0.101    -0.368    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_jal
    SLICE_X54Y112        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_jal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.823    -0.849    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X54Y112        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_jal_reg/C
                         clock pessimism              0.255    -0.594    
                         clock uncertainty            0.155    -0.439    
    SLICE_X54Y112        FDRE (Hold_fdre_C_D)         0.052    -0.387    E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_jal_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.590    -0.574    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/clk_out3
    SLICE_X85Y122        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[24]/Q
                         net (fo=1, routed)           0.122    -0.311    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_69_reg[31]_0[24]
    SLICE_X84Y122        LUT5 (Prop_lut5_I2_O)        0.045    -0.266 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_69[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/req_arb_io_out_bits_data[24]
    SLICE_X84Y122        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.859    -0.814    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/clk_out3
    SLICE_X84Y122        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[24]/C
                         clock pessimism              0.253    -0.561    
                         clock uncertainty            0.155    -0.406    
    SLICE_X84Y122        FDRE (Hold_fdre_C_D)         0.121    -0.285    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[24]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/ZZ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.591    -0.573    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/clk_out3
    SLICE_X79Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/ZZ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/ZZ_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.320    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/io_Z[7]
    SLICE_X78Y71         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.860    -0.813    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/clk_out3
    SLICE_X78Y71         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[7]/C
                         clock pessimism              0.253    -0.560    
                         clock uncertainty            0.155    -0.405    
    SLICE_X78Y71         FDRE (Hold_fdre_C_D)         0.064    -0.341    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.021    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      116.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.341ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.456ns (20.203%)  route 1.801ns (79.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.922    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.801     1.335    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X64Y155        FDSE                                         r  ip_reset_sys/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDSE                                         r  ip_reset_sys/U0/SEQ/pr_reg/C
                         clock pessimism              0.488   118.296    
                         clock uncertainty           -0.191   118.105    
    SLICE_X64Y155        FDSE (Setup_fdse_C_S)       -0.429   117.676    ip_reset_sys/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                        117.676    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                116.341    

Slack (MET) :             116.341ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.456ns (20.203%)  route 1.801ns (79.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.922    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.801     1.335    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
                         clock pessimism              0.488   118.296    
                         clock uncertainty           -0.191   118.105    
    SLICE_X64Y155        FDRE (Setup_fdre_C_R)       -0.429   117.676    ip_reset_sys/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                        117.676    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                116.341    

Slack (MET) :             116.625ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.456ns (23.106%)  route 1.518ns (76.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.922    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.518     1.051    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.488   118.296    
                         clock uncertainty           -0.191   118.105    
    SLICE_X65Y153        FDSE (Setup_fdse_C_S)       -0.429   117.676    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                        117.676    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                116.625    

Slack (MET) :             116.625ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.456ns (23.106%)  route 1.518ns (76.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.922    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.518     1.051    ip_reset_sys/U0/SEQ/lpf_int
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.488   118.296    
                         clock uncertainty           -0.191   118.105    
    SLICE_X65Y153        FDSE (Setup_fdse_C_S)       -0.429   117.676    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                        117.676    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                116.625    

Slack (MET) :             116.729ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 1.752ns (78.027%)  route 0.493ns (21.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 117.634 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.618    -0.922    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X66Y148        SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y148        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.706 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.493     1.199    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X67Y148        LUT3 (Prop_lut3_I2_O)        0.124     1.323 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.323    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X67Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.497   117.634    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.580   118.214    
                         clock uncertainty           -0.191   118.023    
    SLICE_X67Y148        FDRE (Setup_fdre_C_D)        0.029   118.052    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.052    
                         arrival time                          -1.323    
  -------------------------------------------------------------------
                         slack                                116.729    

Slack (MET) :             116.737ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.718ns (40.432%)  route 1.058ns (59.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.800    -0.740    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.419    -0.321 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.447     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y153        LUT1 (Prop_lut1_I0_O)        0.299     0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.611     1.036    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.586   118.394    
                         clock uncertainty           -0.191   118.203    
    SLICE_X64Y154        FDRE (Setup_fdre_C_R)       -0.429   117.774    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.774    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                116.737    

Slack (MET) :             116.737ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.718ns (40.432%)  route 1.058ns (59.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.800    -0.740    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.419    -0.321 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.447     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y153        LUT1 (Prop_lut1_I0_O)        0.299     0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.611     1.036    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.586   118.394    
                         clock uncertainty           -0.191   118.203    
    SLICE_X64Y154        FDRE (Setup_fdre_C_R)       -0.429   117.774    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.774    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                116.737    

Slack (MET) :             116.737ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.718ns (40.432%)  route 1.058ns (59.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.800    -0.740    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.419    -0.321 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.447     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y153        LUT1 (Prop_lut1_I0_O)        0.299     0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.611     1.036    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.586   118.394    
                         clock uncertainty           -0.191   118.203    
    SLICE_X64Y154        FDRE (Setup_fdre_C_R)       -0.429   117.774    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                        117.774    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                116.737    

Slack (MET) :             116.737ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.718ns (40.432%)  route 1.058ns (59.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.800    -0.740    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.419    -0.321 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.447     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y153        LUT1 (Prop_lut1_I0_O)        0.299     0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.611     1.036    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.586   118.394    
                         clock uncertainty           -0.191   118.203    
    SLICE_X64Y154        FDRE (Setup_fdre_C_R)       -0.429   117.774    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                        117.774    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                116.737    

Slack (MET) :             116.737ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.718ns (40.432%)  route 1.058ns (59.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 117.808 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.800    -0.740    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X64Y155        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.419    -0.321 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.447     0.126    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y153        LUT1 (Prop_lut1_I0_O)        0.299     0.425 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.611     1.036    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.670   117.808    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.586   118.394    
                         clock uncertainty           -0.191   118.203    
    SLICE_X64Y154        FDRE (Setup_fdre_C_R)       -0.429   117.774    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                        117.774    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                116.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.644    -0.520    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDSE (Prop_fdse_C_Q)         0.141    -0.379 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.223    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X65Y153        LUT2 (Prop_lut2_I0_O)        0.042    -0.181 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.181    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920    -0.753    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.233    -0.520    
                         clock uncertainty            0.191    -0.329    
    SLICE_X65Y153        FDSE (Hold_fdse_C_D)         0.107    -0.222    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.178%)  route 0.144ns (40.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563    -0.601    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X70Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.144    -0.293    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_lpf[0]
    SLICE_X70Y148        LUT5 (Prop_lut5_I4_O)        0.045    -0.248 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.248    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X70Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.835    -0.838    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X70Y148        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.191    -0.410    
    SLICE_X70Y148        FDRE (Hold_fdre_C_D)         0.120    -0.290    ip_reset_sys/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.609%)  route 0.161ns (46.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.644    -0.520    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y154        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.161    -0.218    ip_reset_sys/U0/SEQ/seq_cnt[0]
    SLICE_X65Y154        LUT4 (Prop_lut4_I1_O)        0.045    -0.173 r  ip_reset_sys/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.173    ip_reset_sys/U0/SEQ/pr_dec0__0
    SLICE_X65Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920    -0.753    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[1]/C
                         clock pessimism              0.246    -0.507    
                         clock uncertainty            0.191    -0.316    
    SLICE_X65Y154        FDRE (Hold_fdre_C_D)         0.092    -0.224    ip_reset_sys/U0/SEQ/pr_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    ip_mmcm_clk_out1
    SLICE_X54Y84         FDRE                                         r  value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  value_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.334    value_reg[4]
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.099    -0.235 r  value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    _T_105[5]
    SLICE_X54Y84         FDRE                                         r  value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.845    ip_mmcm_clk_out1
    SLICE_X54Y84         FDRE                                         r  value_reg[5]/C
                         clock pessimism              0.241    -0.604    
                         clock uncertainty            0.191    -0.413    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.121    -0.292    value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.644    -0.520    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDSE (Prop_fdse_C_Q)         0.141    -0.379 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.223    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X65Y153        LUT2 (Prop_lut2_I0_O)        0.045    -0.178 r  ip_reset_sys/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.178    ip_reset_sys/U0/SEQ/Core_i_1_n_0
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920    -0.753    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y153        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.233    -0.520    
                         clock uncertainty            0.191    -0.329    
    SLICE_X65Y153        FDSE (Hold_fdse_C_D)         0.091    -0.238    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.644    -0.520    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y154        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.221    ip_reset_sys/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X65Y154        LUT2 (Prop_lut2_I1_O)        0.045    -0.176 r  ip_reset_sys/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    ip_reset_sys/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X65Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920    -0.753    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X65Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.233    -0.520    
                         clock uncertainty            0.191    -0.329    
    SLICE_X65Y154        FDRE (Hold_fdre_C_D)         0.092    -0.237    ip_reset_sys/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    ip_mmcm_clk_out1
    SLICE_X54Y84         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  value_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.254    value_reg[1]
    SLICE_X54Y84         LUT3 (Prop_lut3_I0_O)        0.043    -0.211 r  value[2]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.211    _T_105[2]
    SLICE_X54Y84         FDRE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.845    ip_mmcm_clk_out1
    SLICE_X54Y84         FDRE                                         r  value_reg[2]/C
                         clock pessimism              0.241    -0.604    
                         clock uncertainty            0.191    -0.413    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.131    -0.282    value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    ip_mmcm_clk_out1
    SLICE_X54Y84         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  value_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.254    value_reg[1]
    SLICE_X54Y84         LUT5 (Prop_lut5_I1_O)        0.043    -0.211 r  value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    _T_105[4]
    SLICE_X54Y84         FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.845    ip_mmcm_clk_out1
    SLICE_X54Y84         FDRE                                         r  value_reg[4]/C
                         clock pessimism              0.241    -0.604    
                         clock uncertainty            0.191    -0.413    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.131    -0.282    value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.950%)  route 0.172ns (48.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.644    -0.520    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y154        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.172    -0.207    ip_reset_sys/U0/SEQ/SEQ_COUNTER/Q[5]
    SLICE_X64Y154        LUT6 (Prop_lut6_I5_O)        0.045    -0.162 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.162    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.920    -0.753    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X64Y154        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.233    -0.520    
                         clock uncertainty            0.191    -0.329    
    SLICE_X64Y154        FDRE (Hold_fdre_C_D)         0.092    -0.237    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 slow_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.604    ip_mmcm_clk_out1
    SLICE_X54Y85         FDRE                                         r  slow_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  slow_clock_reg/Q
                         net (fo=2, routed)           0.177    -0.263    slow_clock
    SLICE_X54Y85         LUT4 (Prop_lut4_I3_O)        0.045    -0.218 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000    -0.218    slow_clock_i_1_n_0
    SLICE_X54Y85         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.829    -0.844    ip_mmcm_clk_out1
    SLICE_X54Y85         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.240    -0.604    
                         clock uncertainty            0.191    -0.413    
    SLICE_X54Y85         FDRE (Hold_fdre_C_D)         0.120    -0.293    slow_clock_reg
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       11.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.246ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.698ns  (logic 2.726ns (14.579%)  route 15.972ns (85.421%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 29.292 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.453    12.590    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.714 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[4]_i_1/O
                         net (fo=2, routed)           1.273    13.987    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[2]
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_55/O
                         net (fo=2, routed)           1.093    15.205    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[2]
    SLICE_X11Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.329 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_24/O
                         net (fo=8, routed)           2.476    17.805    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_24_n_0
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.531    29.292    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKBWRCLK
                         clock pessimism              0.480    29.772    
                         clock uncertainty           -0.155    29.617    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    29.051    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.051    
                         arrival time                         -17.805    
  -------------------------------------------------------------------
                         slack                                 11.246    

Slack (MET) :             11.400ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.543ns  (logic 2.726ns (14.701%)  route 15.817ns (85.299%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 29.290 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.453    12.590    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.714 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[4]_i_1/O
                         net (fo=2, routed)           1.273    13.987    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[2]
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_55/O
                         net (fo=2, routed)           1.093    15.205    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[2]
    SLICE_X11Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.329 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_24/O
                         net (fo=8, routed)           2.321    17.650    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_24_n_0
    RAMB36_X1Y22         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.529    29.290    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y22         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.770    
                         clock uncertainty           -0.155    29.615    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    29.049    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         29.049    
                         arrival time                         -17.650    
  -------------------------------------------------------------------
                         slack                                 11.400    

Slack (MET) :             11.517ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.433ns  (logic 2.726ns (14.789%)  route 15.707ns (85.211%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 29.297 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.453    12.590    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.714 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[4]_i_1/O
                         net (fo=2, routed)           1.273    13.987    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[2]
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_55/O
                         net (fo=2, routed)           0.814    14.926    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[2]
    SLICE_X11Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.050 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_12/O
                         net (fo=9, routed)           2.489    17.539    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[0]
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.536    29.297    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKARDCLK
                         clock pessimism              0.480    29.778    
                         clock uncertainty           -0.155    29.622    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    29.056    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.056    
                         arrival time                         -17.539    
  -------------------------------------------------------------------
                         slack                                 11.517    

Slack (MET) :             11.521ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.420ns  (logic 2.726ns (14.799%)  route 15.694ns (85.201%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 29.288 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.453    12.590    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.714 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[4]_i_1/O
                         net (fo=2, routed)           1.273    13.987    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[2]
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_55/O
                         net (fo=2, routed)           0.814    14.926    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[2]
    SLICE_X11Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.050 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_12/O
                         net (fo=9, routed)           2.476    17.526    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[0]
    RAMB36_X1Y23         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.527    29.288    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y23         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/CLKARDCLK
                         clock pessimism              0.480    29.769    
                         clock uncertainty           -0.155    29.613    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    29.047    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1
  -------------------------------------------------------------------
                         required time                         29.047    
                         arrival time                         -17.526    
  -------------------------------------------------------------------
                         slack                                 11.521    

Slack (MET) :             11.544ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.406ns  (logic 2.726ns (14.810%)  route 15.680ns (85.190%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 29.297 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.843    12.980    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I2_O)        0.124    13.104 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[7]_i_1/O
                         net (fo=4, routed)           1.234    14.338    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[5]
    SLICE_X13Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.462 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_49/O
                         net (fo=2, routed)           0.362    14.824    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[5]
    SLICE_X12Y115        LUT6 (Prop_lut6_I5_O)        0.124    14.948 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_9/O
                         net (fo=9, routed)           2.564    17.513    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[3]
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.536    29.297    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKARDCLK
                         clock pessimism              0.480    29.778    
                         clock uncertainty           -0.155    29.622    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    29.056    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.056    
                         arrival time                         -17.513    
  -------------------------------------------------------------------
                         slack                                 11.544    

Slack (MET) :             11.585ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.358ns  (logic 2.726ns (14.850%)  route 15.631ns (85.150%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 29.290 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.665    12.803    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I2_O)        0.124    12.927 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[8]_i_1/O
                         net (fo=4, routed)           1.129    14.056    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[6]
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.124    14.180 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_47/O
                         net (fo=2, routed)           0.494    14.674    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[6]
    SLICE_X12Y114        LUT6 (Prop_lut6_I3_O)        0.124    14.798 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_20/O
                         net (fo=8, routed)           2.666    17.464    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_20_n_0
    RAMB36_X1Y22         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.529    29.290    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y22         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.770    
                         clock uncertainty           -0.155    29.615    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    29.049    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         29.049    
                         arrival time                         -17.464    
  -------------------------------------------------------------------
                         slack                                 11.585    

Slack (MET) :             11.625ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.320ns  (logic 2.726ns (14.880%)  route 15.594ns (85.120%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 29.292 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.843    12.980    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I2_O)        0.124    13.104 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[7]_i_1/O
                         net (fo=4, routed)           1.234    14.338    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[5]
    SLICE_X13Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.462 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_49/O
                         net (fo=2, routed)           0.528    14.990    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[5]
    SLICE_X12Y115        LUT5 (Prop_lut5_I2_O)        0.124    15.114 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_21/O
                         net (fo=8, routed)           2.312    17.426    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_21_n_0
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.531    29.292    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKBWRCLK
                         clock pessimism              0.480    29.772    
                         clock uncertainty           -0.155    29.617    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    29.051    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.051    
                         arrival time                         -17.426    
  -------------------------------------------------------------------
                         slack                                 11.625    

Slack (MET) :             11.734ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.205ns  (logic 2.726ns (14.974%)  route 15.479ns (85.026%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 29.286 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.453    12.590    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.714 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[4]_i_1/O
                         net (fo=2, routed)           1.273    13.987    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[2]
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_55/O
                         net (fo=2, routed)           1.093    15.205    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[2]
    SLICE_X11Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.329 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_24/O
                         net (fo=8, routed)           1.983    17.312    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_24_n_0
    RAMB36_X1Y23         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.525    29.286    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y23         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/CLKBWRCLK
                         clock pessimism              0.480    29.766    
                         clock uncertainty           -0.155    29.611    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    29.045    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1
  -------------------------------------------------------------------
                         required time                         29.045    
                         arrival time                         -17.312    
  -------------------------------------------------------------------
                         slack                                 11.734    

Slack (MET) :             11.739ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.032ns  (logic 2.814ns (15.605%)  route 15.218ns (84.395%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 29.293 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.815    12.952    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X15Y94         LUT6 (Prop_lut6_I2_O)        0.124    13.076 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[6]_i_1/O
                         net (fo=4, routed)           1.036    14.112    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[4]
    SLICE_X11Y116        LUT5 (Prop_lut5_I4_O)        0.124    14.236 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_50/O
                         net (fo=2, routed)           0.000    14.236    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[4]
    SLICE_X11Y116        MUXF7 (Prop_muxf7_I0_O)      0.212    14.448 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_10/O
                         net (fo=9, routed)           2.690    17.139    E300ArtyDevKitPlatform/sys/tile/frontend/icache/refill_addr_reg[13]_0[2]
    RAMB36_X1Y22         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.532    29.293    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y22         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKARDCLK
                         clock pessimism              0.480    29.774    
                         clock uncertainty           -0.155    29.618    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.741    28.877    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1
  -------------------------------------------------------------------
                         required time                         28.877    
                         arrival time                         -17.139    
  -------------------------------------------------------------------
                         slack                                 11.739    

Slack (MET) :             11.789ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.156ns  (logic 2.726ns (15.015%)  route 15.430ns (84.985%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 29.292 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.646    -0.894    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X15Y94         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[6]/Q
                         net (fo=95, routed)          3.418     2.981    E300ArtyDevKitPlatform/sys/tile/frontend/btb/D[5]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.124     3.105 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7/O
                         net (fo=1, routed)           0.000     3.105    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid[15]_i_7_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.638 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.638    E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_3_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.892 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/isValid_reg[15]_i_2/CO[0]
                         net (fo=6, routed)           0.936     4.827    E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_276
    SLICE_X45Y85         LUT2 (Prop_lut2_I1_O)        0.367     5.194 f  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6/O
                         net (fo=25, routed)          0.627     5.821    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_entry[3]_i_6_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14/O
                         net (fo=4, routed)           1.644     7.589    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_14_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.713 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3/O
                         net (fo=1, routed)           1.100     8.812    E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.936 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/r_resp_bits_taken_i_1/O
                         net (fo=23, routed)          1.222    10.159    E300ArtyDevKitPlatform/sys/tile/frontend/btb/btb_io_resp_valid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_speculative_i_3/O
                         net (fo=15, routed)          0.731    11.013    E300ArtyDevKitPlatform/sys/tile/frontend/btb/predicted_taken
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    11.137 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4/O
                         net (fo=31, routed)          1.317    12.454    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[13]_i_4_n_0
    SLICE_X14Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.578 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s1_pc[5]_i_1/O
                         net (fo=2, routed)           1.171    13.748    E300ArtyDevKitPlatform/sys/tile/frontend/icache/D[3]
    SLICE_X11Y117        LUT5 (Prop_lut5_I4_O)        0.124    13.872 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_52/O
                         net (fo=2, routed)           0.590    14.462    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1__T_560_addr_pipe_0__0[3]
    SLICE_X10Y116        LUT6 (Prop_lut6_I3_O)        0.124    14.586 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_23/O
                         net (fo=8, routed)           2.676    17.262    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0_i_23_n_0
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.531    29.292    E300ArtyDevKitPlatform/sys/tile/frontend/icache/clk_out3
    RAMB36_X1Y21         RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3/CLKBWRCLK
                         clock pessimism              0.480    29.772    
                         clock uncertainty           -0.155    29.617    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    29.051    E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_3
  -------------------------------------------------------------------
                         required time                         29.051    
                         arrival time                         -17.262    
  -------------------------------------------------------------------
                         slack                                 11.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.557    -0.607    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X32Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]/Q
                         net (fo=1, routed)           0.085    -0.381    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_0_data_reg[31][24]
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.045    -0.336 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_0_data[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[31]_2[24]
    SLICE_X33Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.826    -0.847    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X33Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[24]/C
                         clock pessimism              0.253    -0.594    
                         clock uncertainty            0.155    -0.439    
    SLICE_X33Y119        FDRE (Hold_fdre_C_D)         0.092    -0.347    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.557    -0.607    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X28Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[26]/Q
                         net (fo=1, routed)           0.085    -0.381    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_0_data_reg[31][26]
    SLICE_X29Y120        LUT6 (Prop_lut6_I0_O)        0.045    -0.336 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_0_data[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[31]_2[26]
    SLICE_X29Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.825    -0.848    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X29Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[26]/C
                         clock pessimism              0.254    -0.594    
                         clock uncertainty            0.155    -0.439    
    SLICE_X29Y120        FDRE (Hold_fdre_C_D)         0.092    -0.347    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_0_data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_branch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_branch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.554    -0.610    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X52Y113        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_branch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_branch_reg/Q
                         net (fo=1, routed)           0.103    -0.366    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_branch
    SLICE_X54Y112        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_branch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.823    -0.849    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X54Y112        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_branch_reg/C
                         clock pessimism              0.255    -0.594    
                         clock uncertainty            0.155    -0.439    
    SLICE_X54Y112        FDRE (Hold_fdre_C_D)         0.059    -0.380    E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_branch_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/ZZ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.590    -0.574    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/clk_out3
    SLICE_X79Y72         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/ZZ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/ZZ_reg[11]/Q
                         net (fo=1, routed)           0.116    -0.317    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/io_Z[11]
    SLICE_X78Y72         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.859    -0.814    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/clk_out3
    SLICE_X78Y72         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[11]/C
                         clock pessimism              0.253    -0.561    
                         clock uncertainty            0.155    -0.406    
    SLICE_X78Y72         FDRE (Hold_fdre_C_D)         0.075    -0.331    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/core/ibuf/ibufBTBResp_bht_history_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/ex_reg_btb_resp_bht_history_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.331%)  route 0.094ns (33.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.569    -0.595    E300ArtyDevKitPlatform/sys/tile/core/ibuf/clk_out3
    SLICE_X35Y90         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ibufBTBResp_bht_history_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  E300ArtyDevKitPlatform/sys/tile/core/ibuf/ibufBTBResp_bht_history_reg[4]/Q
                         net (fo=1, routed)           0.094    -0.360    E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_btb_resp_bht_history_reg[7][4]
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.045    -0.315 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/ex_reg_btb_resp_bht_history[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_btb_resp_bht_history_reg[7]_0[4]
    SLICE_X37Y91         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_btb_resp_bht_history_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.840    -0.833    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X37Y91         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_reg_btb_resp_bht_history_reg[4]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.155    -0.424    
    SLICE_X37Y91         FDRE (Hold_fdre_C_D)         0.092    -0.332    E300ArtyDevKitPlatform/sys/tile/core/ex_reg_btb_resp_bht_history_reg[4]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.243%)  route 0.157ns (52.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.641    -0.523    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/clk_out3
    SLICE_X48Y159        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y159        FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_6/q_reg/Q
                         net (fo=1, routed)           0.157    -0.224    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/auto_int_xing_out_sync_6
    SLICE_X46Y159        SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.916    -0.757    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/clk_out3
    SLICE_X46Y159        SRL16E                                       r  E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2/CLK
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.155    -0.352    
    SLICE_X46Y159        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.243    E300ArtyDevKitPlatform/sys/asyncXing_5/SynchronizerShiftReg_w32_d3/sync_1_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/btb/brIdx_7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/s2_btb_resp_bits_bridx_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.231ns (43.271%)  route 0.303ns (56.729%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.560    -0.604    E300ArtyDevKitPlatform/sys/tile/frontend/btb/clk_out3
    SLICE_X52Y86         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/brIdx_7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/brIdx_7_reg/Q
                         net (fo=1, routed)           0.087    -0.377    E300ArtyDevKitPlatform/sys/tile/frontend/btb/brIdx_7
    SLICE_X53Y86         LUT6 (Prop_lut6_I0_O)        0.045    -0.332 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s2_btb_resp_bits_bridx_i_5/O
                         net (fo=1, routed)           0.216    -0.115    E300ArtyDevKitPlatform/sys/tile/frontend/btb/s2_btb_resp_bits_bridx_i_5_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I3_O)        0.045    -0.070 r  E300ArtyDevKitPlatform/sys/tile/frontend/btb/s2_btb_resp_bits_bridx_i_1/O
                         net (fo=1, routed)           0.000    -0.070    E300ArtyDevKitPlatform/sys/tile/frontend/btb_io_resp_bits_bridx
    SLICE_X45Y87         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_btb_resp_bits_bridx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.834    -0.839    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X45Y87         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_btb_resp_bits_bridx_reg/C
                         clock pessimism              0.504    -0.335    
                         clock uncertainty            0.155    -0.180    
    SLICE_X45Y87         FDRE (Hold_fdre_C_D)         0.091    -0.089    E300ArtyDevKitPlatform/sys/tile/frontend/s2_btb_resp_bits_bridx_reg
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_jal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_jal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.554    -0.610    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X52Y113        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_jal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_jal_reg/Q
                         net (fo=1, routed)           0.101    -0.368    E300ArtyDevKitPlatform/sys/tile/core/ex_ctrl_jal
    SLICE_X54Y112        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_jal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.823    -0.849    E300ArtyDevKitPlatform/sys/tile/core/clk_out3
    SLICE_X54Y112        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_jal_reg/C
                         clock pessimism              0.255    -0.594    
                         clock uncertainty            0.155    -0.439    
    SLICE_X54Y112        FDRE (Hold_fdre_C_D)         0.052    -0.387    E300ArtyDevKitPlatform/sys/tile/core/mem_ctrl_jal_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.590    -0.574    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/clk_out3
    SLICE_X85Y122        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[24]/Q
                         net (fo=1, routed)           0.122    -0.311    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_69_reg[31]_0[24]
    SLICE_X84Y122        LUT5 (Prop_lut5_I2_O)        0.045    -0.266 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_69[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/req_arb_io_out_bits_data[24]
    SLICE_X84Y122        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.859    -0.814    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/clk_out3
    SLICE_X84Y122        FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[24]/C
                         clock pessimism              0.253    -0.561    
                         clock uncertainty            0.155    -0.406    
    SLICE_X84Y122        FDRE (Hold_fdre_C_D)         0.121    -0.285    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[24]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/ZZ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.591    -0.573    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/clk_out3
    SLICE_X79Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/ZZ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/trivium/ZZ_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.320    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/io_Z[7]
    SLICE_X78Y71         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.860    -0.813    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/clk_out3
    SLICE_X78Y71         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[7]/C
                         clock pessimism              0.253    -0.560    
                         clock uncertainty            0.155    -0.405    
    SLICE_X78Y71         FDRE (Hold_fdre_C_D)         0.064    -0.341    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/AState/seed_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.021    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       95.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.838ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.924ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.642ns (17.817%)  route 2.961ns (82.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 104.995 - 100.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.694     5.286    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y134        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDCE (Prop_fdce_C_Q)         0.518     5.804 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.007     6.811    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X77Y135        LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.954     8.890    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X81Y137        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.583   104.995    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/IBUFG_O
    SLICE_X81Y137        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/C
                         clock pessimism              0.259   105.254    
                         clock uncertainty           -0.035   105.219    
    SLICE_X81Y137        FDCE (Recov_fdce_C_CLR)     -0.405   104.814    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.814    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                 95.924    

Slack (MET) :             95.968ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.642ns (17.817%)  route 2.961ns (82.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 104.995 - 100.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.694     5.286    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y134        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDCE (Prop_fdce_C_Q)         0.518     5.804 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.007     6.811    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X77Y135        LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.954     8.890    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X80Y137        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.583   104.995    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/IBUFG_O
    SLICE_X80Y137        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism              0.259   105.254    
                         clock uncertainty           -0.035   105.219    
    SLICE_X80Y137        FDCE (Recov_fdce_C_CLR)     -0.361   104.858    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.858    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                 95.968    

Slack (MET) :             96.010ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.642ns (17.817%)  route 2.961ns (82.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 104.995 - 100.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.694     5.286    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y134        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDCE (Prop_fdce_C_Q)         0.518     5.804 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.007     6.811    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X77Y135        LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.954     8.890    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X80Y137        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.583   104.995    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/IBUFG_O
    SLICE_X80Y137        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/C
                         clock pessimism              0.259   105.254    
                         clock uncertainty           -0.035   105.219    
    SLICE_X80Y137        FDCE (Recov_fdce_C_CLR)     -0.319   104.900    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.900    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                 96.010    

Slack (MET) :             96.010ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.642ns (17.817%)  route 2.961ns (82.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 104.995 - 100.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.694     5.286    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y134        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDCE (Prop_fdce_C_Q)         0.518     5.804 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.007     6.811    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X77Y135        LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.954     8.890    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X80Y137        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.583   104.995    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/IBUFG_O
    SLICE_X80Y137        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism              0.259   105.254    
                         clock uncertainty           -0.035   105.219    
    SLICE_X80Y137        FDCE (Recov_fdce_C_CLR)     -0.319   104.900    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.900    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                 96.010    

Slack (MET) :             96.010ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.642ns (17.817%)  route 2.961ns (82.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 104.995 - 100.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.694     5.286    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y134        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDCE (Prop_fdce_C_Q)         0.518     5.804 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.007     6.811    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X77Y135        LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.954     8.890    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X80Y137        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.583   104.995    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/IBUFG_O
    SLICE_X80Y137        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism              0.259   105.254    
                         clock uncertainty           -0.035   105.219    
    SLICE_X80Y137        FDCE (Recov_fdce_C_CLR)     -0.319   104.900    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.900    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                 96.010    

Slack (MET) :             96.064ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.642ns (18.541%)  route 2.821ns (81.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 104.994 - 100.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.694     5.286    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y134        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDCE (Prop_fdce_C_Q)         0.518     5.804 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.007     6.811    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X77Y135        LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.813     8.749    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X81Y136        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.582   104.994    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/IBUFG_O
    SLICE_X81Y136        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism              0.259   105.253    
                         clock uncertainty           -0.035   105.218    
    SLICE_X81Y136        FDCE (Recov_fdce_C_CLR)     -0.405   104.813    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.813    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                 96.064    

Slack (MET) :             96.108ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.642ns (18.541%)  route 2.821ns (81.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 104.994 - 100.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.694     5.286    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y134        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDCE (Prop_fdce_C_Q)         0.518     5.804 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.007     6.811    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X77Y135        LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.813     8.749    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X80Y136        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.582   104.994    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/IBUFG_O
    SLICE_X80Y136        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/q_reg/C
                         clock pessimism              0.259   105.253    
                         clock uncertainty           -0.035   105.218    
    SLICE_X80Y136        FDCE (Recov_fdce_C_CLR)     -0.361   104.857    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/widx_bin/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.857    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                 96.108    

Slack (MET) :             96.150ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.642ns (18.541%)  route 2.821ns (81.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 104.994 - 100.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.694     5.286    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y134        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDCE (Prop_fdce_C_Q)         0.518     5.804 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.007     6.811    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X77Y135        LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.813     8.749    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X80Y136        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.582   104.994    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/IBUFG_O
    SLICE_X80Y136        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg/C
                         clock pessimism              0.259   105.253    
                         clock uncertainty           -0.035   105.218    
    SLICE_X80Y136        FDCE (Recov_fdce_C_CLR)     -0.319   104.899    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ready_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.899    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                 96.150    

Slack (MET) :             96.150ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.642ns (18.541%)  route 2.821ns (81.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 104.994 - 100.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.694     5.286    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y134        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDCE (Prop_fdce_C_Q)         0.518     5.804 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.007     6.811    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X77Y135        LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.813     8.749    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X80Y136        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.582   104.994    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/IBUFG_O
    SLICE_X80Y136        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism              0.259   105.253    
                         clock uncertainty           -0.035   105.218    
    SLICE_X80Y136        FDCE (Recov_fdce_C_CLR)     -0.319   104.899    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.899    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                 96.150    

Slack (MET) :             96.150ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.642ns (18.541%)  route 2.821ns (81.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 104.994 - 100.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.694     5.286    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y134        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDCE (Prop_fdce_C_Q)         0.518     5.804 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.007     6.811    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X77Y135        LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.813     8.749    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X80Y136        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.582   104.994    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/IBUFG_O
    SLICE_X80Y136        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism              0.259   105.253    
                         clock uncertainty           -0.035   105.218    
    SLICE_X80Y136        FDCE (Recov_fdce_C_CLR)     -0.319   104.899    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.899    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                 96.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.582%)  route 0.577ns (73.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.587     1.497    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y134        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDCE (Prop_fdce_C_Q)         0.164     1.661 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.381     2.042    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X77Y135        LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.196     2.283    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X76Y136        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.859     2.014    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/IBUFG_O
    SLICE_X76Y136        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg/C
                         clock pessimism             -0.502     1.512    
    SLICE_X76Y136        FDCE (Remov_fdce_C_CLR)     -0.067     1.445    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.582%)  route 0.577ns (73.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.587     1.497    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y134        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDCE (Prop_fdce_C_Q)         0.164     1.661 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.381     2.042    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X77Y135        LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.196     2.283    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/debug_1_io_dmi_dmiReset
    SLICE_X76Y136        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.859     2.014    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/IBUFG_O
    SLICE_X76Y136        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/q_reg/C
                         clock pessimism             -0.502     1.512    
    SLICE_X76Y136        FDCE (Remov_fdce_C_CLR)     -0.067     1.445    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/q_reg
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.582%)  route 0.577ns (73.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.587     1.497    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y134        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDCE (Prop_fdce_C_Q)         0.164     1.661 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.381     2.042    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X77Y135        LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.196     2.283    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/debug_1_io_dmi_dmiReset
    SLICE_X76Y136        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.859     2.014    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/IBUFG_O
    SLICE_X76Y136        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_reg/C
                         clock pessimism             -0.502     1.512    
    SLICE_X76Y136        FDCE (Remov_fdce_C_CLR)     -0.067     1.445    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_reg
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.209ns (25.333%)  route 0.616ns (74.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.587     1.497    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y134        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDCE (Prop_fdce_C_Q)         0.164     1.661 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.381     2.042    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X77Y135        LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.235     2.322    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/debug_1_io_dmi_dmiReset
    SLICE_X74Y137        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.860     2.015    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/IBUFG_O
    SLICE_X74Y137        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg/C
                         clock pessimism             -0.502     1.513    
    SLICE_X74Y137        FDCE (Remov_fdce_C_CLR)     -0.067     1.446    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.209ns (25.333%)  route 0.616ns (74.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.587     1.497    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y134        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDCE (Prop_fdce_C_Q)         0.164     1.661 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.381     2.042    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X77Y135        LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.235     2.322    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/debug_1_io_dmi_dmiReset
    SLICE_X74Y137        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.860     2.015    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/IBUFG_O
    SLICE_X74Y137        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q_reg/C
                         clock pessimism             -0.502     1.513    
    SLICE_X74Y137        FDCE (Remov_fdce_C_CLR)     -0.067     1.446    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q_reg
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.209ns (25.333%)  route 0.616ns (74.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.587     1.497    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y134        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDCE (Prop_fdce_C_Q)         0.164     1.661 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.381     2.042    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X77Y135        LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.235     2.322    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/debug_1_io_dmi_dmiReset
    SLICE_X74Y137        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.860     2.015    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/IBUFG_O
    SLICE_X74Y137        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/q_reg/C
                         clock pessimism             -0.502     1.513    
    SLICE_X74Y137        FDCE (Remov_fdce_C_CLR)     -0.067     1.446    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/q_reg
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.209ns (21.715%)  route 0.753ns (78.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.587     1.497    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y134        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDCE (Prop_fdce_C_Q)         0.164     1.661 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.381     2.042    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X77Y135        LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.372     2.459    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/debug_1_io_dmi_dmiReset
    SLICE_X73Y137        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.857     2.012    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/IBUFG_O
    SLICE_X73Y137        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q_reg/C
                         clock pessimism             -0.479     1.533    
    SLICE_X73Y137        FDCE (Remov_fdce_C_CLR)     -0.092     1.441    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q_reg
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.209ns (21.715%)  route 0.753ns (78.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.587     1.497    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y134        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDCE (Prop_fdce_C_Q)         0.164     1.661 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.381     2.042    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X77Y135        LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.372     2.459    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/debug_1_io_dmi_dmiReset
    SLICE_X73Y137        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.857     2.012    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/IBUFG_O
    SLICE_X73Y137        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q_reg/C
                         clock pessimism             -0.479     1.533    
    SLICE_X73Y137        FDCE (Remov_fdce_C_CLR)     -0.092     1.441    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q_reg
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.209ns (21.715%)  route 0.753ns (78.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.587     1.497    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y134        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDCE (Prop_fdce_C_Q)         0.164     1.661 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.381     2.042    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X77Y135        LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.372     2.459    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/debug_1_io_dmi_dmiReset
    SLICE_X73Y137        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.857     2.012    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/IBUFG_O
    SLICE_X73Y137        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/q_reg/C
                         clock pessimism             -0.479     1.533    
    SLICE_X73Y137        FDCE (Remov_fdce_C_CLR)     -0.092     1.441    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/q_reg
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.209ns (20.484%)  route 0.811ns (79.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.587     1.497    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X76Y134        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDCE (Prop_fdce_C_Q)         0.164     1.661 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.488     2.148    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_1
    SLICE_X77Y125        LUT2 (Prop_lut2_I1_O)        0.045     2.193 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.324     2.517    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X79Y130        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.855     2.011    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/IBUFG_O
    SLICE_X79Y130        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism             -0.479     1.532    
    SLICE_X79Y130        FDCE (Remov_fdce_C_CLR)     -0.092     1.440    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  1.077    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       16.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.645ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.082ns  (logic 0.606ns (4.632%)  route 12.476ns (95.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 29.260 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        9.584    12.341    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/SR[0]
    SLICE_X44Y145        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.499    29.260    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/clk_out3
    SLICE_X44Y145        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/C
                         clock pessimism              0.488    29.748    
                         clock uncertainty           -0.155    29.593    
    SLICE_X44Y145        FDCE (Recov_fdce_C_CLR)     -0.607    28.986    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.986    
                         arrival time                         -12.341    
  -------------------------------------------------------------------
                         slack                                 16.645    

Slack (MET) :             18.351ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        11.566ns  (logic 0.606ns (5.239%)  route 10.960ns (94.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 29.441 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        8.068    10.826    E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/SR[0]
    SLICE_X29Y154        FDCE                                         f  E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.680    29.441    E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X29Y154        FDCE                                         r  E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.497    29.939    
                         clock uncertainty           -0.155    29.783    
    SLICE_X29Y154        FDCE (Recov_fdce_C_CLR)     -0.607    29.176    E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.176    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                 18.351    

Slack (MET) :             19.250ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_5/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.650ns  (logic 0.606ns (5.690%)  route 10.044ns (94.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 29.424 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        7.152     9.909    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_5/SR[0]
    SLICE_X43Y168        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_5/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.663    29.424    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_5/clk_out3
    SLICE_X43Y168        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_5/q_reg/C
                         clock pessimism              0.497    29.922    
                         clock uncertainty           -0.155    29.766    
    SLICE_X43Y168        FDCE (Recov_fdce_C_CLR)     -0.607    29.159    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_5/q_reg
  -------------------------------------------------------------------
                         required time                         29.159    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                 19.250    

Slack (MET) :             19.336ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_5/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.650ns  (logic 0.606ns (5.690%)  route 10.044ns (94.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 29.424 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        7.152     9.909    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_5/SR[0]
    SLICE_X42Y168        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_5/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.663    29.424    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_5/clk_out3
    SLICE_X42Y168        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_5/q_reg/C
                         clock pessimism              0.497    29.922    
                         clock uncertainty           -0.155    29.766    
    SLICE_X42Y168        FDCE (Recov_fdce_C_CLR)     -0.521    29.245    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_5/q_reg
  -------------------------------------------------------------------
                         required time                         29.245    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                 19.336    

Slack (MET) :             19.611ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_11/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 0.606ns (5.854%)  route 9.746ns (94.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 29.416 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        6.854     9.611    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_11/SR[0]
    SLICE_X52Y166        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_11/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.655    29.416    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_11/clk_out3
    SLICE_X52Y166        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_11/q_reg/C
                         clock pessimism              0.569    29.985    
                         clock uncertainty           -0.155    29.830    
    SLICE_X52Y166        FDCE (Recov_fdce_C_CLR)     -0.607    29.223    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_11/q_reg
  -------------------------------------------------------------------
                         required time                         29.223    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                 19.611    

Slack (MET) :             19.611ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_7/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 0.606ns (5.854%)  route 9.746ns (94.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 29.416 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        6.854     9.611    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_7/SR[0]
    SLICE_X52Y166        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_7/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.655    29.416    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_7/clk_out3
    SLICE_X52Y166        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_7/q_reg/C
                         clock pessimism              0.569    29.985    
                         clock uncertainty           -0.155    29.830    
    SLICE_X52Y166        FDCE (Recov_fdce_C_CLR)     -0.607    29.223    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_7/q_reg
  -------------------------------------------------------------------
                         required time                         29.223    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                 19.611    

Slack (MET) :             19.611ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_8/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 0.606ns (5.854%)  route 9.746ns (94.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 29.416 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        6.854     9.611    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_8/SR[0]
    SLICE_X52Y166        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_8/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.655    29.416    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_8/clk_out3
    SLICE_X52Y166        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_8/q_reg/C
                         clock pessimism              0.569    29.985    
                         clock uncertainty           -0.155    29.830    
    SLICE_X52Y166        FDCE (Recov_fdce_C_CLR)     -0.607    29.223    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_8/q_reg
  -------------------------------------------------------------------
                         required time                         29.223    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                 19.611    

Slack (MET) :             19.611ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_9/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 0.606ns (5.854%)  route 9.746ns (94.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 29.416 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        6.854     9.611    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_9/SR[0]
    SLICE_X52Y166        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_9/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.655    29.416    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_9/clk_out3
    SLICE_X52Y166        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_9/q_reg/C
                         clock pessimism              0.569    29.985    
                         clock uncertainty           -0.155    29.830    
    SLICE_X52Y166        FDCE (Recov_fdce_C_CLR)     -0.607    29.223    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_9/q_reg
  -------------------------------------------------------------------
                         required time                         29.223    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                 19.611    

Slack (MET) :             19.705ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_10/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.193ns  (logic 0.606ns (5.945%)  route 9.587ns (94.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 29.422 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        6.695     9.452    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_10/SR[0]
    SLICE_X48Y168        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_10/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.661    29.422    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_10/clk_out3
    SLICE_X48Y168        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_10/q_reg/C
                         clock pessimism              0.497    29.920    
                         clock uncertainty           -0.155    29.764    
    SLICE_X48Y168        FDCE (Recov_fdce_C_CLR)     -0.607    29.157    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_10/q_reg
  -------------------------------------------------------------------
                         required time                         29.157    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                 19.705    

Slack (MET) :             19.705ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_12/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.193ns  (logic 0.606ns (5.945%)  route 9.587ns (94.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 29.422 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        6.695     9.452    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_12/SR[0]
    SLICE_X48Y168        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_12/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.661    29.422    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_12/clk_out3
    SLICE_X48Y168        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_12/q_reg/C
                         clock pessimism              0.497    29.920    
                         clock uncertainty           -0.155    29.764    
    SLICE_X48Y168        FDCE (Recov_fdce_C_CLR)     -0.607    29.157    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_12/q_reg
  -------------------------------------------------------------------
                         required time                         29.157    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                 19.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.185ns (17.326%)  route 0.883ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=115, routed)         0.672     0.294    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y142        LUT2 (Prop_lut2_I0_O)        0.044     0.338 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.210     0.548    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset_1
    SLICE_X56Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.828    -0.845    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X56Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.504    -0.341    
    SLICE_X56Y142        FDCE (Remov_fdce_C_CLR)     -0.129    -0.470    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.185ns (17.326%)  route 0.883ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=115, routed)         0.672     0.294    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y142        LUT2 (Prop_lut2_I0_O)        0.044     0.338 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.210     0.548    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset_1
    SLICE_X56Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.828    -0.845    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X56Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.504    -0.341    
    SLICE_X56Y142        FDCE (Remov_fdce_C_CLR)     -0.129    -0.470    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.185ns (17.326%)  route 0.883ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=115, routed)         0.672     0.294    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y142        LUT2 (Prop_lut2_I0_O)        0.044     0.338 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.210     0.548    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset_1
    SLICE_X56Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.828    -0.845    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X56Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.504    -0.341    
    SLICE_X56Y142        FDCE (Remov_fdce_C_CLR)     -0.129    -0.470    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.185ns (17.326%)  route 0.883ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=115, routed)         0.672     0.294    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y142        LUT2 (Prop_lut2_I0_O)        0.044     0.338 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.210     0.548    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X56Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.828    -0.845    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X56Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.504    -0.341    
    SLICE_X56Y142        FDCE (Remov_fdce_C_CLR)     -0.129    -0.470    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.185ns (17.326%)  route 0.883ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=115, routed)         0.672     0.294    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y142        LUT2 (Prop_lut2_I0_O)        0.044     0.338 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.210     0.548    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X57Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.828    -0.845    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X57Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.504    -0.341    
    SLICE_X57Y142        FDCE (Remov_fdce_C_CLR)     -0.154    -0.495    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.186ns (12.452%)  route 1.308ns (87.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         0.865     0.487    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X77Y125        LUT2 (Prop_lut2_I0_O)        0.045     0.532 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.442     0.974    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X80Y130        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.857    -0.815    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X80Y130        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.504    -0.311    
    SLICE_X80Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.378    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.186ns (12.452%)  route 1.308ns (87.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         0.865     0.487    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X77Y125        LUT2 (Prop_lut2_I0_O)        0.045     0.532 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.442     0.974    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X80Y130        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.857    -0.815    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X80Y130        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.504    -0.311    
    SLICE_X80Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.378    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.186ns (12.452%)  route 1.308ns (87.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         0.865     0.487    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X77Y125        LUT2 (Prop_lut2_I0_O)        0.045     0.532 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.442     0.974    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset
    SLICE_X80Y130        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.857    -0.815    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X80Y130        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.504    -0.311    
    SLICE_X80Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.378    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.186ns (12.452%)  route 1.308ns (87.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         0.865     0.487    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X77Y125        LUT2 (Prop_lut2_I0_O)        0.045     0.532 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.442     0.974    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X80Y130        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.857    -0.815    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X80Y130        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.504    -0.311    
    SLICE_X80Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.378    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.186ns (12.452%)  route 1.308ns (87.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         0.865     0.487    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X77Y125        LUT2 (Prop_lut2_I0_O)        0.045     0.532 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.442     0.974    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X81Y130        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.857    -0.815    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X81Y130        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.504    -0.311    
    SLICE_X81Y130        FDCE (Remov_fdce_C_CLR)     -0.092    -0.403    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  1.377    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       16.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.863ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.645ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.082ns  (logic 0.606ns (4.632%)  route 12.476ns (95.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 29.260 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        9.584    12.341    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/SR[0]
    SLICE_X44Y145        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.499    29.260    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/clk_out3
    SLICE_X44Y145        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/C
                         clock pessimism              0.488    29.748    
                         clock uncertainty           -0.155    29.593    
    SLICE_X44Y145        FDCE (Recov_fdce_C_CLR)     -0.607    28.986    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.986    
                         arrival time                         -12.341    
  -------------------------------------------------------------------
                         slack                                 16.645    

Slack (MET) :             18.351ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.566ns  (logic 0.606ns (5.239%)  route 10.960ns (94.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 29.441 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        8.068    10.826    E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/SR[0]
    SLICE_X29Y154        FDCE                                         f  E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.680    29.441    E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X29Y154        FDCE                                         r  E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.497    29.939    
                         clock uncertainty           -0.155    29.783    
    SLICE_X29Y154        FDCE (Recov_fdce_C_CLR)     -0.607    29.176    E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.176    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                 18.351    

Slack (MET) :             19.250ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_5/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.650ns  (logic 0.606ns (5.690%)  route 10.044ns (94.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 29.424 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        7.152     9.909    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_5/SR[0]
    SLICE_X43Y168        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_5/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.663    29.424    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_5/clk_out3
    SLICE_X43Y168        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_5/q_reg/C
                         clock pessimism              0.497    29.922    
                         clock uncertainty           -0.155    29.766    
    SLICE_X43Y168        FDCE (Recov_fdce_C_CLR)     -0.607    29.159    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_5/q_reg
  -------------------------------------------------------------------
                         required time                         29.159    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                 19.250    

Slack (MET) :             19.336ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_5/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.650ns  (logic 0.606ns (5.690%)  route 10.044ns (94.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 29.424 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        7.152     9.909    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_5/SR[0]
    SLICE_X42Y168        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_5/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.663    29.424    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_5/clk_out3
    SLICE_X42Y168        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_5/q_reg/C
                         clock pessimism              0.497    29.922    
                         clock uncertainty           -0.155    29.766    
    SLICE_X42Y168        FDCE (Recov_fdce_C_CLR)     -0.521    29.245    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_5/q_reg
  -------------------------------------------------------------------
                         required time                         29.245    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                 19.336    

Slack (MET) :             19.611ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_11/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 0.606ns (5.854%)  route 9.746ns (94.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 29.416 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        6.854     9.611    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_11/SR[0]
    SLICE_X52Y166        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_11/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.655    29.416    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_11/clk_out3
    SLICE_X52Y166        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_11/q_reg/C
                         clock pessimism              0.569    29.985    
                         clock uncertainty           -0.155    29.830    
    SLICE_X52Y166        FDCE (Recov_fdce_C_CLR)     -0.607    29.223    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_11/q_reg
  -------------------------------------------------------------------
                         required time                         29.223    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                 19.611    

Slack (MET) :             19.611ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_7/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 0.606ns (5.854%)  route 9.746ns (94.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 29.416 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        6.854     9.611    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_7/SR[0]
    SLICE_X52Y166        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_7/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.655    29.416    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_7/clk_out3
    SLICE_X52Y166        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_7/q_reg/C
                         clock pessimism              0.569    29.985    
                         clock uncertainty           -0.155    29.830    
    SLICE_X52Y166        FDCE (Recov_fdce_C_CLR)     -0.607    29.223    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_7/q_reg
  -------------------------------------------------------------------
                         required time                         29.223    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                 19.611    

Slack (MET) :             19.611ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_8/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 0.606ns (5.854%)  route 9.746ns (94.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 29.416 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        6.854     9.611    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_8/SR[0]
    SLICE_X52Y166        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_8/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.655    29.416    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_8/clk_out3
    SLICE_X52Y166        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_8/q_reg/C
                         clock pessimism              0.569    29.985    
                         clock uncertainty           -0.155    29.830    
    SLICE_X52Y166        FDCE (Recov_fdce_C_CLR)     -0.607    29.223    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_8/q_reg
  -------------------------------------------------------------------
                         required time                         29.223    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                 19.611    

Slack (MET) :             19.611ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_9/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 0.606ns (5.854%)  route 9.746ns (94.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 29.416 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        6.854     9.611    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_9/SR[0]
    SLICE_X52Y166        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_9/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.655    29.416    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_9/clk_out3
    SLICE_X52Y166        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_9/q_reg/C
                         clock pessimism              0.569    29.985    
                         clock uncertainty           -0.155    29.830    
    SLICE_X52Y166        FDCE (Recov_fdce_C_CLR)     -0.607    29.223    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_9/q_reg
  -------------------------------------------------------------------
                         required time                         29.223    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                 19.611    

Slack (MET) :             19.705ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_10/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.193ns  (logic 0.606ns (5.945%)  route 9.587ns (94.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 29.422 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        6.695     9.452    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_10/SR[0]
    SLICE_X48Y168        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_10/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.661    29.422    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_10/clk_out3
    SLICE_X48Y168        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_10/q_reg/C
                         clock pessimism              0.497    29.920    
                         clock uncertainty           -0.155    29.764    
    SLICE_X48Y168        FDCE (Recov_fdce_C_CLR)     -0.607    29.157    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_10/q_reg
  -------------------------------------------------------------------
                         required time                         29.157    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                 19.705    

Slack (MET) :             19.705ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_12/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.193ns  (logic 0.606ns (5.945%)  route 9.587ns (94.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 29.422 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        6.695     9.452    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_12/SR[0]
    SLICE_X48Y168        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_12/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.661    29.422    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_12/clk_out3
    SLICE_X48Y168        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_12/q_reg/C
                         clock pessimism              0.497    29.920    
                         clock uncertainty           -0.155    29.764    
    SLICE_X48Y168        FDCE (Recov_fdce_C_CLR)     -0.607    29.157    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_12/q_reg
  -------------------------------------------------------------------
                         required time                         29.157    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                 19.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.185ns (17.326%)  route 0.883ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=115, routed)         0.672     0.294    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y142        LUT2 (Prop_lut2_I0_O)        0.044     0.338 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.210     0.548    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset_1
    SLICE_X56Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.828    -0.845    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X56Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.504    -0.341    
                         clock uncertainty            0.155    -0.186    
    SLICE_X56Y142        FDCE (Remov_fdce_C_CLR)     -0.129    -0.315    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.185ns (17.326%)  route 0.883ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=115, routed)         0.672     0.294    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y142        LUT2 (Prop_lut2_I0_O)        0.044     0.338 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.210     0.548    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset_1
    SLICE_X56Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.828    -0.845    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X56Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.504    -0.341    
                         clock uncertainty            0.155    -0.186    
    SLICE_X56Y142        FDCE (Remov_fdce_C_CLR)     -0.129    -0.315    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.185ns (17.326%)  route 0.883ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=115, routed)         0.672     0.294    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y142        LUT2 (Prop_lut2_I0_O)        0.044     0.338 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.210     0.548    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset_1
    SLICE_X56Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.828    -0.845    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X56Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.504    -0.341    
                         clock uncertainty            0.155    -0.186    
    SLICE_X56Y142        FDCE (Remov_fdce_C_CLR)     -0.129    -0.315    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.185ns (17.326%)  route 0.883ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=115, routed)         0.672     0.294    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y142        LUT2 (Prop_lut2_I0_O)        0.044     0.338 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.210     0.548    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X56Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.828    -0.845    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X56Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.504    -0.341    
                         clock uncertainty            0.155    -0.186    
    SLICE_X56Y142        FDCE (Remov_fdce_C_CLR)     -0.129    -0.315    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.185ns (17.326%)  route 0.883ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=115, routed)         0.672     0.294    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y142        LUT2 (Prop_lut2_I0_O)        0.044     0.338 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.210     0.548    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X57Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.828    -0.845    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X57Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.504    -0.341    
                         clock uncertainty            0.155    -0.186    
    SLICE_X57Y142        FDCE (Remov_fdce_C_CLR)     -0.154    -0.340    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.186ns (12.452%)  route 1.308ns (87.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         0.865     0.487    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X77Y125        LUT2 (Prop_lut2_I0_O)        0.045     0.532 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.442     0.974    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X80Y130        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.857    -0.815    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X80Y130        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.504    -0.311    
                         clock uncertainty            0.155    -0.156    
    SLICE_X80Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.223    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.186ns (12.452%)  route 1.308ns (87.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         0.865     0.487    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X77Y125        LUT2 (Prop_lut2_I0_O)        0.045     0.532 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.442     0.974    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X80Y130        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.857    -0.815    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X80Y130        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.504    -0.311    
                         clock uncertainty            0.155    -0.156    
    SLICE_X80Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.223    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.186ns (12.452%)  route 1.308ns (87.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         0.865     0.487    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X77Y125        LUT2 (Prop_lut2_I0_O)        0.045     0.532 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.442     0.974    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset
    SLICE_X80Y130        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.857    -0.815    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X80Y130        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.504    -0.311    
                         clock uncertainty            0.155    -0.156    
    SLICE_X80Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.223    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.186ns (12.452%)  route 1.308ns (87.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         0.865     0.487    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X77Y125        LUT2 (Prop_lut2_I0_O)        0.045     0.532 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.442     0.974    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X80Y130        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.857    -0.815    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X80Y130        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.504    -0.311    
                         clock uncertainty            0.155    -0.156    
    SLICE_X80Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.223    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.222ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.186ns (12.452%)  route 1.308ns (87.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         0.865     0.487    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X77Y125        LUT2 (Prop_lut2_I0_O)        0.045     0.532 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.442     0.974    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X81Y130        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.857    -0.815    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X81Y130        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.504    -0.311    
                         clock uncertainty            0.155    -0.156    
    SLICE_X81Y130        FDCE (Remov_fdce_C_CLR)     -0.092    -0.248    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  1.222    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       16.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.863ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.645ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.082ns  (logic 0.606ns (4.632%)  route 12.476ns (95.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 29.260 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        9.584    12.341    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/SR[0]
    SLICE_X44Y145        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.499    29.260    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/clk_out3
    SLICE_X44Y145        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/C
                         clock pessimism              0.488    29.748    
                         clock uncertainty           -0.155    29.593    
    SLICE_X44Y145        FDCE (Recov_fdce_C_CLR)     -0.607    28.986    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.986    
                         arrival time                         -12.341    
  -------------------------------------------------------------------
                         slack                                 16.645    

Slack (MET) :             18.351ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        11.566ns  (logic 0.606ns (5.239%)  route 10.960ns (94.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 29.441 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        8.068    10.826    E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/SR[0]
    SLICE_X29Y154        FDCE                                         f  E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.680    29.441    E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X29Y154        FDCE                                         r  E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.497    29.939    
                         clock uncertainty           -0.155    29.783    
    SLICE_X29Y154        FDCE (Recov_fdce_C_CLR)     -0.607    29.176    E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.176    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                 18.351    

Slack (MET) :             19.250ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_5/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.650ns  (logic 0.606ns (5.690%)  route 10.044ns (94.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 29.424 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        7.152     9.909    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_5/SR[0]
    SLICE_X43Y168        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_5/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.663    29.424    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_5/clk_out3
    SLICE_X43Y168        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_5/q_reg/C
                         clock pessimism              0.497    29.922    
                         clock uncertainty           -0.155    29.766    
    SLICE_X43Y168        FDCE (Recov_fdce_C_CLR)     -0.607    29.159    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_5/q_reg
  -------------------------------------------------------------------
                         required time                         29.159    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                 19.250    

Slack (MET) :             19.336ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_5/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.650ns  (logic 0.606ns (5.690%)  route 10.044ns (94.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 29.424 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        7.152     9.909    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_5/SR[0]
    SLICE_X42Y168        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_5/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.663    29.424    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_5/clk_out3
    SLICE_X42Y168        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_5/q_reg/C
                         clock pessimism              0.497    29.922    
                         clock uncertainty           -0.155    29.766    
    SLICE_X42Y168        FDCE (Recov_fdce_C_CLR)     -0.521    29.245    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_5/q_reg
  -------------------------------------------------------------------
                         required time                         29.245    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                 19.336    

Slack (MET) :             19.611ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_11/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 0.606ns (5.854%)  route 9.746ns (94.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 29.416 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        6.854     9.611    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_11/SR[0]
    SLICE_X52Y166        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_11/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.655    29.416    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_11/clk_out3
    SLICE_X52Y166        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_11/q_reg/C
                         clock pessimism              0.569    29.985    
                         clock uncertainty           -0.155    29.830    
    SLICE_X52Y166        FDCE (Recov_fdce_C_CLR)     -0.607    29.223    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_11/q_reg
  -------------------------------------------------------------------
                         required time                         29.223    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                 19.611    

Slack (MET) :             19.611ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_7/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 0.606ns (5.854%)  route 9.746ns (94.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 29.416 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        6.854     9.611    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_7/SR[0]
    SLICE_X52Y166        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_7/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.655    29.416    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_7/clk_out3
    SLICE_X52Y166        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_7/q_reg/C
                         clock pessimism              0.569    29.985    
                         clock uncertainty           -0.155    29.830    
    SLICE_X52Y166        FDCE (Recov_fdce_C_CLR)     -0.607    29.223    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_7/q_reg
  -------------------------------------------------------------------
                         required time                         29.223    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                 19.611    

Slack (MET) :             19.611ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_8/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 0.606ns (5.854%)  route 9.746ns (94.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 29.416 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        6.854     9.611    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_8/SR[0]
    SLICE_X52Y166        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_8/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.655    29.416    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_8/clk_out3
    SLICE_X52Y166        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_8/q_reg/C
                         clock pessimism              0.569    29.985    
                         clock uncertainty           -0.155    29.830    
    SLICE_X52Y166        FDCE (Recov_fdce_C_CLR)     -0.607    29.223    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_8/q_reg
  -------------------------------------------------------------------
                         required time                         29.223    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                 19.611    

Slack (MET) :             19.611ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_9/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 0.606ns (5.854%)  route 9.746ns (94.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 29.416 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        6.854     9.611    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_9/SR[0]
    SLICE_X52Y166        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_9/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.655    29.416    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_9/clk_out3
    SLICE_X52Y166        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_9/q_reg/C
                         clock pessimism              0.569    29.985    
                         clock uncertainty           -0.155    29.830    
    SLICE_X52Y166        FDCE (Recov_fdce_C_CLR)     -0.607    29.223    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_9/q_reg
  -------------------------------------------------------------------
                         required time                         29.223    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                 19.611    

Slack (MET) :             19.705ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_10/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.193ns  (logic 0.606ns (5.945%)  route 9.587ns (94.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 29.422 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        6.695     9.452    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_10/SR[0]
    SLICE_X48Y168        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_10/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.661    29.422    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_10/clk_out3
    SLICE_X48Y168        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_10/q_reg/C
                         clock pessimism              0.497    29.920    
                         clock uncertainty           -0.155    29.764    
    SLICE_X48Y168        FDCE (Recov_fdce_C_CLR)     -0.607    29.157    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_10/q_reg
  -------------------------------------------------------------------
                         required time                         29.157    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                 19.705    

Slack (MET) :             19.705ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_12/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        10.193ns  (logic 0.606ns (5.945%)  route 9.587ns (94.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 29.422 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        6.695     9.452    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_12/SR[0]
    SLICE_X48Y168        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_12/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.661    29.422    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_12/clk_out3
    SLICE_X48Y168        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_12/q_reg/C
                         clock pessimism              0.497    29.920    
                         clock uncertainty           -0.155    29.764    
    SLICE_X48Y168        FDCE (Recov_fdce_C_CLR)     -0.607    29.157    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_12/q_reg
  -------------------------------------------------------------------
                         required time                         29.157    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                 19.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.185ns (17.326%)  route 0.883ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=115, routed)         0.672     0.294    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y142        LUT2 (Prop_lut2_I0_O)        0.044     0.338 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.210     0.548    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset_1
    SLICE_X56Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.828    -0.845    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X56Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.504    -0.341    
                         clock uncertainty            0.155    -0.186    
    SLICE_X56Y142        FDCE (Remov_fdce_C_CLR)     -0.129    -0.315    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.185ns (17.326%)  route 0.883ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=115, routed)         0.672     0.294    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y142        LUT2 (Prop_lut2_I0_O)        0.044     0.338 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.210     0.548    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset_1
    SLICE_X56Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.828    -0.845    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X56Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.504    -0.341    
                         clock uncertainty            0.155    -0.186    
    SLICE_X56Y142        FDCE (Remov_fdce_C_CLR)     -0.129    -0.315    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.185ns (17.326%)  route 0.883ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=115, routed)         0.672     0.294    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y142        LUT2 (Prop_lut2_I0_O)        0.044     0.338 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.210     0.548    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset_1
    SLICE_X56Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.828    -0.845    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X56Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.504    -0.341    
                         clock uncertainty            0.155    -0.186    
    SLICE_X56Y142        FDCE (Remov_fdce_C_CLR)     -0.129    -0.315    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.185ns (17.326%)  route 0.883ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=115, routed)         0.672     0.294    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y142        LUT2 (Prop_lut2_I0_O)        0.044     0.338 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.210     0.548    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X56Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.828    -0.845    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X56Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.504    -0.341    
                         clock uncertainty            0.155    -0.186    
    SLICE_X56Y142        FDCE (Remov_fdce_C_CLR)     -0.129    -0.315    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.185ns (17.326%)  route 0.883ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=115, routed)         0.672     0.294    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y142        LUT2 (Prop_lut2_I0_O)        0.044     0.338 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.210     0.548    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X57Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.828    -0.845    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X57Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.504    -0.341    
                         clock uncertainty            0.155    -0.186    
    SLICE_X57Y142        FDCE (Remov_fdce_C_CLR)     -0.154    -0.340    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.186ns (12.452%)  route 1.308ns (87.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         0.865     0.487    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X77Y125        LUT2 (Prop_lut2_I0_O)        0.045     0.532 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.442     0.974    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X80Y130        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.857    -0.815    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X80Y130        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.504    -0.311    
                         clock uncertainty            0.155    -0.156    
    SLICE_X80Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.223    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.186ns (12.452%)  route 1.308ns (87.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         0.865     0.487    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X77Y125        LUT2 (Prop_lut2_I0_O)        0.045     0.532 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.442     0.974    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X80Y130        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.857    -0.815    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X80Y130        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.504    -0.311    
                         clock uncertainty            0.155    -0.156    
    SLICE_X80Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.223    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.186ns (12.452%)  route 1.308ns (87.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         0.865     0.487    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X77Y125        LUT2 (Prop_lut2_I0_O)        0.045     0.532 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.442     0.974    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset
    SLICE_X80Y130        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.857    -0.815    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X80Y130        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.504    -0.311    
                         clock uncertainty            0.155    -0.156    
    SLICE_X80Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.223    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.186ns (12.452%)  route 1.308ns (87.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         0.865     0.487    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X77Y125        LUT2 (Prop_lut2_I0_O)        0.045     0.532 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.442     0.974    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X80Y130        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.857    -0.815    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X80Y130        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.504    -0.311    
                         clock uncertainty            0.155    -0.156    
    SLICE_X80Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.223    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.222ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.186ns (12.452%)  route 1.308ns (87.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         0.865     0.487    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X77Y125        LUT2 (Prop_lut2_I0_O)        0.045     0.532 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.442     0.974    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X81Y130        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.857    -0.815    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X81Y130        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.504    -0.311    
                         clock uncertainty            0.155    -0.156    
    SLICE_X81Y130        FDCE (Remov_fdce_C_CLR)     -0.092    -0.248    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  1.222    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       16.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.647ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.082ns  (logic 0.606ns (4.632%)  route 12.476ns (95.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 29.260 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        9.584    12.341    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/SR[0]
    SLICE_X44Y145        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.499    29.260    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/clk_out3
    SLICE_X44Y145        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/C
                         clock pessimism              0.488    29.748    
                         clock uncertainty           -0.153    29.595    
    SLICE_X44Y145        FDCE (Recov_fdce_C_CLR)     -0.607    28.988    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.988    
                         arrival time                         -12.341    
  -------------------------------------------------------------------
                         slack                                 16.647    

Slack (MET) :             18.353ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.566ns  (logic 0.606ns (5.239%)  route 10.960ns (94.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 29.441 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        8.068    10.826    E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/SR[0]
    SLICE_X29Y154        FDCE                                         f  E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.680    29.441    E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X29Y154        FDCE                                         r  E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.497    29.939    
                         clock uncertainty           -0.153    29.785    
    SLICE_X29Y154        FDCE (Recov_fdce_C_CLR)     -0.607    29.178    E300ArtyDevKitPlatform/sys/uart_1_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.178    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                 18.353    

Slack (MET) :             19.252ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_5/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.650ns  (logic 0.606ns (5.690%)  route 10.044ns (94.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 29.424 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        7.152     9.909    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_5/SR[0]
    SLICE_X43Y168        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_5/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.663    29.424    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_5/clk_out3
    SLICE_X43Y168        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_5/q_reg/C
                         clock pessimism              0.497    29.922    
                         clock uncertainty           -0.153    29.768    
    SLICE_X43Y168        FDCE (Recov_fdce_C_CLR)     -0.607    29.161    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_5/q_reg
  -------------------------------------------------------------------
                         required time                         29.161    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                 19.252    

Slack (MET) :             19.338ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_5/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.650ns  (logic 0.606ns (5.690%)  route 10.044ns (94.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 29.424 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        7.152     9.909    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_5/SR[0]
    SLICE_X42Y168        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_5/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.663    29.424    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_5/clk_out3
    SLICE_X42Y168        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_5/q_reg/C
                         clock pessimism              0.497    29.922    
                         clock uncertainty           -0.153    29.768    
    SLICE_X42Y168        FDCE (Recov_fdce_C_CLR)     -0.521    29.247    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_5/q_reg
  -------------------------------------------------------------------
                         required time                         29.247    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                 19.338    

Slack (MET) :             19.613ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_11/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 0.606ns (5.854%)  route 9.746ns (94.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 29.416 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        6.854     9.611    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_11/SR[0]
    SLICE_X52Y166        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_11/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.655    29.416    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_11/clk_out3
    SLICE_X52Y166        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_11/q_reg/C
                         clock pessimism              0.569    29.985    
                         clock uncertainty           -0.153    29.832    
    SLICE_X52Y166        FDCE (Recov_fdce_C_CLR)     -0.607    29.225    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_11/q_reg
  -------------------------------------------------------------------
                         required time                         29.225    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                 19.613    

Slack (MET) :             19.613ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_7/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 0.606ns (5.854%)  route 9.746ns (94.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 29.416 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        6.854     9.611    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_7/SR[0]
    SLICE_X52Y166        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_7/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.655    29.416    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_7/clk_out3
    SLICE_X52Y166        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_7/q_reg/C
                         clock pessimism              0.569    29.985    
                         clock uncertainty           -0.153    29.832    
    SLICE_X52Y166        FDCE (Recov_fdce_C_CLR)     -0.607    29.225    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_7/q_reg
  -------------------------------------------------------------------
                         required time                         29.225    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                 19.613    

Slack (MET) :             19.613ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_8/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 0.606ns (5.854%)  route 9.746ns (94.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 29.416 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        6.854     9.611    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_8/SR[0]
    SLICE_X52Y166        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_8/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.655    29.416    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_8/clk_out3
    SLICE_X52Y166        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_8/q_reg/C
                         clock pessimism              0.569    29.985    
                         clock uncertainty           -0.153    29.832    
    SLICE_X52Y166        FDCE (Recov_fdce_C_CLR)     -0.607    29.225    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_8/q_reg
  -------------------------------------------------------------------
                         required time                         29.225    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                 19.613    

Slack (MET) :             19.613ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_9/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 0.606ns (5.854%)  route 9.746ns (94.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 29.416 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        6.854     9.611    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_9/SR[0]
    SLICE_X52Y166        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_9/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.655    29.416    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_9/clk_out3
    SLICE_X52Y166        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_9/q_reg/C
                         clock pessimism              0.569    29.985    
                         clock uncertainty           -0.153    29.832    
    SLICE_X52Y166        FDCE (Recov_fdce_C_CLR)     -0.607    29.225    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_9/q_reg
  -------------------------------------------------------------------
                         required time                         29.225    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                 19.613    

Slack (MET) :             19.707ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_10/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.193ns  (logic 0.606ns (5.945%)  route 9.587ns (94.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 29.422 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        6.695     9.452    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_10/SR[0]
    SLICE_X48Y168        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_10/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.661    29.422    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_10/clk_out3
    SLICE_X48Y168        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_10/q_reg/C
                         clock pessimism              0.497    29.920    
                         clock uncertainty           -0.153    29.766    
    SLICE_X48Y168        FDCE (Recov_fdce_C_CLR)     -0.607    29.159    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_10/q_reg
  -------------------------------------------------------------------
                         required time                         29.159    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                 19.707    

Slack (MET) :             19.707ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_12/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.193ns  (logic 0.606ns (5.945%)  route 9.587ns (94.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 29.422 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.799    -0.741    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         2.892     2.607    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X26Y181        LUT1 (Prop_lut1_I0_O)        0.150     2.757 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/asociated[63]_i_1/O
                         net (fo=4012, routed)        6.695     9.452    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_12/SR[0]
    SLICE_X48Y168        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_12/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       1.661    29.422    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_12/clk_out3
    SLICE_X48Y168        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_12/q_reg/C
                         clock pessimism              0.497    29.920    
                         clock uncertainty           -0.153    29.766    
    SLICE_X48Y168        FDCE (Recov_fdce_C_CLR)     -0.607    29.159    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_12/q_reg
  -------------------------------------------------------------------
                         required time                         29.159    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                 19.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.185ns (17.326%)  route 0.883ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=115, routed)         0.672     0.294    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y142        LUT2 (Prop_lut2_I0_O)        0.044     0.338 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.210     0.548    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset_1
    SLICE_X56Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.828    -0.845    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X56Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.504    -0.341    
    SLICE_X56Y142        FDCE (Remov_fdce_C_CLR)     -0.129    -0.470    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.185ns (17.326%)  route 0.883ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=115, routed)         0.672     0.294    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y142        LUT2 (Prop_lut2_I0_O)        0.044     0.338 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.210     0.548    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset_1
    SLICE_X56Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.828    -0.845    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X56Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.504    -0.341    
    SLICE_X56Y142        FDCE (Remov_fdce_C_CLR)     -0.129    -0.470    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.185ns (17.326%)  route 0.883ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=115, routed)         0.672     0.294    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y142        LUT2 (Prop_lut2_I0_O)        0.044     0.338 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.210     0.548    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset_1
    SLICE_X56Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.828    -0.845    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X56Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.504    -0.341    
    SLICE_X56Y142        FDCE (Remov_fdce_C_CLR)     -0.129    -0.470    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.185ns (17.326%)  route 0.883ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=115, routed)         0.672     0.294    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y142        LUT2 (Prop_lut2_I0_O)        0.044     0.338 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.210     0.548    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X56Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.828    -0.845    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X56Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.504    -0.341    
    SLICE_X56Y142        FDCE (Remov_fdce_C_CLR)     -0.129    -0.470    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.185ns (17.326%)  route 0.883ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=115, routed)         0.672     0.294    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X59Y142        LUT2 (Prop_lut2_I0_O)        0.044     0.338 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__89/O
                         net (fo=5, routed)           0.210     0.548    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset_1
    SLICE_X57Y142        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.828    -0.845    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X57Y142        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.504    -0.341    
    SLICE_X57Y142        FDCE (Remov_fdce_C_CLR)     -0.154    -0.495    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.186ns (12.452%)  route 1.308ns (87.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         0.865     0.487    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X77Y125        LUT2 (Prop_lut2_I0_O)        0.045     0.532 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.442     0.974    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X80Y130        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.857    -0.815    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X80Y130        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.504    -0.311    
    SLICE_X80Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.378    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.186ns (12.452%)  route 1.308ns (87.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         0.865     0.487    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X77Y125        LUT2 (Prop_lut2_I0_O)        0.045     0.532 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.442     0.974    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X80Y130        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.857    -0.815    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X80Y130        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.504    -0.311    
    SLICE_X80Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.378    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.186ns (12.452%)  route 1.308ns (87.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         0.865     0.487    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X77Y125        LUT2 (Prop_lut2_I0_O)        0.045     0.532 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.442     0.974    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset
    SLICE_X80Y130        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.857    -0.815    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X80Y130        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.504    -0.311    
    SLICE_X80Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.378    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.186ns (12.452%)  route 1.308ns (87.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         0.865     0.487    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X77Y125        LUT2 (Prop_lut2_I0_O)        0.045     0.532 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.442     0.974    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X80Y130        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.857    -0.815    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X80Y130        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.504    -0.311    
    SLICE_X80Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.378    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.186ns (12.452%)  route 1.308ns (87.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.644    -0.520    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X63Y154        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=114, routed)         0.865     0.487    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X77Y125        LUT2 (Prop_lut2_I0_O)        0.045     0.532 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.442     0.974    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X81Y130        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12865, routed)       0.857    -0.815    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X81Y130        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.504    -0.311    
    SLICE_X81Y130        FDCE (Remov_fdce_C_CLR)     -0.092    -0.403    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  1.377    





