
-- VHDL Instantiation Created from source file tbRam.vhd -- 09:20:32 04/27/2013
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT tbRam
	PORT(       
		);
	END COMPONENT;

	Inst_tbRam: tbRam PORT MAP(
	);


