Protel Design System Design Rule Check
PCB File : C:\Users\louis\Documents\PCB ADVANCED\PCB-ADVANCED\PCB_ADVANCED\PCB1.PcbDoc
Date     : 9-11-2023
Time     : 00:35:38

Processing Rule : Clearance Constraint (Gap=0.15mm) (WithinRoom('BGAFANOUT')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.15mm) (All),(All)
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Text "1
" (81.893mm,65.638mm) on L1 (Sig+GND) And Track (80.75mm,65.5mm)(80.75mm,71.25mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Text "1
" (81.893mm,65.638mm) on L1 (Sig+GND) And Track (80.75mm,65.5mm)(81.75mm,65.5mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Text "1
" (81.893mm,65.638mm) on L1 (Sig+GND) And Track (81.75mm,65.5mm)(81.75mm,71.25mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Text "2" (81.884mm,66.996mm) on L2 (GND) And Track (80.75mm,65.5mm)(80.75mm,71.25mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Text "2" (81.884mm,66.996mm) on L2 (GND) And Track (81.75mm,65.5mm)(81.75mm,71.25mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Text "3" (81.907mm,68.621mm) on L3 (PWR) And Track (80.75mm,65.5mm)(80.75mm,71.25mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Text "3" (81.907mm,68.621mm) on L3 (PWR) And Track (81.75mm,65.5mm)(81.75mm,71.25mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Text "4
" (81.805mm,70.055mm) on L4 (Sig+GND) And Track (80.75mm,65.5mm)(80.75mm,71.25mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Text "4
" (81.805mm,70.055mm) on L4 (Sig+GND) And Track (80.75mm,71.25mm)(81.75mm,71.25mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.15mm) Between Text "4
" (81.805mm,70.055mm) on L4 (Sig+GND) And Track (81.75mm,65.5mm)(81.75mm,71.25mm) on Keep-Out Layer 
Rule Violations :10

Processing Rule : Clearance Constraint (Gap=1mm) (IsStitchingVia and InNet('GND')),((IsVia and (Not IsStitchingVia)) Or IsPad)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.1mm) (Max=10mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.15mm) (Max=0.6mm) (Preferred=0.254mm) (WithinRoom('BGAFANOUT'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad MH600-1(79.5mm,4mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad MH601-1(4mm,4mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad MH602-1(4mm,96mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad MH603-1(79.5mm,96mm) on Multi-Layer Actual Hole Size = 3.2mm
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad C201-1(46.62mm,58.546mm) on L4 (Sig+GND) And Pad C201-2(46.62mm,57.586mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad C202-1(46.62mm,60.578mm) on L4 (Sig+GND) And Pad C202-2(46.62mm,59.618mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad C203-1(46.62mm,62.61mm) on L4 (Sig+GND) And Pad C203-2(46.62mm,61.65mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.24mm < 0.254mm) Between Pad C204-2(39.65mm,59.49mm) on L4 (Sig+GND) And Pad C206-1(39.889mm,58.447mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.24mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad C205-1(39.889mm,63.499mm) on L4 (Sig+GND) And Pad C205-2(39.889mm,62.539mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad C206-1(39.889mm,58.447mm) on L4 (Sig+GND) And Pad C206-2(39.889mm,57.487mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad C208-1(43.699mm,60.324mm) on L4 (Sig+GND) And Pad C208-2(43.699mm,59.364mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad C209-1(42.683mm,55.554mm) on L4 (Sig+GND) And Pad C209-2(42.683mm,56.514mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C306-1(16.69mm,30.6mm) on L4 (Sig+GND) And Pad C308-1(16.69mm,29.2mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C306-2(18.21mm,30.6mm) on L4 (Sig+GND) And Pad C308-2(18.21mm,29.2mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C307-1(16.69mm,27.8mm) on L4 (Sig+GND) And Pad C308-1(16.69mm,29.2mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C307-2(18.21mm,27.8mm) on L4 (Sig+GND) And Pad C308-2(18.21mm,29.2mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C310-1(16.69mm,26.3mm) on L4 (Sig+GND) And Pad C311-1(16.69mm,24.9mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C310-2(18.21mm,26.3mm) on L4 (Sig+GND) And Pad C311-2(18.21mm,24.9mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad C401-2(41.575mm,52mm) on L4 (Sig+GND) And Pad C513-1(42.9mm,50.74mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C401-2(41.575mm,52mm) on L4 (Sig+GND) And Pad C513-2(42.9mm,52.26mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad C500-1(38.337mm,60.352mm) on L4 (Sig+GND) And Pad C500-2(37.377mm,60.352mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad C501-1(38.337mm,58.701mm) on L4 (Sig+GND) And Pad C501-2(37.377mm,58.701mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad C502-1(37.377mm,57.431mm) on L4 (Sig+GND) And Pad C502-2(38.337mm,57.431mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad C503-1(37.377mm,55.653mm) on L4 (Sig+GND) And Pad C503-2(38.337mm,55.653mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad C504-1(38.337mm,54.383mm) on L4 (Sig+GND) And Pad C504-2(37.377mm,54.383mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad C505-1(38.337mm,52.605mm) on L4 (Sig+GND) And Pad C505-2(37.377mm,52.605mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad C506-1(44.15mm,50.74mm) on L4 (Sig+GND) And Pad C513-1(42.9mm,50.74mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad C506-2(44.15mm,52.26mm) on L4 (Sig+GND) And Pad C513-2(42.9mm,52.26mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad C507-1(48.807mm,58.574mm) on L4 (Sig+GND) And Pad C507-2(49.767mm,58.574mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad C508-1(48.807mm,52.605mm) on L4 (Sig+GND) And Pad C508-2(49.767mm,52.605mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad C509-1(48.807mm,54.383mm) on L4 (Sig+GND) And Pad C509-2(49.767mm,54.383mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad C510-1(49.767mm,57.304mm) on L4 (Sig+GND) And Pad C510-2(48.807mm,57.304mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad C511-1(49.767mm,55.653mm) on L4 (Sig+GND) And Pad C511-2(48.807mm,55.653mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad C512-1(48.807mm,60.352mm) on L4 (Sig+GND) And Pad C512-2(49.767mm,60.352mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D100-1(42.2mm,9.1mm) on L1 (Sig+GND) And Pad D100-2(43.15mm,9.1mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D100-2(43.15mm,9.1mm) on L1 (Sig+GND) And Pad D100-3(44.1mm,9.1mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D100-4(44.1mm,11.4mm) on L1 (Sig+GND) And Pad D100-5(43.15mm,11.4mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D100-5(43.15mm,11.4mm) on L1 (Sig+GND) And Pad D100-6(42.2mm,11.4mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad D608-1(17.8mm,73.95mm) on L1 (Sig+GND) And Pad D608-2(17.8mm,73mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad D608-2(17.8mm,73mm) on L1 (Sig+GND) And Pad D608-3(17.8mm,72.05mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad D608-4(20.5mm,72.05mm) on L1 (Sig+GND) And Pad D608-5(20.5mm,73mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad D608-5(20.5mm,73mm) on L1 (Sig+GND) And Pad D608-6(20.5mm,73.95mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad D609-1(7.186mm,74mm) on L4 (Sig+GND) And Pad D609-2(7.186mm,73.05mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad D609-2(7.186mm,73.05mm) on L4 (Sig+GND) And Pad D609-3(7.186mm,72.1mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad D609-4(4.486mm,72.1mm) on L4 (Sig+GND) And Pad D609-5(4.486mm,73.05mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad D609-5(4.486mm,73.05mm) on L4 (Sig+GND) And Pad D609-6(4.486mm,74mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad D610-1(17.8mm,49.7mm) on L1 (Sig+GND) And Pad D610-2(17.8mm,48.75mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad D610-2(17.8mm,48.75mm) on L1 (Sig+GND) And Pad D610-3(17.8mm,47.8mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad D610-4(20.5mm,47.8mm) on L1 (Sig+GND) And Pad D610-5(20.5mm,48.75mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad D610-5(20.5mm,48.75mm) on L1 (Sig+GND) And Pad D610-6(20.5mm,49.7mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad D611-1(6.984mm,49.7mm) on L4 (Sig+GND) And Pad D611-2(6.984mm,48.75mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad D611-2(6.984mm,48.75mm) on L4 (Sig+GND) And Pad D611-3(6.984mm,47.8mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad D611-4(4.284mm,47.8mm) on L4 (Sig+GND) And Pad D611-5(4.284mm,48.75mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad D611-5(4.284mm,48.75mm) on L4 (Sig+GND) And Pad D611-6(4.284mm,49.7mm) on L4 (Sig+GND) [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J100-1(42.25mm,4.3mm) on L1 (Sig+GND) And Pad J100-2(42.9mm,4.3mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.042mm < 0.254mm) Between Pad J100-1(42.25mm,4.3mm) on L1 (Sig+GND) And Pad J100-6(41.23mm,3.73mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.042mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J100-2(42.9mm,4.3mm) on L1 (Sig+GND) And Pad J100-3(43.55mm,4.3mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J100-3(43.55mm,4.3mm) on L1 (Sig+GND) And Pad J100-4(44.2mm,4.3mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J100-4(44.2mm,4.3mm) on L1 (Sig+GND) And Pad J100-5(44.85mm,4.3mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.042mm < 0.254mm) Between Pad J100-5(44.85mm,4.3mm) on L1 (Sig+GND) And Pad J100-7(45.87mm,3.73mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.042mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SW400-1(5.345mm,15.68mm) on Multi-Layer And Pad SW400-2(5.345mm,17.68mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad SW400-1(5.345mm,15.68mm) on Multi-Layer And Via (5.345mm,13.58mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SW400-2(5.345mm,17.68mm) on Multi-Layer And Pad SW400-3(5.345mm,19.68mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad SW400-3(5.345mm,19.68mm) on Multi-Layer And Via (5.345mm,21.78mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SW600-1(73.187mm,86.673mm) on Multi-Layer And Pad SW600-2(73.187mm,88.673mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad SW600-1(73.187mm,86.673mm) on Multi-Layer And Via (73.187mm,84.573mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SW600-2(73.187mm,88.673mm) on Multi-Layer And Pad SW600-3(73.187mm,90.673mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad SW600-3(73.187mm,90.673mm) on Multi-Layer And Via (73.187mm,92.773mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SW601-1(64.388mm,86.673mm) on Multi-Layer And Pad SW601-2(64.388mm,88.673mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad SW601-1(64.388mm,86.673mm) on Multi-Layer And Via (64.388mm,84.573mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SW601-2(64.388mm,88.673mm) on Multi-Layer And Pad SW601-3(64.388mm,90.673mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad SW601-3(64.388mm,90.673mm) on Multi-Layer And Via (64.388mm,92.773mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SW602-1(55.588mm,86.673mm) on Multi-Layer And Pad SW602-2(55.588mm,88.673mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad SW602-1(55.588mm,86.673mm) on Multi-Layer And Via (55.588mm,84.573mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SW602-2(55.588mm,88.673mm) on Multi-Layer And Pad SW602-3(55.588mm,90.673mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad SW602-3(55.588mm,90.673mm) on Multi-Layer And Via (55.588mm,92.773mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SW603-1(46.789mm,86.673mm) on Multi-Layer And Pad SW603-2(46.789mm,88.673mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad SW603-1(46.789mm,86.673mm) on Multi-Layer And Via (46.789mm,84.573mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SW603-2(46.789mm,88.673mm) on Multi-Layer And Pad SW603-3(46.789mm,90.673mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad SW603-3(46.789mm,90.673mm) on Multi-Layer And Via (46.789mm,92.773mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SW604-1(37.99mm,86.673mm) on Multi-Layer And Pad SW604-2(37.99mm,88.673mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad SW604-1(37.99mm,86.673mm) on Multi-Layer And Via (37.99mm,84.573mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SW604-2(37.99mm,88.673mm) on Multi-Layer And Pad SW604-3(37.99mm,90.673mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad SW604-3(37.99mm,90.673mm) on Multi-Layer And Via (37.99mm,92.773mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SW605-1(29.191mm,86.673mm) on Multi-Layer And Pad SW605-2(29.191mm,88.673mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad SW605-1(29.191mm,86.673mm) on Multi-Layer And Via (29.191mm,84.573mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SW605-2(29.191mm,88.673mm) on Multi-Layer And Pad SW605-3(29.191mm,90.673mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad SW605-3(29.191mm,90.673mm) on Multi-Layer And Via (29.191mm,92.773mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SW606-1(20.391mm,86.673mm) on Multi-Layer And Pad SW606-2(20.391mm,88.673mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad SW606-1(20.391mm,86.673mm) on Multi-Layer And Via (20.391mm,84.573mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SW606-2(20.391mm,88.673mm) on Multi-Layer And Pad SW606-3(20.391mm,90.673mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad SW606-3(20.391mm,90.673mm) on Multi-Layer And Via (20.391mm,92.773mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SW607-1(11.592mm,86.673mm) on Multi-Layer And Pad SW607-2(11.592mm,88.673mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad SW607-1(11.592mm,86.673mm) on Multi-Layer And Via (11.592mm,84.573mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SW607-2(11.592mm,88.673mm) on Multi-Layer And Pad SW607-3(11.592mm,90.673mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad SW607-3(11.592mm,90.673mm) on Multi-Layer And Via (11.592mm,92.773mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Pad U100-1(63.503mm,22.47mm) on L1 (Sig+GND) And Pad U100-20(64.203mm,23.17mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U100-1(63.503mm,22.47mm) on L1 (Sig+GND) And Pad U100-21(65.003mm,21.67mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.143mm < 0.254mm) Between Pad U100-1(63.503mm,22.47mm) on L1 (Sig+GND) And Via (64.453mm,22.22mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.143mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Pad U100-10(65.803mm,20.17mm) on L1 (Sig+GND) And Pad U100-11(66.503mm,20.87mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U100-10(65.803mm,20.17mm) on L1 (Sig+GND) And Pad U100-21(65.003mm,21.67mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.143mm < 0.254mm) Between Pad U100-10(65.803mm,20.17mm) on L1 (Sig+GND) And Via (65.553mm,21.12mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.143mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U100-11(66.503mm,20.87mm) on L1 (Sig+GND) And Pad U100-21(65.003mm,21.67mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.143mm < 0.254mm) Between Pad U100-11(66.503mm,20.87mm) on L1 (Sig+GND) And Via (65.553mm,21.12mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.143mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U100-12(66.503mm,21.27mm) on L1 (Sig+GND) And Pad U100-21(65.003mm,21.67mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U100-12(66.503mm,21.27mm) on L1 (Sig+GND) And Via (65.553mm,21.12mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U100-13(66.503mm,21.67mm) on L1 (Sig+GND) And Pad U100-21(65.003mm,21.67mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U100-14(66.503mm,22.07mm) on L1 (Sig+GND) And Pad U100-21(65.003mm,21.67mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U100-14(66.503mm,22.07mm) on L1 (Sig+GND) And Via (65.553mm,22.22mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Pad U100-15(66.503mm,22.47mm) on L1 (Sig+GND) And Pad U100-16(65.803mm,23.17mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U100-15(66.503mm,22.47mm) on L1 (Sig+GND) And Pad U100-21(65.003mm,21.67mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.143mm < 0.254mm) Between Pad U100-15(66.503mm,22.47mm) on L1 (Sig+GND) And Via (65.553mm,22.22mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.143mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U100-16(65.803mm,23.17mm) on L1 (Sig+GND) And Pad U100-21(65.003mm,21.67mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.143mm < 0.254mm) Between Pad U100-16(65.803mm,23.17mm) on L1 (Sig+GND) And Via (65.553mm,22.22mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.143mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U100-17(65.403mm,23.17mm) on L1 (Sig+GND) And Pad U100-21(65.003mm,21.67mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U100-17(65.403mm,23.17mm) on L1 (Sig+GND) And Via (65.553mm,22.22mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U100-18(65.003mm,23.17mm) on L1 (Sig+GND) And Pad U100-21(65.003mm,21.67mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U100-19(64.603mm,23.17mm) on L1 (Sig+GND) And Pad U100-21(65.003mm,21.67mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U100-19(64.603mm,23.17mm) on L1 (Sig+GND) And Via (64.453mm,22.22mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U100-2(63.503mm,22.07mm) on L1 (Sig+GND) And Pad U100-21(65.003mm,21.67mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U100-2(63.503mm,22.07mm) on L1 (Sig+GND) And Via (64.453mm,22.22mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U100-20(64.203mm,23.17mm) on L1 (Sig+GND) And Pad U100-21(65.003mm,21.67mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.143mm < 0.254mm) Between Pad U100-20(64.203mm,23.17mm) on L1 (Sig+GND) And Via (64.453mm,22.22mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.143mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U100-21(65.003mm,21.67mm) on L1 (Sig+GND) And Pad U100-3(63.503mm,21.67mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U100-21(65.003mm,21.67mm) on L1 (Sig+GND) And Pad U100-4(63.503mm,21.27mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U100-21(65.003mm,21.67mm) on L1 (Sig+GND) And Pad U100-5(63.503mm,20.87mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U100-21(65.003mm,21.67mm) on L1 (Sig+GND) And Pad U100-6(64.203mm,20.17mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U100-21(65.003mm,21.67mm) on L1 (Sig+GND) And Pad U100-7(64.603mm,20.17mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U100-21(65.003mm,21.67mm) on L1 (Sig+GND) And Pad U100-8(65.003mm,20.17mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U100-21(65.003mm,21.67mm) on L1 (Sig+GND) And Pad U100-9(65.403mm,20.17mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U100-4(63.503mm,21.27mm) on L1 (Sig+GND) And Via (64.453mm,21.12mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Pad U100-5(63.503mm,20.87mm) on L1 (Sig+GND) And Pad U100-6(64.203mm,20.17mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.143mm < 0.254mm) Between Pad U100-5(63.503mm,20.87mm) on L1 (Sig+GND) And Via (64.453mm,21.12mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.143mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.143mm < 0.254mm) Between Pad U100-6(64.203mm,20.17mm) on L1 (Sig+GND) And Via (64.453mm,21.12mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.143mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U100-7(64.603mm,20.17mm) on L1 (Sig+GND) And Via (64.453mm,21.12mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U100-9(65.403mm,20.17mm) on L1 (Sig+GND) And Via (65.553mm,21.12mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-1(20.236mm,24.683mm) on L1 (Sig+GND) And Pad U300-2(20.236mm,25.183mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-10(20.236mm,29.183mm) on L1 (Sig+GND) And Pad U300-11(20.236mm,29.683mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-10(20.236mm,29.183mm) on L1 (Sig+GND) And Pad U300-9(20.236mm,28.683mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-11(20.236mm,29.683mm) on L1 (Sig+GND) And Pad U300-12(20.236mm,30.183mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-12(20.236mm,30.183mm) on L1 (Sig+GND) And Pad U300-13(20.236mm,30.683mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-13(20.236mm,30.683mm) on L1 (Sig+GND) And Pad U300-14(20.236mm,31.183mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-14(20.236mm,31.183mm) on L1 (Sig+GND) And Pad U300-15(20.236mm,31.683mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-15(20.236mm,31.683mm) on L1 (Sig+GND) And Pad U300-16(20.236mm,32.183mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-17(19.411mm,33.008mm) on L1 (Sig+GND) And Pad U300-18(18.911mm,33.008mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-18(18.911mm,33.008mm) on L1 (Sig+GND) And Pad U300-19(18.411mm,33.008mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-19(18.411mm,33.008mm) on L1 (Sig+GND) And Pad U300-20(17.911mm,33.008mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-2(20.236mm,25.183mm) on L1 (Sig+GND) And Pad U300-3(20.236mm,25.683mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-20(17.911mm,33.008mm) on L1 (Sig+GND) And Pad U300-21(17.411mm,33.008mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-21(17.411mm,33.008mm) on L1 (Sig+GND) And Pad U300-22(16.911mm,33.008mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-22(16.911mm,33.008mm) on L1 (Sig+GND) And Pad U300-23(16.411mm,33.008mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-23(16.411mm,33.008mm) on L1 (Sig+GND) And Pad U300-24(15.911mm,33.008mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-24(15.911mm,33.008mm) on L1 (Sig+GND) And Pad U300-25(15.411mm,33.008mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-25(15.411mm,33.008mm) on L1 (Sig+GND) And Pad U300-26(14.911mm,33.008mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-26(14.911mm,33.008mm) on L1 (Sig+GND) And Pad U300-27(14.411mm,33.008mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-27(14.411mm,33.008mm) on L1 (Sig+GND) And Pad U300-28(13.911mm,33.008mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-28(13.911mm,33.008mm) on L1 (Sig+GND) And Pad U300-29(13.411mm,33.008mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-29(13.411mm,33.008mm) on L1 (Sig+GND) And Pad U300-30(12.911mm,33.008mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-3(20.236mm,25.683mm) on L1 (Sig+GND) And Pad U300-4(20.236mm,26.183mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-30(12.911mm,33.008mm) on L1 (Sig+GND) And Pad U300-31(12.411mm,33.008mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-31(12.411mm,33.008mm) on L1 (Sig+GND) And Pad U300-32(11.911mm,33.008mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-33(11.086mm,32.183mm) on L1 (Sig+GND) And Pad U300-34(11.086mm,31.683mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-34(11.086mm,31.683mm) on L1 (Sig+GND) And Pad U300-35(11.086mm,31.183mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-35(11.086mm,31.183mm) on L1 (Sig+GND) And Pad U300-36(11.086mm,30.683mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-36(11.086mm,30.683mm) on L1 (Sig+GND) And Pad U300-37(11.086mm,30.183mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-37(11.086mm,30.183mm) on L1 (Sig+GND) And Pad U300-38(11.086mm,29.683mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-38(11.086mm,29.683mm) on L1 (Sig+GND) And Pad U300-39(11.086mm,29.183mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-39(11.086mm,29.183mm) on L1 (Sig+GND) And Pad U300-40(11.086mm,28.683mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-4(20.236mm,26.183mm) on L1 (Sig+GND) And Pad U300-5(20.236mm,26.683mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-40(11.086mm,28.683mm) on L1 (Sig+GND) And Pad U300-41(11.086mm,28.183mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-41(11.086mm,28.183mm) on L1 (Sig+GND) And Pad U300-42(11.086mm,27.683mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-42(11.086mm,27.683mm) on L1 (Sig+GND) And Pad U300-43(11.086mm,27.183mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-43(11.086mm,27.183mm) on L1 (Sig+GND) And Pad U300-44(11.086mm,26.683mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-44(11.086mm,26.683mm) on L1 (Sig+GND) And Pad U300-45(11.086mm,26.183mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-45(11.086mm,26.183mm) on L1 (Sig+GND) And Pad U300-46(11.086mm,25.683mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-46(11.086mm,25.683mm) on L1 (Sig+GND) And Pad U300-47(11.086mm,25.183mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-47(11.086mm,25.183mm) on L1 (Sig+GND) And Pad U300-48(11.086mm,24.683mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-49(11.911mm,23.858mm) on L1 (Sig+GND) And Pad U300-50(12.411mm,23.858mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-5(20.236mm,26.683mm) on L1 (Sig+GND) And Pad U300-6(20.236mm,27.183mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-50(12.411mm,23.858mm) on L1 (Sig+GND) And Pad U300-51(12.911mm,23.858mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-51(12.911mm,23.858mm) on L1 (Sig+GND) And Pad U300-52(13.411mm,23.858mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-52(13.411mm,23.858mm) on L1 (Sig+GND) And Pad U300-53(13.911mm,23.858mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-53(13.911mm,23.858mm) on L1 (Sig+GND) And Pad U300-54(14.411mm,23.858mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-54(14.411mm,23.858mm) on L1 (Sig+GND) And Pad U300-55(14.911mm,23.858mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-55(14.911mm,23.858mm) on L1 (Sig+GND) And Pad U300-56(15.411mm,23.858mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-56(15.411mm,23.858mm) on L1 (Sig+GND) And Pad U300-57(15.911mm,23.858mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-57(15.911mm,23.858mm) on L1 (Sig+GND) And Pad U300-58(16.411mm,23.858mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-58(16.411mm,23.858mm) on L1 (Sig+GND) And Pad U300-59(16.911mm,23.858mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-59(16.911mm,23.858mm) on L1 (Sig+GND) And Pad U300-60(17.411mm,23.858mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-6(20.236mm,27.183mm) on L1 (Sig+GND) And Pad U300-7(20.236mm,27.683mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-60(17.411mm,23.858mm) on L1 (Sig+GND) And Pad U300-61(17.911mm,23.858mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-61(17.911mm,23.858mm) on L1 (Sig+GND) And Pad U300-62(18.411mm,23.858mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-62(18.411mm,23.858mm) on L1 (Sig+GND) And Pad U300-63(18.911mm,23.858mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-63(18.911mm,23.858mm) on L1 (Sig+GND) And Pad U300-64(19.411mm,23.858mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-7(20.236mm,27.683mm) on L1 (Sig+GND) And Pad U300-8(20.236mm,28.183mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U300-8(20.236mm,28.183mm) on L1 (Sig+GND) And Pad U300-9(20.236mm,28.683mm) on L1 (Sig+GND) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.254mm) Between Via (64.453mm,21.12mm) from L1 (Sig+GND) to L4 (Sig+GND) And Via (65.003mm,21.67mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.075mm] / [Bottom Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.254mm) Between Via (64.453mm,22.22mm) from L1 (Sig+GND) to L4 (Sig+GND) And Via (65.003mm,21.67mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.075mm] / [Bottom Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.254mm) Between Via (65.003mm,21.67mm) from L1 (Sig+GND) to L4 (Sig+GND) And Via (65.553mm,21.12mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.075mm] / [Bottom Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.254mm) Between Via (65.003mm,21.67mm) from L1 (Sig+GND) to L4 (Sig+GND) And Via (65.553mm,22.22mm) from L1 (Sig+GND) to L4 (Sig+GND) [Top Solder] Mask Sliver [0.075mm] / [Bottom Solder] Mask Sliver [0.075mm]
Rule Violations :196

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (12.092mm,97.289mm) on Top Overlay And Pad D607-2(12.392mm,97.289mm) on L1 (Sig+GND) [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (20.891mm,97.289mm) on Top Overlay And Pad D606-2(21.191mm,97.289mm) on L1 (Sig+GND) [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (29.691mm,97.289mm) on Top Overlay And Pad D605-2(29.991mm,97.289mm) on L1 (Sig+GND) [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (30.872mm,3.956mm) on Top Overlay And Pad D300-2(30.872mm,4.256mm) on L1 (Sig+GND) [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (35.825mm,3.956mm) on Top Overlay And Pad D301-2(35.825mm,4.256mm) on L1 (Sig+GND) [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (38.49mm,97.289mm) on Top Overlay And Pad D604-2(38.79mm,97.289mm) on L1 (Sig+GND) [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (47.289mm,97.289mm) on Top Overlay And Pad D603-2(47.589mm,97.289mm) on L1 (Sig+GND) [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (52.716mm,2.956mm) on Top Overlay And Pad D101-2(52.716mm,2.656mm) on L1 (Sig+GND) [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (56.088mm,97.289mm) on Top Overlay And Pad D602-2(56.388mm,97.289mm) on L1 (Sig+GND) [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (60.59mm,2.956mm) on Top Overlay And Pad D400-2(60.59mm,2.656mm) on L1 (Sig+GND) [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (64.888mm,97.289mm) on Top Overlay And Pad D601-2(65.188mm,97.289mm) on L1 (Sig+GND) [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (73.687mm,97.289mm) on Top Overlay And Pad D600-2(73.987mm,97.289mm) on L1 (Sig+GND) [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C207-1(43.699mm,65.341mm) on L4 (Sig+GND) And Track (43.074mm,64.316mm)(43.074mm,64.516mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad C207-1(43.699mm,65.341mm) on L4 (Sig+GND) And Track (44.324mm,64.316mm)(44.324mm,64.516mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C207-2(43.699mm,63.491mm) on L4 (Sig+GND) And Track (43.074mm,64.316mm)(43.074mm,64.516mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C207-2(43.699mm,63.491mm) on L4 (Sig+GND) And Track (44.324mm,64.316mm)(44.324mm,64.516mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C401-1(39.725mm,52mm) on L4 (Sig+GND) And Track (40.55mm,51.375mm)(40.75mm,51.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C401-1(39.725mm,52mm) on L4 (Sig+GND) And Track (40.55mm,52.625mm)(40.75mm,52.625mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C401-2(41.575mm,52mm) on L4 (Sig+GND) And Track (40.55mm,51.375mm)(40.75mm,51.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad C401-2(41.575mm,52mm) on L4 (Sig+GND) And Track (40.55mm,52.625mm)(40.75mm,52.625mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D101-1(52.716mm,4.275mm) on L1 (Sig+GND) And Track (52.106mm,2.135mm)(52.106mm,4.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad D101-1(52.716mm,4.275mm) on L1 (Sig+GND) And Track (52.106mm,4.802mm)(53.326mm,4.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D101-1(52.716mm,4.275mm) on L1 (Sig+GND) And Track (52.716mm,3.202mm)(52.716mm,3.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D101-1(52.716mm,4.275mm) on L1 (Sig+GND) And Track (53.326mm,2.135mm)(53.326mm,4.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D101-2(52.716mm,2.656mm) on L1 (Sig+GND) And Track (52.106mm,2.135mm)(52.106mm,4.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D101-2(52.716mm,2.656mm) on L1 (Sig+GND) And Track (52.106mm,2.135mm)(53.326mm,2.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D101-2(52.716mm,2.656mm) on L1 (Sig+GND) And Track (52.538mm,3.354mm)(52.716mm,3.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D101-2(52.716mm,2.656mm) on L1 (Sig+GND) And Track (52.716mm,3.202mm)(52.716mm,3.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D101-2(52.716mm,2.656mm) on L1 (Sig+GND) And Track (52.716mm,3.202mm)(52.894mm,3.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D101-2(52.716mm,2.656mm) on L1 (Sig+GND) And Track (53.326mm,2.135mm)(53.326mm,4.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D300-1(30.872mm,2.637mm) on L1 (Sig+GND) And Track (30.262mm,2.11mm)(30.262mm,4.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad D300-1(30.872mm,2.637mm) on L1 (Sig+GND) And Track (30.262mm,2.11mm)(31.482mm,2.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D300-1(30.872mm,2.637mm) on L1 (Sig+GND) And Track (30.872mm,3.176mm)(30.872mm,3.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D300-1(30.872mm,2.637mm) on L1 (Sig+GND) And Track (31.482mm,2.11mm)(31.482mm,4.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D300-2(30.872mm,4.256mm) on L1 (Sig+GND) And Track (30.262mm,2.11mm)(30.262mm,4.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D300-2(30.872mm,4.256mm) on L1 (Sig+GND) And Track (30.262mm,4.777mm)(31.482mm,4.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D300-2(30.872mm,4.256mm) on L1 (Sig+GND) And Track (30.694mm,3.557mm)(30.872mm,3.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D300-2(30.872mm,4.256mm) on L1 (Sig+GND) And Track (30.872mm,3.176mm)(30.872mm,3.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D300-2(30.872mm,4.256mm) on L1 (Sig+GND) And Track (30.872mm,3.71mm)(31.05mm,3.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D300-2(30.872mm,4.256mm) on L1 (Sig+GND) And Track (31.482mm,2.11mm)(31.482mm,4.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D301-1(35.825mm,2.637mm) on L1 (Sig+GND) And Track (35.215mm,2.11mm)(35.215mm,4.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad D301-1(35.825mm,2.637mm) on L1 (Sig+GND) And Track (35.215mm,2.11mm)(36.435mm,2.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D301-1(35.825mm,2.637mm) on L1 (Sig+GND) And Track (35.825mm,3.176mm)(35.825mm,3.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D301-1(35.825mm,2.637mm) on L1 (Sig+GND) And Track (36.435mm,2.11mm)(36.435mm,4.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D301-2(35.825mm,4.256mm) on L1 (Sig+GND) And Track (35.215mm,2.11mm)(35.215mm,4.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D301-2(35.825mm,4.256mm) on L1 (Sig+GND) And Track (35.215mm,4.777mm)(36.435mm,4.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D301-2(35.825mm,4.256mm) on L1 (Sig+GND) And Track (35.647mm,3.557mm)(35.825mm,3.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D301-2(35.825mm,4.256mm) on L1 (Sig+GND) And Track (35.825mm,3.176mm)(35.825mm,3.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D301-2(35.825mm,4.256mm) on L1 (Sig+GND) And Track (35.825mm,3.71mm)(36.003mm,3.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D301-2(35.825mm,4.256mm) on L1 (Sig+GND) And Track (36.435mm,2.11mm)(36.435mm,4.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D400-1(60.59mm,4.275mm) on L1 (Sig+GND) And Track (59.98mm,2.135mm)(59.98mm,4.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad D400-1(60.59mm,4.275mm) on L1 (Sig+GND) And Track (59.98mm,4.802mm)(61.2mm,4.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D400-1(60.59mm,4.275mm) on L1 (Sig+GND) And Track (60.59mm,3.202mm)(60.59mm,3.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D400-1(60.59mm,4.275mm) on L1 (Sig+GND) And Track (61.2mm,2.135mm)(61.2mm,4.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D400-2(60.59mm,2.656mm) on L1 (Sig+GND) And Track (59.98mm,2.135mm)(59.98mm,4.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D400-2(60.59mm,2.656mm) on L1 (Sig+GND) And Track (59.98mm,2.135mm)(61.2mm,2.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D400-2(60.59mm,2.656mm) on L1 (Sig+GND) And Track (60.412mm,3.354mm)(60.59mm,3.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D400-2(60.59mm,2.656mm) on L1 (Sig+GND) And Track (60.59mm,3.202mm)(60.59mm,3.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D400-2(60.59mm,2.656mm) on L1 (Sig+GND) And Track (60.59mm,3.202mm)(60.768mm,3.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D400-2(60.59mm,2.656mm) on L1 (Sig+GND) And Track (61.2mm,2.135mm)(61.2mm,4.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad D600-1(72.368mm,97.289mm) on L1 (Sig+GND) And Track (71.841mm,96.68mm)(71.841mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D600-1(72.368mm,97.289mm) on L1 (Sig+GND) And Track (71.841mm,96.68mm)(74.508mm,96.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D600-1(72.368mm,97.289mm) on L1 (Sig+GND) And Track (71.841mm,97.899mm)(74.508mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D600-1(72.368mm,97.289mm) on L1 (Sig+GND) And Track (72.908mm,97.289mm)(73.441mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D600-2(73.987mm,97.289mm) on L1 (Sig+GND) And Track (71.841mm,96.68mm)(74.508mm,96.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D600-2(73.987mm,97.289mm) on L1 (Sig+GND) And Track (71.841mm,97.899mm)(74.508mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D600-2(73.987mm,97.289mm) on L1 (Sig+GND) And Track (72.908mm,97.289mm)(73.441mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D600-2(73.987mm,97.289mm) on L1 (Sig+GND) And Track (73.289mm,97.112mm)(73.441mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D600-2(73.987mm,97.289mm) on L1 (Sig+GND) And Track (73.289mm,97.467mm)(73.441mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D600-2(73.987mm,97.289mm) on L1 (Sig+GND) And Track (74.508mm,96.68mm)(74.508mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad D601-1(63.569mm,97.289mm) on L1 (Sig+GND) And Track (63.042mm,96.68mm)(63.042mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D601-1(63.569mm,97.289mm) on L1 (Sig+GND) And Track (63.042mm,96.68mm)(65.709mm,96.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D601-1(63.569mm,97.289mm) on L1 (Sig+GND) And Track (63.042mm,97.899mm)(65.709mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D601-1(63.569mm,97.289mm) on L1 (Sig+GND) And Track (64.108mm,97.289mm)(64.642mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D601-2(65.188mm,97.289mm) on L1 (Sig+GND) And Track (63.042mm,96.68mm)(65.709mm,96.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D601-2(65.188mm,97.289mm) on L1 (Sig+GND) And Track (63.042mm,97.899mm)(65.709mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D601-2(65.188mm,97.289mm) on L1 (Sig+GND) And Track (64.108mm,97.289mm)(64.642mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D601-2(65.188mm,97.289mm) on L1 (Sig+GND) And Track (64.489mm,97.112mm)(64.642mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D601-2(65.188mm,97.289mm) on L1 (Sig+GND) And Track (64.489mm,97.467mm)(64.642mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D601-2(65.188mm,97.289mm) on L1 (Sig+GND) And Track (65.709mm,96.68mm)(65.709mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad D602-1(54.769mm,97.289mm) on L1 (Sig+GND) And Track (54.242mm,96.68mm)(54.242mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D602-1(54.769mm,97.289mm) on L1 (Sig+GND) And Track (54.242mm,96.68mm)(56.909mm,96.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D602-1(54.769mm,97.289mm) on L1 (Sig+GND) And Track (54.242mm,97.899mm)(56.909mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D602-1(54.769mm,97.289mm) on L1 (Sig+GND) And Track (55.309mm,97.289mm)(55.842mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D602-2(56.388mm,97.289mm) on L1 (Sig+GND) And Track (54.242mm,96.68mm)(56.909mm,96.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D602-2(56.388mm,97.289mm) on L1 (Sig+GND) And Track (54.242mm,97.899mm)(56.909mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D602-2(56.388mm,97.289mm) on L1 (Sig+GND) And Track (55.309mm,97.289mm)(55.842mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D602-2(56.388mm,97.289mm) on L1 (Sig+GND) And Track (55.69mm,97.112mm)(55.842mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D602-2(56.388mm,97.289mm) on L1 (Sig+GND) And Track (55.69mm,97.467mm)(55.842mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D602-2(56.388mm,97.289mm) on L1 (Sig+GND) And Track (56.909mm,96.68mm)(56.909mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad D603-1(45.97mm,97.289mm) on L1 (Sig+GND) And Track (45.443mm,96.68mm)(45.443mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D603-1(45.97mm,97.289mm) on L1 (Sig+GND) And Track (45.443mm,96.68mm)(48.11mm,96.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D603-1(45.97mm,97.289mm) on L1 (Sig+GND) And Track (45.443mm,97.899mm)(48.11mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D603-1(45.97mm,97.289mm) on L1 (Sig+GND) And Track (46.51mm,97.289mm)(47.043mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D603-2(47.589mm,97.289mm) on L1 (Sig+GND) And Track (45.443mm,96.68mm)(48.11mm,96.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D603-2(47.589mm,97.289mm) on L1 (Sig+GND) And Track (45.443mm,97.899mm)(48.11mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D603-2(47.589mm,97.289mm) on L1 (Sig+GND) And Track (46.51mm,97.289mm)(47.043mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D603-2(47.589mm,97.289mm) on L1 (Sig+GND) And Track (46.891mm,97.112mm)(47.043mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D603-2(47.589mm,97.289mm) on L1 (Sig+GND) And Track (46.891mm,97.467mm)(47.043mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D603-2(47.589mm,97.289mm) on L1 (Sig+GND) And Track (48.11mm,96.68mm)(48.11mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad D604-1(37.171mm,97.289mm) on L1 (Sig+GND) And Track (36.644mm,96.68mm)(36.644mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D604-1(37.171mm,97.289mm) on L1 (Sig+GND) And Track (36.644mm,96.68mm)(39.311mm,96.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D604-1(37.171mm,97.289mm) on L1 (Sig+GND) And Track (36.644mm,97.899mm)(39.311mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D604-1(37.171mm,97.289mm) on L1 (Sig+GND) And Track (37.71mm,97.289mm)(38.244mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D604-2(38.79mm,97.289mm) on L1 (Sig+GND) And Track (36.644mm,96.68mm)(39.311mm,96.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D604-2(38.79mm,97.289mm) on L1 (Sig+GND) And Track (36.644mm,97.899mm)(39.311mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D604-2(38.79mm,97.289mm) on L1 (Sig+GND) And Track (37.71mm,97.289mm)(38.244mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D604-2(38.79mm,97.289mm) on L1 (Sig+GND) And Track (38.091mm,97.112mm)(38.244mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D604-2(38.79mm,97.289mm) on L1 (Sig+GND) And Track (38.091mm,97.467mm)(38.244mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D604-2(38.79mm,97.289mm) on L1 (Sig+GND) And Track (39.311mm,96.68mm)(39.311mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad D605-1(28.372mm,97.289mm) on L1 (Sig+GND) And Track (27.844mm,96.68mm)(27.844mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D605-1(28.372mm,97.289mm) on L1 (Sig+GND) And Track (27.844mm,96.68mm)(30.511mm,96.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D605-1(28.372mm,97.289mm) on L1 (Sig+GND) And Track (27.844mm,97.899mm)(30.511mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D605-1(28.372mm,97.289mm) on L1 (Sig+GND) And Track (28.911mm,97.289mm)(29.445mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D605-2(29.991mm,97.289mm) on L1 (Sig+GND) And Track (27.844mm,96.68mm)(30.511mm,96.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D605-2(29.991mm,97.289mm) on L1 (Sig+GND) And Track (27.844mm,97.899mm)(30.511mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D605-2(29.991mm,97.289mm) on L1 (Sig+GND) And Track (28.911mm,97.289mm)(29.445mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D605-2(29.991mm,97.289mm) on L1 (Sig+GND) And Track (29.292mm,97.112mm)(29.445mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D605-2(29.991mm,97.289mm) on L1 (Sig+GND) And Track (29.292mm,97.467mm)(29.445mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D605-2(29.991mm,97.289mm) on L1 (Sig+GND) And Track (30.511mm,96.68mm)(30.511mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad D606-1(19.572mm,97.289mm) on L1 (Sig+GND) And Track (19.045mm,96.68mm)(19.045mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D606-1(19.572mm,97.289mm) on L1 (Sig+GND) And Track (19.045mm,96.68mm)(21.712mm,96.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D606-1(19.572mm,97.289mm) on L1 (Sig+GND) And Track (19.045mm,97.899mm)(21.712mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D606-1(19.572mm,97.289mm) on L1 (Sig+GND) And Track (20.112mm,97.289mm)(20.645mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D606-2(21.191mm,97.289mm) on L1 (Sig+GND) And Track (19.045mm,96.68mm)(21.712mm,96.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D606-2(21.191mm,97.289mm) on L1 (Sig+GND) And Track (19.045mm,97.899mm)(21.712mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D606-2(21.191mm,97.289mm) on L1 (Sig+GND) And Track (20.112mm,97.289mm)(20.645mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D606-2(21.191mm,97.289mm) on L1 (Sig+GND) And Track (20.493mm,97.112mm)(20.645mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D606-2(21.191mm,97.289mm) on L1 (Sig+GND) And Track (20.493mm,97.467mm)(20.645mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D606-2(21.191mm,97.289mm) on L1 (Sig+GND) And Track (21.712mm,96.68mm)(21.712mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad D607-1(10.773mm,97.289mm) on L1 (Sig+GND) And Track (10.246mm,96.68mm)(10.246mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D607-1(10.773mm,97.289mm) on L1 (Sig+GND) And Track (10.246mm,96.68mm)(12.913mm,96.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D607-1(10.773mm,97.289mm) on L1 (Sig+GND) And Track (10.246mm,97.899mm)(12.913mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D607-1(10.773mm,97.289mm) on L1 (Sig+GND) And Track (11.313mm,97.289mm)(11.846mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D607-2(12.392mm,97.289mm) on L1 (Sig+GND) And Track (10.246mm,96.68mm)(12.913mm,96.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad D607-2(12.392mm,97.289mm) on L1 (Sig+GND) And Track (10.246mm,97.899mm)(12.913mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D607-2(12.392mm,97.289mm) on L1 (Sig+GND) And Track (11.313mm,97.289mm)(11.846mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D607-2(12.392mm,97.289mm) on L1 (Sig+GND) And Track (11.694mm,97.112mm)(11.846mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad D607-2(12.392mm,97.289mm) on L1 (Sig+GND) And Track (11.694mm,97.467mm)(11.846mm,97.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad D607-2(12.392mm,97.289mm) on L1 (Sig+GND) And Track (12.913mm,96.68mm)(12.913mm,97.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB100-1(53.327mm,15.648mm) on L1 (Sig+GND) And Track (54.152mm,15.023mm)(54.352mm,15.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB100-1(53.327mm,15.648mm) on L1 (Sig+GND) And Track (54.152mm,16.273mm)(54.352mm,16.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB100-2(55.177mm,15.648mm) on L1 (Sig+GND) And Track (54.152mm,15.023mm)(54.352mm,15.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad FB100-2(55.177mm,15.648mm) on L1 (Sig+GND) And Track (54.152mm,16.273mm)(54.352mm,16.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB300-1(23.975mm,30.1mm) on L1 (Sig+GND) And Track (22.95mm,29.475mm)(23.15mm,29.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad FB300-1(23.975mm,30.1mm) on L1 (Sig+GND) And Track (22.95mm,30.725mm)(23.15mm,30.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB300-2(22.125mm,30.1mm) on L1 (Sig+GND) And Track (22.95mm,29.475mm)(23.15mm,29.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB300-2(22.125mm,30.1mm) on L1 (Sig+GND) And Track (22.95mm,30.725mm)(23.15mm,30.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB301-1(24.05mm,25.7mm) on L1 (Sig+GND) And Track (23.025mm,25.075mm)(23.225mm,25.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad FB301-1(24.05mm,25.7mm) on L1 (Sig+GND) And Track (23.025mm,26.325mm)(23.225mm,26.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB301-2(22.2mm,25.7mm) on L1 (Sig+GND) And Track (23.025mm,25.075mm)(23.225mm,25.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB301-2(22.2mm,25.7mm) on L1 (Sig+GND) And Track (23.025mm,26.325mm)(23.225mm,26.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
Rule Violations :152

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.056mm < 0.254mm) Between Arc (12.092mm,97.289mm) on Top Overlay And Text "LED7" (14.15mm,99.95mm) on Top Overlay Silk Text to Silk Clearance [0.056mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Arc (20.891mm,97.289mm) on Top Overlay And Text "LED6" (22.831mm,99.96mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (0.04mm < 0.254mm) Between Arc (29.691mm,97.289mm) on Top Overlay And Text "LED5" (31.721mm,99.96mm) on Top Overlay Silk Text to Silk Clearance [0.04mm]
   Violation between Silk To Silk Clearance Constraint: (0.041mm < 0.254mm) Between Arc (38.49mm,97.289mm) on Top Overlay And Text "LED4" (40.484mm,99.96mm) on Top Overlay Silk Text to Silk Clearance [0.041mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (47.289mm,97.289mm) on Top Overlay And Text "LED3" (49.247mm,99.96mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (52.716mm,2.956mm) on Top Overlay And Text "POWER" (49.216mm,0.043mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.028mm < 0.254mm) Between Arc (56.088mm,97.289mm) on Top Overlay And Text "LED2" (58.01mm,99.96mm) on Top Overlay Silk Text to Silk Clearance [0.028mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.254mm) Between Arc (60.59mm,2.956mm) on Top Overlay And Text "DONE" (57.217mm,0.043mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (64.888mm,97.289mm) on Top Overlay And Text "LED1" (66.9mm,99.96mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.029mm < 0.254mm) Between Arc (73.687mm,97.289mm) on Top Overlay And Text "LED0" (75.663mm,99.96mm) on Top Overlay Silk Text to Silk Clearance [0.029mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "@TM - DeNayer
" (50.15mm,10.25mm) on Bottom Overlay And Text "REV1.0
" (50.15mm,7.75mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "@TM - DeNayer
" (50.15mm,10.25mm) on Bottom Overlay And Text "Spartan Dev-Board
" (50.15mm,12.75mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.146mm < 0.254mm) Between Text "1 / 2
" (14.105mm,44.362mm) on Top Overlay And Track (14.093mm,38.701mm)(14.093mm,53.941mm) on Top Overlay Silk Text to Silk Clearance [0.146mm]
   Violation between Silk To Silk Clearance Constraint: (0.167mm < 0.254mm) Between Text "1 / 2
" (14.105mm,68.492mm) on Top Overlay And Track (14.093mm,62.887mm)(14.093mm,78.127mm) on Top Overlay Silk Text to Silk Clearance [0.167mm]
   Violation between Silk To Silk Clearance Constraint: (0.038mm < 0.254mm) Between Text "3 / 4
" (14.105mm,46.775mm) on Top Overlay And Track (14.093mm,38.701mm)(14.093mm,53.941mm) on Top Overlay Silk Text to Silk Clearance [0.038mm]
   Violation between Silk To Silk Clearance Constraint: (0.038mm < 0.254mm) Between Text "3 / 4
" (14.105mm,71.032mm) on Top Overlay And Track (14.093mm,62.887mm)(14.093mm,78.127mm) on Top Overlay Silk Text to Silk Clearance [0.038mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "3.3V" (14.075mm,41.695mm) on Top Overlay And Track (14.093mm,38.701mm)(14.093mm,53.941mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "3.3V" (14.075mm,65.952mm) on Top Overlay And Track (14.093mm,62.887mm)(14.093mm,78.127mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.254mm) Between Text "5 / 6
" (14.105mm,49.315mm) on Top Overlay And Track (14.093mm,38.701mm)(14.093mm,53.941mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "5 / 6
" (14.105mm,73.572mm) on Top Overlay And Track (14.093mm,62.887mm)(14.093mm,78.127mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.095mm < 0.254mm) Between Text "7 / 8
" (14.105mm,51.982mm) on Top Overlay And Track (14.093mm,38.701mm)(14.093mm,53.941mm) on Top Overlay Silk Text to Silk Clearance [0.095mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.254mm) Between Text "7 / 8
" (14.105mm,76.112mm) on Top Overlay And Track (14.093mm,62.887mm)(14.093mm,78.127mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Text "DONE" (57.217mm,0.043mm) on Top Overlay And Track (59.98mm,2.135mm)(59.98mm,4.802mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (0.201mm < 0.254mm) Between Text "DONE" (57.217mm,0.043mm) on Top Overlay And Track (59.98mm,2.135mm)(61.2mm,2.135mm) on Top Overlay Silk Text to Silk Clearance [0.201mm]
   Violation between Silk To Silk Clearance Constraint: (0.201mm < 0.254mm) Between Text "DONE" (57.217mm,0.043mm) on Top Overlay And Track (61.2mm,2.135mm)(61.2mm,4.802mm) on Top Overlay Silk Text to Silk Clearance [0.201mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GND
" (14.072mm,39.155mm) on Top Overlay And Track (14.093mm,38.701mm)(14.093mm,53.941mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "GND
" (14.072mm,63.412mm) on Top Overlay And Track (14.093mm,62.887mm)(14.093mm,78.127mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JTAG" (0.25mm,17.046mm) on Top Overlay And Track (0.125mm,12.219mm)(0.125mm,23.268mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JTAG" (0.25mm,17.046mm) on Top Overlay And Track (0.125mm,12.219mm)(3.15mm,12.219mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.032mm < 0.254mm) Between Text "JTAG" (0.25mm,17.046mm) on Top Overlay And Track (2.551mm,12.219mm)(7.758mm,12.219mm) on Top Overlay Silk Text to Silk Clearance [0.032mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JTAG" (0.25mm,17.046mm) on Top Overlay And Track (3.15mm,12.219mm)(3.15mm,23.268mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.241mm < 0.254mm) Between Text "LED0" (75.663mm,99.96mm) on Top Overlay And Track (71.841mm,96.68mm)(71.841mm,97.899mm) on Top Overlay Silk Text to Silk Clearance [0.241mm]
   Violation between Silk To Silk Clearance Constraint: (0.045mm < 0.254mm) Between Text "LED0" (75.663mm,99.96mm) on Top Overlay And Track (71.841mm,97.899mm)(74.508mm,97.899mm) on Top Overlay Silk Text to Silk Clearance [0.045mm]
   Violation between Silk To Silk Clearance Constraint: (0.045mm < 0.254mm) Between Text "LED0" (75.663mm,99.96mm) on Top Overlay And Track (74.508mm,96.68mm)(74.508mm,97.899mm) on Top Overlay Silk Text to Silk Clearance [0.045mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED1" (66.9mm,99.96mm) on Top Overlay And Track (63.042mm,96.68mm)(63.042mm,97.899mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED1" (66.9mm,99.96mm) on Top Overlay And Track (63.042mm,97.899mm)(65.709mm,97.899mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED1" (66.9mm,99.96mm) on Top Overlay And Track (65.709mm,96.68mm)(65.709mm,97.899mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Text "LED2" (58.01mm,99.96mm) on Top Overlay And Track (54.242mm,96.68mm)(54.242mm,97.899mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.254mm) Between Text "LED2" (58.01mm,99.96mm) on Top Overlay And Track (54.242mm,97.899mm)(56.909mm,97.899mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.254mm) Between Text "LED2" (58.01mm,99.96mm) on Top Overlay And Track (56.909mm,96.68mm)(56.909mm,97.899mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED3" (49.247mm,99.96mm) on Top Overlay And Track (45.443mm,96.68mm)(45.443mm,97.899mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED3" (49.247mm,99.96mm) on Top Overlay And Track (45.443mm,97.899mm)(48.11mm,97.899mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED3" (49.247mm,99.96mm) on Top Overlay And Track (48.11mm,96.68mm)(48.11mm,97.899mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED4" (40.484mm,99.96mm) on Top Overlay And Track (36.644mm,96.68mm)(36.644mm,97.899mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.057mm < 0.254mm) Between Text "LED4" (40.484mm,99.96mm) on Top Overlay And Track (36.644mm,97.899mm)(39.311mm,97.899mm) on Top Overlay Silk Text to Silk Clearance [0.057mm]
   Violation between Silk To Silk Clearance Constraint: (0.057mm < 0.254mm) Between Text "LED4" (40.484mm,99.96mm) on Top Overlay And Track (39.311mm,96.68mm)(39.311mm,97.899mm) on Top Overlay Silk Text to Silk Clearance [0.057mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED5" (31.721mm,99.96mm) on Top Overlay And Track (27.844mm,96.68mm)(27.844mm,97.899mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.055mm < 0.254mm) Between Text "LED5" (31.721mm,99.96mm) on Top Overlay And Track (27.844mm,97.899mm)(30.511mm,97.899mm) on Top Overlay Silk Text to Silk Clearance [0.055mm]
   Violation between Silk To Silk Clearance Constraint: (0.055mm < 0.254mm) Between Text "LED5" (31.721mm,99.96mm) on Top Overlay And Track (30.511mm,96.68mm)(30.511mm,97.899mm) on Top Overlay Silk Text to Silk Clearance [0.055mm]
   Violation between Silk To Silk Clearance Constraint: (0.237mm < 0.254mm) Between Text "LED6" (22.831mm,99.96mm) on Top Overlay And Track (19.045mm,96.68mm)(19.045mm,97.899mm) on Top Overlay Silk Text to Silk Clearance [0.237mm]
   Violation between Silk To Silk Clearance Constraint: (0.042mm < 0.254mm) Between Text "LED6" (22.831mm,99.96mm) on Top Overlay And Track (19.045mm,97.899mm)(21.712mm,97.899mm) on Top Overlay Silk Text to Silk Clearance [0.042mm]
   Violation between Silk To Silk Clearance Constraint: (0.042mm < 0.254mm) Between Text "LED6" (22.831mm,99.96mm) on Top Overlay And Track (21.712mm,96.68mm)(21.712mm,97.899mm) on Top Overlay Silk Text to Silk Clearance [0.042mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED7" (14.15mm,99.95mm) on Top Overlay And Track (10.246mm,96.68mm)(10.246mm,97.899mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.071mm < 0.254mm) Between Text "LED7" (14.15mm,99.95mm) on Top Overlay And Track (10.246mm,97.899mm)(12.913mm,97.899mm) on Top Overlay Silk Text to Silk Clearance [0.071mm]
   Violation between Silk To Silk Clearance Constraint: (0.071mm < 0.254mm) Between Text "LED7" (14.15mm,99.95mm) on Top Overlay And Track (12.913mm,96.68mm)(12.913mm,97.899mm) on Top Overlay Silk Text to Silk Clearance [0.071mm]
   Violation between Silk To Silk Clearance Constraint: (0.078mm < 0.254mm) Between Text "Master SPI" (0.25mm,23.175mm) on Top Overlay And Track (0.125mm,12.219mm)(0.125mm,23.268mm) on Top Overlay Silk Text to Silk Clearance [0.078mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Master SPI" (0.25mm,23.175mm) on Top Overlay And Track (0.125mm,23.268mm)(3.15mm,23.268mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Master SPI" (0.25mm,23.175mm) on Top Overlay And Track (3.15mm,12.219mm)(3.15mm,23.268mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Master SPI" (0.25mm,23.175mm) on Top Overlay And Track (3.15mm,23.268mm)(7.758mm,23.268mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "POWER" (49.216mm,0.043mm) on Top Overlay And Track (52.106mm,2.135mm)(52.106mm,4.802mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "POWER" (49.216mm,0.043mm) on Top Overlay And Track (52.106mm,2.135mm)(53.326mm,2.135mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "POWER" (49.216mm,0.043mm) on Top Overlay And Track (53.326mm,2.135mm)(53.326mm,4.802mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "R421" (9.762mm,13.711mm) on Top Overlay And Track (7.758mm,12.219mm)(7.758mm,23.268mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RX" (33.825mm,0.043mm) on Top Overlay And Track (35.215mm,2.11mm)(35.215mm,4.777mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "RX" (33.825mm,0.043mm) on Top Overlay And Track (35.215mm,2.11mm)(36.435mm,2.11mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "RX" (33.825mm,0.043mm) on Top Overlay And Track (36.435mm,2.11mm)(36.435mm,4.777mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "TX" (28.872mm,0.043mm) on Top Overlay And Track (30.262mm,2.11mm)(30.262mm,4.777mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.126mm < 0.254mm) Between Text "TX" (28.872mm,0.043mm) on Top Overlay And Track (30.262mm,2.11mm)(31.482mm,2.11mm) on Top Overlay Silk Text to Silk Clearance [0.126mm]
   Violation between Silk To Silk Clearance Constraint: (0.126mm < 0.254mm) Between Text "TX" (28.872mm,0.043mm) on Top Overlay And Track (31.482mm,2.11mm)(31.482mm,4.777mm) on Top Overlay Silk Text to Silk Clearance [0.126mm]
Rule Violations :69

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room BGAFANOUT (Bounding Region = (129.5mm, 76.5mm, 146.5mm, 93.5mm) (False)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 431
Waived Violations : 0
Time Elapsed        : 00:00:03