

================================================================
== Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_139_1'
================================================================
* Date:           Wed Dec 20 21:42:38 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      424|      424|  4.240 us|  4.240 us|  424|  424|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_139_1  |      422|      422|        39|         32|          1|    13|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 39


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 1
  Pipeline-0 : II = 32, D = 39, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.59>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 42 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_data, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%oracle_activations1_load_63_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_63"   --->   Operation 44 'read' 'oracle_activations1_load_63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%oracle_activations1_load_62_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_62"   --->   Operation 45 'read' 'oracle_activations1_load_62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%oracle_activations1_load_61_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_61"   --->   Operation 46 'read' 'oracle_activations1_load_61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%oracle_activations1_load_60_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_60"   --->   Operation 47 'read' 'oracle_activations1_load_60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%oracle_activations1_load_59_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_59"   --->   Operation 48 'read' 'oracle_activations1_load_59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%oracle_activations1_load_58_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_58"   --->   Operation 49 'read' 'oracle_activations1_load_58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%oracle_activations1_load_57_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_57"   --->   Operation 50 'read' 'oracle_activations1_load_57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%oracle_activations1_load_56_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_56"   --->   Operation 51 'read' 'oracle_activations1_load_56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%oracle_activations1_load_55_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_55"   --->   Operation 52 'read' 'oracle_activations1_load_55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%oracle_activations1_load_54_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_54"   --->   Operation 53 'read' 'oracle_activations1_load_54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%oracle_activations1_load_53_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_53"   --->   Operation 54 'read' 'oracle_activations1_load_53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%oracle_activations1_load_52_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_52"   --->   Operation 55 'read' 'oracle_activations1_load_52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%oracle_activations1_load_51_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_51"   --->   Operation 56 'read' 'oracle_activations1_load_51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%oracle_activations1_load_50_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_50"   --->   Operation 57 'read' 'oracle_activations1_load_50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%oracle_activations1_load_49_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_49"   --->   Operation 58 'read' 'oracle_activations1_load_49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%oracle_activations1_load_48_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_48"   --->   Operation 59 'read' 'oracle_activations1_load_48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%oracle_activations1_load_47_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_47"   --->   Operation 60 'read' 'oracle_activations1_load_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%oracle_activations1_load_46_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_46"   --->   Operation 61 'read' 'oracle_activations1_load_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%oracle_activations1_load_45_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_45"   --->   Operation 62 'read' 'oracle_activations1_load_45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%oracle_activations1_load_44_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_44"   --->   Operation 63 'read' 'oracle_activations1_load_44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%oracle_activations1_load_43_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_43"   --->   Operation 64 'read' 'oracle_activations1_load_43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%oracle_activations1_load_42_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_42"   --->   Operation 65 'read' 'oracle_activations1_load_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%oracle_activations1_load_41_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_41"   --->   Operation 66 'read' 'oracle_activations1_load_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%oracle_activations1_load_40_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_40"   --->   Operation 67 'read' 'oracle_activations1_load_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%oracle_activations1_load_39_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_39"   --->   Operation 68 'read' 'oracle_activations1_load_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%oracle_activations1_load_38_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_38"   --->   Operation 69 'read' 'oracle_activations1_load_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%oracle_activations1_load_37_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_37"   --->   Operation 70 'read' 'oracle_activations1_load_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%oracle_activations1_load_36_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_36"   --->   Operation 71 'read' 'oracle_activations1_load_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%oracle_activations1_load_35_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_35"   --->   Operation 72 'read' 'oracle_activations1_load_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%oracle_activations1_load_34_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_34"   --->   Operation 73 'read' 'oracle_activations1_load_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%oracle_activations1_load_33_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_33"   --->   Operation 74 'read' 'oracle_activations1_load_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%oracle_activations1_load_32_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_32"   --->   Operation 75 'read' 'oracle_activations1_load_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%oracle_activations1_load_31_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_31"   --->   Operation 76 'read' 'oracle_activations1_load_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%oracle_activations1_load_30_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_30"   --->   Operation 77 'read' 'oracle_activations1_load_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%oracle_activations1_load_29_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_29"   --->   Operation 78 'read' 'oracle_activations1_load_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%oracle_activations1_load_28_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_28"   --->   Operation 79 'read' 'oracle_activations1_load_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%oracle_activations1_load_27_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_27"   --->   Operation 80 'read' 'oracle_activations1_load_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%oracle_activations1_load_26_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_26"   --->   Operation 81 'read' 'oracle_activations1_load_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%oracle_activations1_load_25_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_25"   --->   Operation 82 'read' 'oracle_activations1_load_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%oracle_activations1_load_24_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_24"   --->   Operation 83 'read' 'oracle_activations1_load_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%oracle_activations1_load_23_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_23"   --->   Operation 84 'read' 'oracle_activations1_load_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%oracle_activations1_load_22_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_22"   --->   Operation 85 'read' 'oracle_activations1_load_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%oracle_activations1_load_21_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_21"   --->   Operation 86 'read' 'oracle_activations1_load_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%oracle_activations1_load_20_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_20"   --->   Operation 87 'read' 'oracle_activations1_load_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%oracle_activations1_load_19_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_19"   --->   Operation 88 'read' 'oracle_activations1_load_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%oracle_activations1_load_18_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_18"   --->   Operation 89 'read' 'oracle_activations1_load_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%oracle_activations1_load_17_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_17"   --->   Operation 90 'read' 'oracle_activations1_load_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%oracle_activations1_load_16_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_16"   --->   Operation 91 'read' 'oracle_activations1_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%oracle_activations1_load_15_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_15"   --->   Operation 92 'read' 'oracle_activations1_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%oracle_activations1_load_14_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_14"   --->   Operation 93 'read' 'oracle_activations1_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%oracle_activations1_load_13_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_13"   --->   Operation 94 'read' 'oracle_activations1_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%oracle_activations1_load_12_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_12"   --->   Operation 95 'read' 'oracle_activations1_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%oracle_activations1_load_11_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_11"   --->   Operation 96 'read' 'oracle_activations1_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%oracle_activations1_load_10_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_10"   --->   Operation 97 'read' 'oracle_activations1_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%oracle_activations1_load_9_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_9"   --->   Operation 98 'read' 'oracle_activations1_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%oracle_activations1_load_8_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_8"   --->   Operation 99 'read' 'oracle_activations1_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%oracle_activations1_load_7_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_7"   --->   Operation 100 'read' 'oracle_activations1_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%oracle_activations1_load_6_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_6"   --->   Operation 101 'read' 'oracle_activations1_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%oracle_activations1_load_5_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_5"   --->   Operation 102 'read' 'oracle_activations1_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%oracle_activations1_load_4_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_4"   --->   Operation 103 'read' 'oracle_activations1_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%oracle_activations1_load_3_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_3"   --->   Operation 104 'read' 'oracle_activations1_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%oracle_activations1_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_2"   --->   Operation 105 'read' 'oracle_activations1_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%oracle_activations1_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load_1"   --->   Operation 106 'read' 'oracle_activations1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%oracle_activations1_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations1_load"   --->   Operation 107 'read' 'oracle_activations1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%phi_mul_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %phi_mul"   --->   Operation 108 'read' 'phi_mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.84ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 109 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_140_2.i"   --->   Operation 110 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%i_15 = load i4 %i" [backprop.c:139]   --->   Operation 111 'load' 'i_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 112 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.87ns)   --->   "%icmp_ln139 = icmp_eq  i4 %i_15, i4 13" [backprop.c:139]   --->   Operation 113 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13"   --->   Operation 114 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.01ns)   --->   "%add_ln139 = add i4 %i_15, i4 1" [backprop.c:139]   --->   Operation 115 'add' 'add_ln139' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %VITIS_LOOP_140_2.i.split, void %get_delta_matrix_weights1.exit.exitStub" [backprop.c:139]   --->   Operation 116 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%i_26_cast = zext i4 %i_15" [backprop.c:139]   --->   Operation 117 'zext' 'i_26_cast' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.33ns)   --->   "%arrayidx10_sum231 = add i12 %i_26_cast, i12 %phi_mul_read" [backprop.c:139]   --->   Operation 118 'add' 'arrayidx10_sum231' <Predicate = (!icmp_ln139)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%arrayidx10_sum231_cast = zext i12 %arrayidx10_sum231" [backprop.c:139]   --->   Operation 119 'zext' 'arrayidx10_sum231_cast' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%training_data_addr = getelementptr i64 %training_data, i64 0, i64 %arrayidx10_sum231_cast" [backprop.c:139]   --->   Operation 120 'getelementptr' 'training_data_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 121 [2/2] (2.26ns)   --->   "%training_data_load = load i12 %training_data_addr" [backprop.c:139]   --->   Operation 121 'load' 'training_data_load' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2119> <RAM>
ST_1 : Operation 122 [1/1] (0.84ns)   --->   "%store_ln139 = store i4 %add_ln139, i4 %i" [backprop.c:139]   --->   Operation 122 'store' 'store_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 123 [1/2] (2.26ns)   --->   "%training_data_load = load i12 %training_data_addr" [backprop.c:139]   --->   Operation 123 'load' 'training_data_load' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2119> <RAM>

State 3 <SV = 2> <Delay = 7.14>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%empty_40 = bitcast i64 %training_data_load" [backprop.c:139]   --->   Operation 124 'bitcast' 'empty_40' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_3 : Operation 125 [5/5] (7.14ns)   --->   "%mul_i6 = dmul i64 %empty_40, i64 %oracle_activations1_load_read" [backprop.c:141]   --->   Operation 125 'dmul' 'mul_i6' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [5/5] (7.14ns)   --->   "%mul_i6_1 = dmul i64 %empty_40, i64 %oracle_activations1_load_1_read" [backprop.c:141]   --->   Operation 126 'dmul' 'mul_i6_1' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 127 [4/5] (7.14ns)   --->   "%mul_i6 = dmul i64 %empty_40, i64 %oracle_activations1_load_read" [backprop.c:141]   --->   Operation 127 'dmul' 'mul_i6' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [4/5] (7.14ns)   --->   "%mul_i6_1 = dmul i64 %empty_40, i64 %oracle_activations1_load_1_read" [backprop.c:141]   --->   Operation 128 'dmul' 'mul_i6_1' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [5/5] (7.14ns)   --->   "%mul_i6_2 = dmul i64 %empty_40, i64 %oracle_activations1_load_2_read" [backprop.c:141]   --->   Operation 129 'dmul' 'mul_i6_2' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [5/5] (7.14ns)   --->   "%mul_i6_3 = dmul i64 %empty_40, i64 %oracle_activations1_load_3_read" [backprop.c:141]   --->   Operation 130 'dmul' 'mul_i6_3' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 131 [3/5] (7.14ns)   --->   "%mul_i6 = dmul i64 %empty_40, i64 %oracle_activations1_load_read" [backprop.c:141]   --->   Operation 131 'dmul' 'mul_i6' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [3/5] (7.14ns)   --->   "%mul_i6_1 = dmul i64 %empty_40, i64 %oracle_activations1_load_1_read" [backprop.c:141]   --->   Operation 132 'dmul' 'mul_i6_1' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [4/5] (7.14ns)   --->   "%mul_i6_2 = dmul i64 %empty_40, i64 %oracle_activations1_load_2_read" [backprop.c:141]   --->   Operation 133 'dmul' 'mul_i6_2' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [4/5] (7.14ns)   --->   "%mul_i6_3 = dmul i64 %empty_40, i64 %oracle_activations1_load_3_read" [backprop.c:141]   --->   Operation 134 'dmul' 'mul_i6_3' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [5/5] (7.14ns)   --->   "%mul_i6_4 = dmul i64 %empty_40, i64 %oracle_activations1_load_4_read" [backprop.c:141]   --->   Operation 135 'dmul' 'mul_i6_4' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [5/5] (7.14ns)   --->   "%mul_i6_5 = dmul i64 %empty_40, i64 %oracle_activations1_load_5_read" [backprop.c:141]   --->   Operation 136 'dmul' 'mul_i6_5' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 137 [2/5] (7.14ns)   --->   "%mul_i6 = dmul i64 %empty_40, i64 %oracle_activations1_load_read" [backprop.c:141]   --->   Operation 137 'dmul' 'mul_i6' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [2/5] (7.14ns)   --->   "%mul_i6_1 = dmul i64 %empty_40, i64 %oracle_activations1_load_1_read" [backprop.c:141]   --->   Operation 138 'dmul' 'mul_i6_1' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [3/5] (7.14ns)   --->   "%mul_i6_2 = dmul i64 %empty_40, i64 %oracle_activations1_load_2_read" [backprop.c:141]   --->   Operation 139 'dmul' 'mul_i6_2' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [3/5] (7.14ns)   --->   "%mul_i6_3 = dmul i64 %empty_40, i64 %oracle_activations1_load_3_read" [backprop.c:141]   --->   Operation 140 'dmul' 'mul_i6_3' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [4/5] (7.14ns)   --->   "%mul_i6_4 = dmul i64 %empty_40, i64 %oracle_activations1_load_4_read" [backprop.c:141]   --->   Operation 141 'dmul' 'mul_i6_4' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [4/5] (7.14ns)   --->   "%mul_i6_5 = dmul i64 %empty_40, i64 %oracle_activations1_load_5_read" [backprop.c:141]   --->   Operation 142 'dmul' 'mul_i6_5' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [5/5] (7.14ns)   --->   "%mul_i6_6 = dmul i64 %empty_40, i64 %oracle_activations1_load_6_read" [backprop.c:141]   --->   Operation 143 'dmul' 'mul_i6_6' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [5/5] (7.14ns)   --->   "%mul_i6_7 = dmul i64 %empty_40, i64 %oracle_activations1_load_7_read" [backprop.c:141]   --->   Operation 144 'dmul' 'mul_i6_7' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 145 [1/5] (7.14ns)   --->   "%mul_i6 = dmul i64 %empty_40, i64 %oracle_activations1_load_read" [backprop.c:141]   --->   Operation 145 'dmul' 'mul_i6' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/5] (7.14ns)   --->   "%mul_i6_1 = dmul i64 %empty_40, i64 %oracle_activations1_load_1_read" [backprop.c:141]   --->   Operation 146 'dmul' 'mul_i6_1' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [2/5] (7.14ns)   --->   "%mul_i6_2 = dmul i64 %empty_40, i64 %oracle_activations1_load_2_read" [backprop.c:141]   --->   Operation 147 'dmul' 'mul_i6_2' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [2/5] (7.14ns)   --->   "%mul_i6_3 = dmul i64 %empty_40, i64 %oracle_activations1_load_3_read" [backprop.c:141]   --->   Operation 148 'dmul' 'mul_i6_3' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [3/5] (7.14ns)   --->   "%mul_i6_4 = dmul i64 %empty_40, i64 %oracle_activations1_load_4_read" [backprop.c:141]   --->   Operation 149 'dmul' 'mul_i6_4' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [3/5] (7.14ns)   --->   "%mul_i6_5 = dmul i64 %empty_40, i64 %oracle_activations1_load_5_read" [backprop.c:141]   --->   Operation 150 'dmul' 'mul_i6_5' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [4/5] (7.14ns)   --->   "%mul_i6_6 = dmul i64 %empty_40, i64 %oracle_activations1_load_6_read" [backprop.c:141]   --->   Operation 151 'dmul' 'mul_i6_6' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [4/5] (7.14ns)   --->   "%mul_i6_7 = dmul i64 %empty_40, i64 %oracle_activations1_load_7_read" [backprop.c:141]   --->   Operation 152 'dmul' 'mul_i6_7' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [5/5] (7.14ns)   --->   "%mul_i6_8 = dmul i64 %empty_40, i64 %oracle_activations1_load_8_read" [backprop.c:141]   --->   Operation 153 'dmul' 'mul_i6_8' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [5/5] (7.14ns)   --->   "%mul_i6_9 = dmul i64 %empty_40, i64 %oracle_activations1_load_9_read" [backprop.c:141]   --->   Operation 154 'dmul' 'mul_i6_9' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 703 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 703 'ret' 'ret_ln0' <Predicate = (icmp_ln139)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.14>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i_15, i6 0" [backprop.c:139]   --->   Operation 155 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%p_cast37 = zext i10 %tmp_s" [backprop.c:139]   --->   Operation 156 'zext' 'p_cast37' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%delta_weights1_addr = getelementptr i64 %delta_weights1, i64 0, i64 %p_cast37" [backprop.c:141]   --->   Operation 157 'getelementptr' 'delta_weights1_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6, i10 %delta_weights1_addr" [backprop.c:141]   --->   Operation 158 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%or_ln141 = or i10 %tmp_s, i10 1" [backprop.c:141]   --->   Operation 159 'or' 'or_ln141' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i10 %or_ln141" [backprop.c:141]   --->   Operation 160 'zext' 'zext_ln141' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%delta_weights1_addr_1 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141" [backprop.c:141]   --->   Operation 161 'getelementptr' 'delta_weights1_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_1, i10 %delta_weights1_addr_1" [backprop.c:141]   --->   Operation 162 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_8 : Operation 163 [1/5] (7.14ns)   --->   "%mul_i6_2 = dmul i64 %empty_40, i64 %oracle_activations1_load_2_read" [backprop.c:141]   --->   Operation 163 'dmul' 'mul_i6_2' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/5] (7.14ns)   --->   "%mul_i6_3 = dmul i64 %empty_40, i64 %oracle_activations1_load_3_read" [backprop.c:141]   --->   Operation 164 'dmul' 'mul_i6_3' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [2/5] (7.14ns)   --->   "%mul_i6_4 = dmul i64 %empty_40, i64 %oracle_activations1_load_4_read" [backprop.c:141]   --->   Operation 165 'dmul' 'mul_i6_4' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [2/5] (7.14ns)   --->   "%mul_i6_5 = dmul i64 %empty_40, i64 %oracle_activations1_load_5_read" [backprop.c:141]   --->   Operation 166 'dmul' 'mul_i6_5' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [3/5] (7.14ns)   --->   "%mul_i6_6 = dmul i64 %empty_40, i64 %oracle_activations1_load_6_read" [backprop.c:141]   --->   Operation 167 'dmul' 'mul_i6_6' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [3/5] (7.14ns)   --->   "%mul_i6_7 = dmul i64 %empty_40, i64 %oracle_activations1_load_7_read" [backprop.c:141]   --->   Operation 168 'dmul' 'mul_i6_7' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [4/5] (7.14ns)   --->   "%mul_i6_8 = dmul i64 %empty_40, i64 %oracle_activations1_load_8_read" [backprop.c:141]   --->   Operation 169 'dmul' 'mul_i6_8' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [4/5] (7.14ns)   --->   "%mul_i6_9 = dmul i64 %empty_40, i64 %oracle_activations1_load_9_read" [backprop.c:141]   --->   Operation 170 'dmul' 'mul_i6_9' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [5/5] (7.14ns)   --->   "%mul_i6_s = dmul i64 %empty_40, i64 %oracle_activations1_load_10_read" [backprop.c:141]   --->   Operation 171 'dmul' 'mul_i6_s' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [5/5] (7.14ns)   --->   "%mul_i6_10 = dmul i64 %empty_40, i64 %oracle_activations1_load_11_read" [backprop.c:141]   --->   Operation 172 'dmul' 'mul_i6_10' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.14>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%or_ln141_1 = or i10 %tmp_s, i10 2" [backprop.c:141]   --->   Operation 173 'or' 'or_ln141_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln141_1 = zext i10 %or_ln141_1" [backprop.c:141]   --->   Operation 174 'zext' 'zext_ln141_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%delta_weights1_addr_2 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_1" [backprop.c:141]   --->   Operation 175 'getelementptr' 'delta_weights1_addr_2' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_2, i10 %delta_weights1_addr_2" [backprop.c:141]   --->   Operation 176 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%or_ln141_2 = or i10 %tmp_s, i10 3" [backprop.c:141]   --->   Operation 177 'or' 'or_ln141_2' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln141_2 = zext i10 %or_ln141_2" [backprop.c:141]   --->   Operation 178 'zext' 'zext_ln141_2' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%delta_weights1_addr_3 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_2" [backprop.c:141]   --->   Operation 179 'getelementptr' 'delta_weights1_addr_3' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_3, i10 %delta_weights1_addr_3" [backprop.c:141]   --->   Operation 180 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_9 : Operation 181 [1/5] (7.14ns)   --->   "%mul_i6_4 = dmul i64 %empty_40, i64 %oracle_activations1_load_4_read" [backprop.c:141]   --->   Operation 181 'dmul' 'mul_i6_4' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/5] (7.14ns)   --->   "%mul_i6_5 = dmul i64 %empty_40, i64 %oracle_activations1_load_5_read" [backprop.c:141]   --->   Operation 182 'dmul' 'mul_i6_5' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [2/5] (7.14ns)   --->   "%mul_i6_6 = dmul i64 %empty_40, i64 %oracle_activations1_load_6_read" [backprop.c:141]   --->   Operation 183 'dmul' 'mul_i6_6' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [2/5] (7.14ns)   --->   "%mul_i6_7 = dmul i64 %empty_40, i64 %oracle_activations1_load_7_read" [backprop.c:141]   --->   Operation 184 'dmul' 'mul_i6_7' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [3/5] (7.14ns)   --->   "%mul_i6_8 = dmul i64 %empty_40, i64 %oracle_activations1_load_8_read" [backprop.c:141]   --->   Operation 185 'dmul' 'mul_i6_8' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [3/5] (7.14ns)   --->   "%mul_i6_9 = dmul i64 %empty_40, i64 %oracle_activations1_load_9_read" [backprop.c:141]   --->   Operation 186 'dmul' 'mul_i6_9' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [4/5] (7.14ns)   --->   "%mul_i6_s = dmul i64 %empty_40, i64 %oracle_activations1_load_10_read" [backprop.c:141]   --->   Operation 187 'dmul' 'mul_i6_s' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [4/5] (7.14ns)   --->   "%mul_i6_10 = dmul i64 %empty_40, i64 %oracle_activations1_load_11_read" [backprop.c:141]   --->   Operation 188 'dmul' 'mul_i6_10' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [5/5] (7.14ns)   --->   "%mul_i6_11 = dmul i64 %empty_40, i64 %oracle_activations1_load_12_read" [backprop.c:141]   --->   Operation 189 'dmul' 'mul_i6_11' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [5/5] (7.14ns)   --->   "%mul_i6_12 = dmul i64 %empty_40, i64 %oracle_activations1_load_13_read" [backprop.c:141]   --->   Operation 190 'dmul' 'mul_i6_12' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.14>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln141_3 = or i10 %tmp_s, i10 4" [backprop.c:141]   --->   Operation 191 'or' 'or_ln141_3' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln141_3 = zext i10 %or_ln141_3" [backprop.c:141]   --->   Operation 192 'zext' 'zext_ln141_3' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%delta_weights1_addr_4 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_3" [backprop.c:141]   --->   Operation 193 'getelementptr' 'delta_weights1_addr_4' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_4, i10 %delta_weights1_addr_4" [backprop.c:141]   --->   Operation 194 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%or_ln141_4 = or i10 %tmp_s, i10 5" [backprop.c:141]   --->   Operation 195 'or' 'or_ln141_4' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln141_4 = zext i10 %or_ln141_4" [backprop.c:141]   --->   Operation 196 'zext' 'zext_ln141_4' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%delta_weights1_addr_5 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_4" [backprop.c:141]   --->   Operation 197 'getelementptr' 'delta_weights1_addr_5' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_5, i10 %delta_weights1_addr_5" [backprop.c:141]   --->   Operation 198 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_10 : Operation 199 [1/5] (7.14ns)   --->   "%mul_i6_6 = dmul i64 %empty_40, i64 %oracle_activations1_load_6_read" [backprop.c:141]   --->   Operation 199 'dmul' 'mul_i6_6' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [1/5] (7.14ns)   --->   "%mul_i6_7 = dmul i64 %empty_40, i64 %oracle_activations1_load_7_read" [backprop.c:141]   --->   Operation 200 'dmul' 'mul_i6_7' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [2/5] (7.14ns)   --->   "%mul_i6_8 = dmul i64 %empty_40, i64 %oracle_activations1_load_8_read" [backprop.c:141]   --->   Operation 201 'dmul' 'mul_i6_8' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [2/5] (7.14ns)   --->   "%mul_i6_9 = dmul i64 %empty_40, i64 %oracle_activations1_load_9_read" [backprop.c:141]   --->   Operation 202 'dmul' 'mul_i6_9' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [3/5] (7.14ns)   --->   "%mul_i6_s = dmul i64 %empty_40, i64 %oracle_activations1_load_10_read" [backprop.c:141]   --->   Operation 203 'dmul' 'mul_i6_s' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [3/5] (7.14ns)   --->   "%mul_i6_10 = dmul i64 %empty_40, i64 %oracle_activations1_load_11_read" [backprop.c:141]   --->   Operation 204 'dmul' 'mul_i6_10' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [4/5] (7.14ns)   --->   "%mul_i6_11 = dmul i64 %empty_40, i64 %oracle_activations1_load_12_read" [backprop.c:141]   --->   Operation 205 'dmul' 'mul_i6_11' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [4/5] (7.14ns)   --->   "%mul_i6_12 = dmul i64 %empty_40, i64 %oracle_activations1_load_13_read" [backprop.c:141]   --->   Operation 206 'dmul' 'mul_i6_12' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [5/5] (7.14ns)   --->   "%mul_i6_13 = dmul i64 %empty_40, i64 %oracle_activations1_load_14_read" [backprop.c:141]   --->   Operation 207 'dmul' 'mul_i6_13' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [5/5] (7.14ns)   --->   "%mul_i6_14 = dmul i64 %empty_40, i64 %oracle_activations1_load_15_read" [backprop.c:141]   --->   Operation 208 'dmul' 'mul_i6_14' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.14>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%or_ln141_5 = or i10 %tmp_s, i10 6" [backprop.c:141]   --->   Operation 209 'or' 'or_ln141_5' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln141_5 = zext i10 %or_ln141_5" [backprop.c:141]   --->   Operation 210 'zext' 'zext_ln141_5' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%delta_weights1_addr_6 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_5" [backprop.c:141]   --->   Operation 211 'getelementptr' 'delta_weights1_addr_6' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_6, i10 %delta_weights1_addr_6" [backprop.c:141]   --->   Operation 212 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%or_ln141_6 = or i10 %tmp_s, i10 7" [backprop.c:141]   --->   Operation 213 'or' 'or_ln141_6' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln141_6 = zext i10 %or_ln141_6" [backprop.c:141]   --->   Operation 214 'zext' 'zext_ln141_6' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%delta_weights1_addr_7 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_6" [backprop.c:141]   --->   Operation 215 'getelementptr' 'delta_weights1_addr_7' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_7, i10 %delta_weights1_addr_7" [backprop.c:141]   --->   Operation 216 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_11 : Operation 217 [1/5] (7.14ns)   --->   "%mul_i6_8 = dmul i64 %empty_40, i64 %oracle_activations1_load_8_read" [backprop.c:141]   --->   Operation 217 'dmul' 'mul_i6_8' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 218 [1/5] (7.14ns)   --->   "%mul_i6_9 = dmul i64 %empty_40, i64 %oracle_activations1_load_9_read" [backprop.c:141]   --->   Operation 218 'dmul' 'mul_i6_9' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 219 [2/5] (7.14ns)   --->   "%mul_i6_s = dmul i64 %empty_40, i64 %oracle_activations1_load_10_read" [backprop.c:141]   --->   Operation 219 'dmul' 'mul_i6_s' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [2/5] (7.14ns)   --->   "%mul_i6_10 = dmul i64 %empty_40, i64 %oracle_activations1_load_11_read" [backprop.c:141]   --->   Operation 220 'dmul' 'mul_i6_10' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 221 [3/5] (7.14ns)   --->   "%mul_i6_11 = dmul i64 %empty_40, i64 %oracle_activations1_load_12_read" [backprop.c:141]   --->   Operation 221 'dmul' 'mul_i6_11' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [3/5] (7.14ns)   --->   "%mul_i6_12 = dmul i64 %empty_40, i64 %oracle_activations1_load_13_read" [backprop.c:141]   --->   Operation 222 'dmul' 'mul_i6_12' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [4/5] (7.14ns)   --->   "%mul_i6_13 = dmul i64 %empty_40, i64 %oracle_activations1_load_14_read" [backprop.c:141]   --->   Operation 223 'dmul' 'mul_i6_13' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [4/5] (7.14ns)   --->   "%mul_i6_14 = dmul i64 %empty_40, i64 %oracle_activations1_load_15_read" [backprop.c:141]   --->   Operation 224 'dmul' 'mul_i6_14' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [5/5] (7.14ns)   --->   "%mul_i6_15 = dmul i64 %empty_40, i64 %oracle_activations1_load_16_read" [backprop.c:141]   --->   Operation 225 'dmul' 'mul_i6_15' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 226 [5/5] (7.14ns)   --->   "%mul_i6_16 = dmul i64 %empty_40, i64 %oracle_activations1_load_17_read" [backprop.c:141]   --->   Operation 226 'dmul' 'mul_i6_16' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.14>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%or_ln141_7 = or i10 %tmp_s, i10 8" [backprop.c:141]   --->   Operation 227 'or' 'or_ln141_7' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln141_7 = zext i10 %or_ln141_7" [backprop.c:141]   --->   Operation 228 'zext' 'zext_ln141_7' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%delta_weights1_addr_8 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_7" [backprop.c:141]   --->   Operation 229 'getelementptr' 'delta_weights1_addr_8' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_8, i10 %delta_weights1_addr_8" [backprop.c:141]   --->   Operation 230 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%or_ln141_8 = or i10 %tmp_s, i10 9" [backprop.c:141]   --->   Operation 231 'or' 'or_ln141_8' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln141_8 = zext i10 %or_ln141_8" [backprop.c:141]   --->   Operation 232 'zext' 'zext_ln141_8' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%delta_weights1_addr_9 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_8" [backprop.c:141]   --->   Operation 233 'getelementptr' 'delta_weights1_addr_9' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_9, i10 %delta_weights1_addr_9" [backprop.c:141]   --->   Operation 234 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_12 : Operation 235 [1/5] (7.14ns)   --->   "%mul_i6_s = dmul i64 %empty_40, i64 %oracle_activations1_load_10_read" [backprop.c:141]   --->   Operation 235 'dmul' 'mul_i6_s' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [1/5] (7.14ns)   --->   "%mul_i6_10 = dmul i64 %empty_40, i64 %oracle_activations1_load_11_read" [backprop.c:141]   --->   Operation 236 'dmul' 'mul_i6_10' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 237 [2/5] (7.14ns)   --->   "%mul_i6_11 = dmul i64 %empty_40, i64 %oracle_activations1_load_12_read" [backprop.c:141]   --->   Operation 237 'dmul' 'mul_i6_11' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 238 [2/5] (7.14ns)   --->   "%mul_i6_12 = dmul i64 %empty_40, i64 %oracle_activations1_load_13_read" [backprop.c:141]   --->   Operation 238 'dmul' 'mul_i6_12' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 239 [3/5] (7.14ns)   --->   "%mul_i6_13 = dmul i64 %empty_40, i64 %oracle_activations1_load_14_read" [backprop.c:141]   --->   Operation 239 'dmul' 'mul_i6_13' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 240 [3/5] (7.14ns)   --->   "%mul_i6_14 = dmul i64 %empty_40, i64 %oracle_activations1_load_15_read" [backprop.c:141]   --->   Operation 240 'dmul' 'mul_i6_14' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 241 [4/5] (7.14ns)   --->   "%mul_i6_15 = dmul i64 %empty_40, i64 %oracle_activations1_load_16_read" [backprop.c:141]   --->   Operation 241 'dmul' 'mul_i6_15' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 242 [4/5] (7.14ns)   --->   "%mul_i6_16 = dmul i64 %empty_40, i64 %oracle_activations1_load_17_read" [backprop.c:141]   --->   Operation 242 'dmul' 'mul_i6_16' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 243 [5/5] (7.14ns)   --->   "%mul_i6_17 = dmul i64 %empty_40, i64 %oracle_activations1_load_18_read" [backprop.c:141]   --->   Operation 243 'dmul' 'mul_i6_17' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 244 [5/5] (7.14ns)   --->   "%mul_i6_18 = dmul i64 %empty_40, i64 %oracle_activations1_load_19_read" [backprop.c:141]   --->   Operation 244 'dmul' 'mul_i6_18' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.14>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%or_ln141_9 = or i10 %tmp_s, i10 10" [backprop.c:141]   --->   Operation 245 'or' 'or_ln141_9' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln141_9 = zext i10 %or_ln141_9" [backprop.c:141]   --->   Operation 246 'zext' 'zext_ln141_9' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%delta_weights1_addr_10 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_9" [backprop.c:141]   --->   Operation 247 'getelementptr' 'delta_weights1_addr_10' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_s, i10 %delta_weights1_addr_10" [backprop.c:141]   --->   Operation 248 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "%or_ln141_10 = or i10 %tmp_s, i10 11" [backprop.c:141]   --->   Operation 249 'or' 'or_ln141_10' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln141_10 = zext i10 %or_ln141_10" [backprop.c:141]   --->   Operation 250 'zext' 'zext_ln141_10' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%delta_weights1_addr_11 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_10" [backprop.c:141]   --->   Operation 251 'getelementptr' 'delta_weights1_addr_11' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_10, i10 %delta_weights1_addr_11" [backprop.c:141]   --->   Operation 252 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_13 : Operation 253 [1/5] (7.14ns)   --->   "%mul_i6_11 = dmul i64 %empty_40, i64 %oracle_activations1_load_12_read" [backprop.c:141]   --->   Operation 253 'dmul' 'mul_i6_11' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 254 [1/5] (7.14ns)   --->   "%mul_i6_12 = dmul i64 %empty_40, i64 %oracle_activations1_load_13_read" [backprop.c:141]   --->   Operation 254 'dmul' 'mul_i6_12' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 255 [2/5] (7.14ns)   --->   "%mul_i6_13 = dmul i64 %empty_40, i64 %oracle_activations1_load_14_read" [backprop.c:141]   --->   Operation 255 'dmul' 'mul_i6_13' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 256 [2/5] (7.14ns)   --->   "%mul_i6_14 = dmul i64 %empty_40, i64 %oracle_activations1_load_15_read" [backprop.c:141]   --->   Operation 256 'dmul' 'mul_i6_14' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 257 [3/5] (7.14ns)   --->   "%mul_i6_15 = dmul i64 %empty_40, i64 %oracle_activations1_load_16_read" [backprop.c:141]   --->   Operation 257 'dmul' 'mul_i6_15' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 258 [3/5] (7.14ns)   --->   "%mul_i6_16 = dmul i64 %empty_40, i64 %oracle_activations1_load_17_read" [backprop.c:141]   --->   Operation 258 'dmul' 'mul_i6_16' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 259 [4/5] (7.14ns)   --->   "%mul_i6_17 = dmul i64 %empty_40, i64 %oracle_activations1_load_18_read" [backprop.c:141]   --->   Operation 259 'dmul' 'mul_i6_17' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 260 [4/5] (7.14ns)   --->   "%mul_i6_18 = dmul i64 %empty_40, i64 %oracle_activations1_load_19_read" [backprop.c:141]   --->   Operation 260 'dmul' 'mul_i6_18' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 261 [5/5] (7.14ns)   --->   "%mul_i6_19 = dmul i64 %empty_40, i64 %oracle_activations1_load_20_read" [backprop.c:141]   --->   Operation 261 'dmul' 'mul_i6_19' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 262 [5/5] (7.14ns)   --->   "%mul_i6_20 = dmul i64 %empty_40, i64 %oracle_activations1_load_21_read" [backprop.c:141]   --->   Operation 262 'dmul' 'mul_i6_20' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.14>
ST_14 : Operation 263 [1/1] (0.00ns)   --->   "%or_ln141_11 = or i10 %tmp_s, i10 12" [backprop.c:141]   --->   Operation 263 'or' 'or_ln141_11' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln141_11 = zext i10 %or_ln141_11" [backprop.c:141]   --->   Operation 264 'zext' 'zext_ln141_11' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_14 : Operation 265 [1/1] (0.00ns)   --->   "%delta_weights1_addr_12 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_11" [backprop.c:141]   --->   Operation 265 'getelementptr' 'delta_weights1_addr_12' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_14 : Operation 266 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_11, i10 %delta_weights1_addr_12" [backprop.c:141]   --->   Operation 266 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_14 : Operation 267 [1/1] (0.00ns)   --->   "%or_ln141_12 = or i10 %tmp_s, i10 13" [backprop.c:141]   --->   Operation 267 'or' 'or_ln141_12' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_14 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln141_12 = zext i10 %or_ln141_12" [backprop.c:141]   --->   Operation 268 'zext' 'zext_ln141_12' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%delta_weights1_addr_13 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_12" [backprop.c:141]   --->   Operation 269 'getelementptr' 'delta_weights1_addr_13' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_12, i10 %delta_weights1_addr_13" [backprop.c:141]   --->   Operation 270 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_14 : Operation 271 [1/5] (7.14ns)   --->   "%mul_i6_13 = dmul i64 %empty_40, i64 %oracle_activations1_load_14_read" [backprop.c:141]   --->   Operation 271 'dmul' 'mul_i6_13' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 272 [1/5] (7.14ns)   --->   "%mul_i6_14 = dmul i64 %empty_40, i64 %oracle_activations1_load_15_read" [backprop.c:141]   --->   Operation 272 'dmul' 'mul_i6_14' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 273 [2/5] (7.14ns)   --->   "%mul_i6_15 = dmul i64 %empty_40, i64 %oracle_activations1_load_16_read" [backprop.c:141]   --->   Operation 273 'dmul' 'mul_i6_15' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 274 [2/5] (7.14ns)   --->   "%mul_i6_16 = dmul i64 %empty_40, i64 %oracle_activations1_load_17_read" [backprop.c:141]   --->   Operation 274 'dmul' 'mul_i6_16' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 275 [3/5] (7.14ns)   --->   "%mul_i6_17 = dmul i64 %empty_40, i64 %oracle_activations1_load_18_read" [backprop.c:141]   --->   Operation 275 'dmul' 'mul_i6_17' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 276 [3/5] (7.14ns)   --->   "%mul_i6_18 = dmul i64 %empty_40, i64 %oracle_activations1_load_19_read" [backprop.c:141]   --->   Operation 276 'dmul' 'mul_i6_18' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 277 [4/5] (7.14ns)   --->   "%mul_i6_19 = dmul i64 %empty_40, i64 %oracle_activations1_load_20_read" [backprop.c:141]   --->   Operation 277 'dmul' 'mul_i6_19' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 278 [4/5] (7.14ns)   --->   "%mul_i6_20 = dmul i64 %empty_40, i64 %oracle_activations1_load_21_read" [backprop.c:141]   --->   Operation 278 'dmul' 'mul_i6_20' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 279 [5/5] (7.14ns)   --->   "%mul_i6_21 = dmul i64 %empty_40, i64 %oracle_activations1_load_22_read" [backprop.c:141]   --->   Operation 279 'dmul' 'mul_i6_21' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 280 [5/5] (7.14ns)   --->   "%mul_i6_22 = dmul i64 %empty_40, i64 %oracle_activations1_load_23_read" [backprop.c:141]   --->   Operation 280 'dmul' 'mul_i6_22' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.14>
ST_15 : Operation 281 [1/1] (0.00ns)   --->   "%or_ln141_13 = or i10 %tmp_s, i10 14" [backprop.c:141]   --->   Operation 281 'or' 'or_ln141_13' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_15 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln141_13 = zext i10 %or_ln141_13" [backprop.c:141]   --->   Operation 282 'zext' 'zext_ln141_13' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_15 : Operation 283 [1/1] (0.00ns)   --->   "%delta_weights1_addr_14 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_13" [backprop.c:141]   --->   Operation 283 'getelementptr' 'delta_weights1_addr_14' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_15 : Operation 284 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_13, i10 %delta_weights1_addr_14" [backprop.c:141]   --->   Operation 284 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_15 : Operation 285 [1/1] (0.00ns)   --->   "%or_ln141_14 = or i10 %tmp_s, i10 15" [backprop.c:141]   --->   Operation 285 'or' 'or_ln141_14' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_15 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln141_14 = zext i10 %or_ln141_14" [backprop.c:141]   --->   Operation 286 'zext' 'zext_ln141_14' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_15 : Operation 287 [1/1] (0.00ns)   --->   "%delta_weights1_addr_15 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_14" [backprop.c:141]   --->   Operation 287 'getelementptr' 'delta_weights1_addr_15' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_15 : Operation 288 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_14, i10 %delta_weights1_addr_15" [backprop.c:141]   --->   Operation 288 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_15 : Operation 289 [1/5] (7.14ns)   --->   "%mul_i6_15 = dmul i64 %empty_40, i64 %oracle_activations1_load_16_read" [backprop.c:141]   --->   Operation 289 'dmul' 'mul_i6_15' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 290 [1/5] (7.14ns)   --->   "%mul_i6_16 = dmul i64 %empty_40, i64 %oracle_activations1_load_17_read" [backprop.c:141]   --->   Operation 290 'dmul' 'mul_i6_16' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 291 [2/5] (7.14ns)   --->   "%mul_i6_17 = dmul i64 %empty_40, i64 %oracle_activations1_load_18_read" [backprop.c:141]   --->   Operation 291 'dmul' 'mul_i6_17' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 292 [2/5] (7.14ns)   --->   "%mul_i6_18 = dmul i64 %empty_40, i64 %oracle_activations1_load_19_read" [backprop.c:141]   --->   Operation 292 'dmul' 'mul_i6_18' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 293 [3/5] (7.14ns)   --->   "%mul_i6_19 = dmul i64 %empty_40, i64 %oracle_activations1_load_20_read" [backprop.c:141]   --->   Operation 293 'dmul' 'mul_i6_19' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 294 [3/5] (7.14ns)   --->   "%mul_i6_20 = dmul i64 %empty_40, i64 %oracle_activations1_load_21_read" [backprop.c:141]   --->   Operation 294 'dmul' 'mul_i6_20' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 295 [4/5] (7.14ns)   --->   "%mul_i6_21 = dmul i64 %empty_40, i64 %oracle_activations1_load_22_read" [backprop.c:141]   --->   Operation 295 'dmul' 'mul_i6_21' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 296 [4/5] (7.14ns)   --->   "%mul_i6_22 = dmul i64 %empty_40, i64 %oracle_activations1_load_23_read" [backprop.c:141]   --->   Operation 296 'dmul' 'mul_i6_22' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 297 [5/5] (7.14ns)   --->   "%mul_i6_23 = dmul i64 %empty_40, i64 %oracle_activations1_load_24_read" [backprop.c:141]   --->   Operation 297 'dmul' 'mul_i6_23' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 298 [5/5] (7.14ns)   --->   "%mul_i6_24 = dmul i64 %empty_40, i64 %oracle_activations1_load_25_read" [backprop.c:141]   --->   Operation 298 'dmul' 'mul_i6_24' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.14>
ST_16 : Operation 299 [1/1] (0.00ns)   --->   "%or_ln141_15 = or i10 %tmp_s, i10 16" [backprop.c:141]   --->   Operation 299 'or' 'or_ln141_15' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_16 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln141_15 = zext i10 %or_ln141_15" [backprop.c:141]   --->   Operation 300 'zext' 'zext_ln141_15' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_16 : Operation 301 [1/1] (0.00ns)   --->   "%delta_weights1_addr_16 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_15" [backprop.c:141]   --->   Operation 301 'getelementptr' 'delta_weights1_addr_16' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_16 : Operation 302 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_15, i10 %delta_weights1_addr_16" [backprop.c:141]   --->   Operation 302 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_16 : Operation 303 [1/1] (0.00ns)   --->   "%or_ln141_16 = or i10 %tmp_s, i10 17" [backprop.c:141]   --->   Operation 303 'or' 'or_ln141_16' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_16 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln141_16 = zext i10 %or_ln141_16" [backprop.c:141]   --->   Operation 304 'zext' 'zext_ln141_16' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_16 : Operation 305 [1/1] (0.00ns)   --->   "%delta_weights1_addr_17 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_16" [backprop.c:141]   --->   Operation 305 'getelementptr' 'delta_weights1_addr_17' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_16 : Operation 306 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_16, i10 %delta_weights1_addr_17" [backprop.c:141]   --->   Operation 306 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_16 : Operation 307 [1/5] (7.14ns)   --->   "%mul_i6_17 = dmul i64 %empty_40, i64 %oracle_activations1_load_18_read" [backprop.c:141]   --->   Operation 307 'dmul' 'mul_i6_17' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 308 [1/5] (7.14ns)   --->   "%mul_i6_18 = dmul i64 %empty_40, i64 %oracle_activations1_load_19_read" [backprop.c:141]   --->   Operation 308 'dmul' 'mul_i6_18' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 309 [2/5] (7.14ns)   --->   "%mul_i6_19 = dmul i64 %empty_40, i64 %oracle_activations1_load_20_read" [backprop.c:141]   --->   Operation 309 'dmul' 'mul_i6_19' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 310 [2/5] (7.14ns)   --->   "%mul_i6_20 = dmul i64 %empty_40, i64 %oracle_activations1_load_21_read" [backprop.c:141]   --->   Operation 310 'dmul' 'mul_i6_20' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 311 [3/5] (7.14ns)   --->   "%mul_i6_21 = dmul i64 %empty_40, i64 %oracle_activations1_load_22_read" [backprop.c:141]   --->   Operation 311 'dmul' 'mul_i6_21' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 312 [3/5] (7.14ns)   --->   "%mul_i6_22 = dmul i64 %empty_40, i64 %oracle_activations1_load_23_read" [backprop.c:141]   --->   Operation 312 'dmul' 'mul_i6_22' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 313 [4/5] (7.14ns)   --->   "%mul_i6_23 = dmul i64 %empty_40, i64 %oracle_activations1_load_24_read" [backprop.c:141]   --->   Operation 313 'dmul' 'mul_i6_23' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 314 [4/5] (7.14ns)   --->   "%mul_i6_24 = dmul i64 %empty_40, i64 %oracle_activations1_load_25_read" [backprop.c:141]   --->   Operation 314 'dmul' 'mul_i6_24' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 315 [5/5] (7.14ns)   --->   "%mul_i6_25 = dmul i64 %empty_40, i64 %oracle_activations1_load_26_read" [backprop.c:141]   --->   Operation 315 'dmul' 'mul_i6_25' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 316 [5/5] (7.14ns)   --->   "%mul_i6_26 = dmul i64 %empty_40, i64 %oracle_activations1_load_27_read" [backprop.c:141]   --->   Operation 316 'dmul' 'mul_i6_26' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.14>
ST_17 : Operation 317 [1/1] (0.00ns)   --->   "%or_ln141_17 = or i10 %tmp_s, i10 18" [backprop.c:141]   --->   Operation 317 'or' 'or_ln141_17' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_17 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln141_17 = zext i10 %or_ln141_17" [backprop.c:141]   --->   Operation 318 'zext' 'zext_ln141_17' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_17 : Operation 319 [1/1] (0.00ns)   --->   "%delta_weights1_addr_18 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_17" [backprop.c:141]   --->   Operation 319 'getelementptr' 'delta_weights1_addr_18' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_17 : Operation 320 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_17, i10 %delta_weights1_addr_18" [backprop.c:141]   --->   Operation 320 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_17 : Operation 321 [1/1] (0.00ns)   --->   "%or_ln141_18 = or i10 %tmp_s, i10 19" [backprop.c:141]   --->   Operation 321 'or' 'or_ln141_18' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_17 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln141_18 = zext i10 %or_ln141_18" [backprop.c:141]   --->   Operation 322 'zext' 'zext_ln141_18' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_17 : Operation 323 [1/1] (0.00ns)   --->   "%delta_weights1_addr_19 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_18" [backprop.c:141]   --->   Operation 323 'getelementptr' 'delta_weights1_addr_19' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_17 : Operation 324 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_18, i10 %delta_weights1_addr_19" [backprop.c:141]   --->   Operation 324 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_17 : Operation 325 [1/5] (7.14ns)   --->   "%mul_i6_19 = dmul i64 %empty_40, i64 %oracle_activations1_load_20_read" [backprop.c:141]   --->   Operation 325 'dmul' 'mul_i6_19' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 326 [1/5] (7.14ns)   --->   "%mul_i6_20 = dmul i64 %empty_40, i64 %oracle_activations1_load_21_read" [backprop.c:141]   --->   Operation 326 'dmul' 'mul_i6_20' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 327 [2/5] (7.14ns)   --->   "%mul_i6_21 = dmul i64 %empty_40, i64 %oracle_activations1_load_22_read" [backprop.c:141]   --->   Operation 327 'dmul' 'mul_i6_21' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 328 [2/5] (7.14ns)   --->   "%mul_i6_22 = dmul i64 %empty_40, i64 %oracle_activations1_load_23_read" [backprop.c:141]   --->   Operation 328 'dmul' 'mul_i6_22' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 329 [3/5] (7.14ns)   --->   "%mul_i6_23 = dmul i64 %empty_40, i64 %oracle_activations1_load_24_read" [backprop.c:141]   --->   Operation 329 'dmul' 'mul_i6_23' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 330 [3/5] (7.14ns)   --->   "%mul_i6_24 = dmul i64 %empty_40, i64 %oracle_activations1_load_25_read" [backprop.c:141]   --->   Operation 330 'dmul' 'mul_i6_24' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 331 [4/5] (7.14ns)   --->   "%mul_i6_25 = dmul i64 %empty_40, i64 %oracle_activations1_load_26_read" [backprop.c:141]   --->   Operation 331 'dmul' 'mul_i6_25' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 332 [4/5] (7.14ns)   --->   "%mul_i6_26 = dmul i64 %empty_40, i64 %oracle_activations1_load_27_read" [backprop.c:141]   --->   Operation 332 'dmul' 'mul_i6_26' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 333 [5/5] (7.14ns)   --->   "%mul_i6_27 = dmul i64 %empty_40, i64 %oracle_activations1_load_28_read" [backprop.c:141]   --->   Operation 333 'dmul' 'mul_i6_27' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 334 [5/5] (7.14ns)   --->   "%mul_i6_28 = dmul i64 %empty_40, i64 %oracle_activations1_load_29_read" [backprop.c:141]   --->   Operation 334 'dmul' 'mul_i6_28' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.14>
ST_18 : Operation 335 [1/1] (0.00ns)   --->   "%or_ln141_19 = or i10 %tmp_s, i10 20" [backprop.c:141]   --->   Operation 335 'or' 'or_ln141_19' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln141_19 = zext i10 %or_ln141_19" [backprop.c:141]   --->   Operation 336 'zext' 'zext_ln141_19' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 337 [1/1] (0.00ns)   --->   "%delta_weights1_addr_20 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_19" [backprop.c:141]   --->   Operation 337 'getelementptr' 'delta_weights1_addr_20' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 338 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_19, i10 %delta_weights1_addr_20" [backprop.c:141]   --->   Operation 338 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_18 : Operation 339 [1/1] (0.00ns)   --->   "%or_ln141_20 = or i10 %tmp_s, i10 21" [backprop.c:141]   --->   Operation 339 'or' 'or_ln141_20' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln141_20 = zext i10 %or_ln141_20" [backprop.c:141]   --->   Operation 340 'zext' 'zext_ln141_20' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 341 [1/1] (0.00ns)   --->   "%delta_weights1_addr_21 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_20" [backprop.c:141]   --->   Operation 341 'getelementptr' 'delta_weights1_addr_21' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 342 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_20, i10 %delta_weights1_addr_21" [backprop.c:141]   --->   Operation 342 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_18 : Operation 343 [1/5] (7.14ns)   --->   "%mul_i6_21 = dmul i64 %empty_40, i64 %oracle_activations1_load_22_read" [backprop.c:141]   --->   Operation 343 'dmul' 'mul_i6_21' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 344 [1/5] (7.14ns)   --->   "%mul_i6_22 = dmul i64 %empty_40, i64 %oracle_activations1_load_23_read" [backprop.c:141]   --->   Operation 344 'dmul' 'mul_i6_22' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 345 [2/5] (7.14ns)   --->   "%mul_i6_23 = dmul i64 %empty_40, i64 %oracle_activations1_load_24_read" [backprop.c:141]   --->   Operation 345 'dmul' 'mul_i6_23' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 346 [2/5] (7.14ns)   --->   "%mul_i6_24 = dmul i64 %empty_40, i64 %oracle_activations1_load_25_read" [backprop.c:141]   --->   Operation 346 'dmul' 'mul_i6_24' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 347 [3/5] (7.14ns)   --->   "%mul_i6_25 = dmul i64 %empty_40, i64 %oracle_activations1_load_26_read" [backprop.c:141]   --->   Operation 347 'dmul' 'mul_i6_25' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 348 [3/5] (7.14ns)   --->   "%mul_i6_26 = dmul i64 %empty_40, i64 %oracle_activations1_load_27_read" [backprop.c:141]   --->   Operation 348 'dmul' 'mul_i6_26' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 349 [4/5] (7.14ns)   --->   "%mul_i6_27 = dmul i64 %empty_40, i64 %oracle_activations1_load_28_read" [backprop.c:141]   --->   Operation 349 'dmul' 'mul_i6_27' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 350 [4/5] (7.14ns)   --->   "%mul_i6_28 = dmul i64 %empty_40, i64 %oracle_activations1_load_29_read" [backprop.c:141]   --->   Operation 350 'dmul' 'mul_i6_28' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 351 [5/5] (7.14ns)   --->   "%mul_i6_29 = dmul i64 %empty_40, i64 %oracle_activations1_load_30_read" [backprop.c:141]   --->   Operation 351 'dmul' 'mul_i6_29' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 352 [5/5] (7.14ns)   --->   "%mul_i6_30 = dmul i64 %empty_40, i64 %oracle_activations1_load_31_read" [backprop.c:141]   --->   Operation 352 'dmul' 'mul_i6_30' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.14>
ST_19 : Operation 353 [1/1] (0.00ns)   --->   "%or_ln141_21 = or i10 %tmp_s, i10 22" [backprop.c:141]   --->   Operation 353 'or' 'or_ln141_21' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_19 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln141_21 = zext i10 %or_ln141_21" [backprop.c:141]   --->   Operation 354 'zext' 'zext_ln141_21' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_19 : Operation 355 [1/1] (0.00ns)   --->   "%delta_weights1_addr_22 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_21" [backprop.c:141]   --->   Operation 355 'getelementptr' 'delta_weights1_addr_22' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_19 : Operation 356 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_21, i10 %delta_weights1_addr_22" [backprop.c:141]   --->   Operation 356 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_19 : Operation 357 [1/1] (0.00ns)   --->   "%or_ln141_22 = or i10 %tmp_s, i10 23" [backprop.c:141]   --->   Operation 357 'or' 'or_ln141_22' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_19 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln141_22 = zext i10 %or_ln141_22" [backprop.c:141]   --->   Operation 358 'zext' 'zext_ln141_22' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_19 : Operation 359 [1/1] (0.00ns)   --->   "%delta_weights1_addr_23 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_22" [backprop.c:141]   --->   Operation 359 'getelementptr' 'delta_weights1_addr_23' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_19 : Operation 360 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_22, i10 %delta_weights1_addr_23" [backprop.c:141]   --->   Operation 360 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_19 : Operation 361 [1/5] (7.14ns)   --->   "%mul_i6_23 = dmul i64 %empty_40, i64 %oracle_activations1_load_24_read" [backprop.c:141]   --->   Operation 361 'dmul' 'mul_i6_23' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 362 [1/5] (7.14ns)   --->   "%mul_i6_24 = dmul i64 %empty_40, i64 %oracle_activations1_load_25_read" [backprop.c:141]   --->   Operation 362 'dmul' 'mul_i6_24' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 363 [2/5] (7.14ns)   --->   "%mul_i6_25 = dmul i64 %empty_40, i64 %oracle_activations1_load_26_read" [backprop.c:141]   --->   Operation 363 'dmul' 'mul_i6_25' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 364 [2/5] (7.14ns)   --->   "%mul_i6_26 = dmul i64 %empty_40, i64 %oracle_activations1_load_27_read" [backprop.c:141]   --->   Operation 364 'dmul' 'mul_i6_26' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 365 [3/5] (7.14ns)   --->   "%mul_i6_27 = dmul i64 %empty_40, i64 %oracle_activations1_load_28_read" [backprop.c:141]   --->   Operation 365 'dmul' 'mul_i6_27' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 366 [3/5] (7.14ns)   --->   "%mul_i6_28 = dmul i64 %empty_40, i64 %oracle_activations1_load_29_read" [backprop.c:141]   --->   Operation 366 'dmul' 'mul_i6_28' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 367 [4/5] (7.14ns)   --->   "%mul_i6_29 = dmul i64 %empty_40, i64 %oracle_activations1_load_30_read" [backprop.c:141]   --->   Operation 367 'dmul' 'mul_i6_29' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 368 [4/5] (7.14ns)   --->   "%mul_i6_30 = dmul i64 %empty_40, i64 %oracle_activations1_load_31_read" [backprop.c:141]   --->   Operation 368 'dmul' 'mul_i6_30' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 369 [5/5] (7.14ns)   --->   "%mul_i6_31 = dmul i64 %empty_40, i64 %oracle_activations1_load_32_read" [backprop.c:141]   --->   Operation 369 'dmul' 'mul_i6_31' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 370 [5/5] (7.14ns)   --->   "%mul_i6_32 = dmul i64 %empty_40, i64 %oracle_activations1_load_33_read" [backprop.c:141]   --->   Operation 370 'dmul' 'mul_i6_32' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.14>
ST_20 : Operation 371 [1/1] (0.00ns)   --->   "%or_ln141_23 = or i10 %tmp_s, i10 24" [backprop.c:141]   --->   Operation 371 'or' 'or_ln141_23' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_20 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln141_23 = zext i10 %or_ln141_23" [backprop.c:141]   --->   Operation 372 'zext' 'zext_ln141_23' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_20 : Operation 373 [1/1] (0.00ns)   --->   "%delta_weights1_addr_24 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_23" [backprop.c:141]   --->   Operation 373 'getelementptr' 'delta_weights1_addr_24' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_20 : Operation 374 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_23, i10 %delta_weights1_addr_24" [backprop.c:141]   --->   Operation 374 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_20 : Operation 375 [1/1] (0.00ns)   --->   "%or_ln141_24 = or i10 %tmp_s, i10 25" [backprop.c:141]   --->   Operation 375 'or' 'or_ln141_24' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_20 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln141_24 = zext i10 %or_ln141_24" [backprop.c:141]   --->   Operation 376 'zext' 'zext_ln141_24' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_20 : Operation 377 [1/1] (0.00ns)   --->   "%delta_weights1_addr_25 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_24" [backprop.c:141]   --->   Operation 377 'getelementptr' 'delta_weights1_addr_25' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_20 : Operation 378 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_24, i10 %delta_weights1_addr_25" [backprop.c:141]   --->   Operation 378 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_20 : Operation 379 [1/5] (7.14ns)   --->   "%mul_i6_25 = dmul i64 %empty_40, i64 %oracle_activations1_load_26_read" [backprop.c:141]   --->   Operation 379 'dmul' 'mul_i6_25' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 380 [1/5] (7.14ns)   --->   "%mul_i6_26 = dmul i64 %empty_40, i64 %oracle_activations1_load_27_read" [backprop.c:141]   --->   Operation 380 'dmul' 'mul_i6_26' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 381 [2/5] (7.14ns)   --->   "%mul_i6_27 = dmul i64 %empty_40, i64 %oracle_activations1_load_28_read" [backprop.c:141]   --->   Operation 381 'dmul' 'mul_i6_27' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 382 [2/5] (7.14ns)   --->   "%mul_i6_28 = dmul i64 %empty_40, i64 %oracle_activations1_load_29_read" [backprop.c:141]   --->   Operation 382 'dmul' 'mul_i6_28' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 383 [3/5] (7.14ns)   --->   "%mul_i6_29 = dmul i64 %empty_40, i64 %oracle_activations1_load_30_read" [backprop.c:141]   --->   Operation 383 'dmul' 'mul_i6_29' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 384 [3/5] (7.14ns)   --->   "%mul_i6_30 = dmul i64 %empty_40, i64 %oracle_activations1_load_31_read" [backprop.c:141]   --->   Operation 384 'dmul' 'mul_i6_30' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 385 [4/5] (7.14ns)   --->   "%mul_i6_31 = dmul i64 %empty_40, i64 %oracle_activations1_load_32_read" [backprop.c:141]   --->   Operation 385 'dmul' 'mul_i6_31' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 386 [4/5] (7.14ns)   --->   "%mul_i6_32 = dmul i64 %empty_40, i64 %oracle_activations1_load_33_read" [backprop.c:141]   --->   Operation 386 'dmul' 'mul_i6_32' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 387 [5/5] (7.14ns)   --->   "%mul_i6_33 = dmul i64 %empty_40, i64 %oracle_activations1_load_34_read" [backprop.c:141]   --->   Operation 387 'dmul' 'mul_i6_33' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 388 [5/5] (7.14ns)   --->   "%mul_i6_34 = dmul i64 %empty_40, i64 %oracle_activations1_load_35_read" [backprop.c:141]   --->   Operation 388 'dmul' 'mul_i6_34' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.14>
ST_21 : Operation 389 [1/1] (0.00ns)   --->   "%or_ln141_25 = or i10 %tmp_s, i10 26" [backprop.c:141]   --->   Operation 389 'or' 'or_ln141_25' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_21 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln141_25 = zext i10 %or_ln141_25" [backprop.c:141]   --->   Operation 390 'zext' 'zext_ln141_25' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_21 : Operation 391 [1/1] (0.00ns)   --->   "%delta_weights1_addr_26 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_25" [backprop.c:141]   --->   Operation 391 'getelementptr' 'delta_weights1_addr_26' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_21 : Operation 392 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_25, i10 %delta_weights1_addr_26" [backprop.c:141]   --->   Operation 392 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_21 : Operation 393 [1/1] (0.00ns)   --->   "%or_ln141_26 = or i10 %tmp_s, i10 27" [backprop.c:141]   --->   Operation 393 'or' 'or_ln141_26' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_21 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln141_26 = zext i10 %or_ln141_26" [backprop.c:141]   --->   Operation 394 'zext' 'zext_ln141_26' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_21 : Operation 395 [1/1] (0.00ns)   --->   "%delta_weights1_addr_27 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_26" [backprop.c:141]   --->   Operation 395 'getelementptr' 'delta_weights1_addr_27' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_21 : Operation 396 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_26, i10 %delta_weights1_addr_27" [backprop.c:141]   --->   Operation 396 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_21 : Operation 397 [1/5] (7.14ns)   --->   "%mul_i6_27 = dmul i64 %empty_40, i64 %oracle_activations1_load_28_read" [backprop.c:141]   --->   Operation 397 'dmul' 'mul_i6_27' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 398 [1/5] (7.14ns)   --->   "%mul_i6_28 = dmul i64 %empty_40, i64 %oracle_activations1_load_29_read" [backprop.c:141]   --->   Operation 398 'dmul' 'mul_i6_28' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 399 [2/5] (7.14ns)   --->   "%mul_i6_29 = dmul i64 %empty_40, i64 %oracle_activations1_load_30_read" [backprop.c:141]   --->   Operation 399 'dmul' 'mul_i6_29' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 400 [2/5] (7.14ns)   --->   "%mul_i6_30 = dmul i64 %empty_40, i64 %oracle_activations1_load_31_read" [backprop.c:141]   --->   Operation 400 'dmul' 'mul_i6_30' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 401 [3/5] (7.14ns)   --->   "%mul_i6_31 = dmul i64 %empty_40, i64 %oracle_activations1_load_32_read" [backprop.c:141]   --->   Operation 401 'dmul' 'mul_i6_31' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 402 [3/5] (7.14ns)   --->   "%mul_i6_32 = dmul i64 %empty_40, i64 %oracle_activations1_load_33_read" [backprop.c:141]   --->   Operation 402 'dmul' 'mul_i6_32' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 403 [4/5] (7.14ns)   --->   "%mul_i6_33 = dmul i64 %empty_40, i64 %oracle_activations1_load_34_read" [backprop.c:141]   --->   Operation 403 'dmul' 'mul_i6_33' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 404 [4/5] (7.14ns)   --->   "%mul_i6_34 = dmul i64 %empty_40, i64 %oracle_activations1_load_35_read" [backprop.c:141]   --->   Operation 404 'dmul' 'mul_i6_34' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 405 [5/5] (7.14ns)   --->   "%mul_i6_35 = dmul i64 %empty_40, i64 %oracle_activations1_load_36_read" [backprop.c:141]   --->   Operation 405 'dmul' 'mul_i6_35' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 406 [5/5] (7.14ns)   --->   "%mul_i6_36 = dmul i64 %empty_40, i64 %oracle_activations1_load_37_read" [backprop.c:141]   --->   Operation 406 'dmul' 'mul_i6_36' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.14>
ST_22 : Operation 407 [1/1] (0.00ns)   --->   "%or_ln141_27 = or i10 %tmp_s, i10 28" [backprop.c:141]   --->   Operation 407 'or' 'or_ln141_27' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_22 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln141_27 = zext i10 %or_ln141_27" [backprop.c:141]   --->   Operation 408 'zext' 'zext_ln141_27' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_22 : Operation 409 [1/1] (0.00ns)   --->   "%delta_weights1_addr_28 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_27" [backprop.c:141]   --->   Operation 409 'getelementptr' 'delta_weights1_addr_28' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_22 : Operation 410 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_27, i10 %delta_weights1_addr_28" [backprop.c:141]   --->   Operation 410 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_22 : Operation 411 [1/1] (0.00ns)   --->   "%or_ln141_28 = or i10 %tmp_s, i10 29" [backprop.c:141]   --->   Operation 411 'or' 'or_ln141_28' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_22 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln141_28 = zext i10 %or_ln141_28" [backprop.c:141]   --->   Operation 412 'zext' 'zext_ln141_28' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_22 : Operation 413 [1/1] (0.00ns)   --->   "%delta_weights1_addr_29 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_28" [backprop.c:141]   --->   Operation 413 'getelementptr' 'delta_weights1_addr_29' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_22 : Operation 414 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_28, i10 %delta_weights1_addr_29" [backprop.c:141]   --->   Operation 414 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_22 : Operation 415 [1/5] (7.14ns)   --->   "%mul_i6_29 = dmul i64 %empty_40, i64 %oracle_activations1_load_30_read" [backprop.c:141]   --->   Operation 415 'dmul' 'mul_i6_29' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 416 [1/5] (7.14ns)   --->   "%mul_i6_30 = dmul i64 %empty_40, i64 %oracle_activations1_load_31_read" [backprop.c:141]   --->   Operation 416 'dmul' 'mul_i6_30' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 417 [2/5] (7.14ns)   --->   "%mul_i6_31 = dmul i64 %empty_40, i64 %oracle_activations1_load_32_read" [backprop.c:141]   --->   Operation 417 'dmul' 'mul_i6_31' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 418 [2/5] (7.14ns)   --->   "%mul_i6_32 = dmul i64 %empty_40, i64 %oracle_activations1_load_33_read" [backprop.c:141]   --->   Operation 418 'dmul' 'mul_i6_32' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 419 [3/5] (7.14ns)   --->   "%mul_i6_33 = dmul i64 %empty_40, i64 %oracle_activations1_load_34_read" [backprop.c:141]   --->   Operation 419 'dmul' 'mul_i6_33' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 420 [3/5] (7.14ns)   --->   "%mul_i6_34 = dmul i64 %empty_40, i64 %oracle_activations1_load_35_read" [backprop.c:141]   --->   Operation 420 'dmul' 'mul_i6_34' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 421 [4/5] (7.14ns)   --->   "%mul_i6_35 = dmul i64 %empty_40, i64 %oracle_activations1_load_36_read" [backprop.c:141]   --->   Operation 421 'dmul' 'mul_i6_35' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 422 [4/5] (7.14ns)   --->   "%mul_i6_36 = dmul i64 %empty_40, i64 %oracle_activations1_load_37_read" [backprop.c:141]   --->   Operation 422 'dmul' 'mul_i6_36' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 423 [5/5] (7.14ns)   --->   "%mul_i6_37 = dmul i64 %empty_40, i64 %oracle_activations1_load_38_read" [backprop.c:141]   --->   Operation 423 'dmul' 'mul_i6_37' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 424 [5/5] (7.14ns)   --->   "%mul_i6_38 = dmul i64 %empty_40, i64 %oracle_activations1_load_39_read" [backprop.c:141]   --->   Operation 424 'dmul' 'mul_i6_38' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.14>
ST_23 : Operation 425 [1/1] (0.00ns)   --->   "%or_ln141_29 = or i10 %tmp_s, i10 30" [backprop.c:141]   --->   Operation 425 'or' 'or_ln141_29' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_23 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln141_29 = zext i10 %or_ln141_29" [backprop.c:141]   --->   Operation 426 'zext' 'zext_ln141_29' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_23 : Operation 427 [1/1] (0.00ns)   --->   "%delta_weights1_addr_30 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_29" [backprop.c:141]   --->   Operation 427 'getelementptr' 'delta_weights1_addr_30' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_23 : Operation 428 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_29, i10 %delta_weights1_addr_30" [backprop.c:141]   --->   Operation 428 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_23 : Operation 429 [1/1] (0.00ns)   --->   "%or_ln141_30 = or i10 %tmp_s, i10 31" [backprop.c:141]   --->   Operation 429 'or' 'or_ln141_30' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_23 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln141_30 = zext i10 %or_ln141_30" [backprop.c:141]   --->   Operation 430 'zext' 'zext_ln141_30' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_23 : Operation 431 [1/1] (0.00ns)   --->   "%delta_weights1_addr_31 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_30" [backprop.c:141]   --->   Operation 431 'getelementptr' 'delta_weights1_addr_31' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_23 : Operation 432 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_30, i10 %delta_weights1_addr_31" [backprop.c:141]   --->   Operation 432 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_23 : Operation 433 [1/5] (7.14ns)   --->   "%mul_i6_31 = dmul i64 %empty_40, i64 %oracle_activations1_load_32_read" [backprop.c:141]   --->   Operation 433 'dmul' 'mul_i6_31' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 434 [1/5] (7.14ns)   --->   "%mul_i6_32 = dmul i64 %empty_40, i64 %oracle_activations1_load_33_read" [backprop.c:141]   --->   Operation 434 'dmul' 'mul_i6_32' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 435 [2/5] (7.14ns)   --->   "%mul_i6_33 = dmul i64 %empty_40, i64 %oracle_activations1_load_34_read" [backprop.c:141]   --->   Operation 435 'dmul' 'mul_i6_33' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 436 [2/5] (7.14ns)   --->   "%mul_i6_34 = dmul i64 %empty_40, i64 %oracle_activations1_load_35_read" [backprop.c:141]   --->   Operation 436 'dmul' 'mul_i6_34' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 437 [3/5] (7.14ns)   --->   "%mul_i6_35 = dmul i64 %empty_40, i64 %oracle_activations1_load_36_read" [backprop.c:141]   --->   Operation 437 'dmul' 'mul_i6_35' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 438 [3/5] (7.14ns)   --->   "%mul_i6_36 = dmul i64 %empty_40, i64 %oracle_activations1_load_37_read" [backprop.c:141]   --->   Operation 438 'dmul' 'mul_i6_36' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 439 [4/5] (7.14ns)   --->   "%mul_i6_37 = dmul i64 %empty_40, i64 %oracle_activations1_load_38_read" [backprop.c:141]   --->   Operation 439 'dmul' 'mul_i6_37' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 440 [4/5] (7.14ns)   --->   "%mul_i6_38 = dmul i64 %empty_40, i64 %oracle_activations1_load_39_read" [backprop.c:141]   --->   Operation 440 'dmul' 'mul_i6_38' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 441 [5/5] (7.14ns)   --->   "%mul_i6_39 = dmul i64 %empty_40, i64 %oracle_activations1_load_40_read" [backprop.c:141]   --->   Operation 441 'dmul' 'mul_i6_39' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 442 [5/5] (7.14ns)   --->   "%mul_i6_40 = dmul i64 %empty_40, i64 %oracle_activations1_load_41_read" [backprop.c:141]   --->   Operation 442 'dmul' 'mul_i6_40' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.14>
ST_24 : Operation 443 [1/1] (0.00ns)   --->   "%or_ln141_31 = or i10 %tmp_s, i10 32" [backprop.c:141]   --->   Operation 443 'or' 'or_ln141_31' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_24 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln141_31 = zext i10 %or_ln141_31" [backprop.c:141]   --->   Operation 444 'zext' 'zext_ln141_31' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_24 : Operation 445 [1/1] (0.00ns)   --->   "%delta_weights1_addr_32 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_31" [backprop.c:141]   --->   Operation 445 'getelementptr' 'delta_weights1_addr_32' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_24 : Operation 446 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_31, i10 %delta_weights1_addr_32" [backprop.c:141]   --->   Operation 446 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_24 : Operation 447 [1/1] (0.00ns)   --->   "%or_ln141_32 = or i10 %tmp_s, i10 33" [backprop.c:141]   --->   Operation 447 'or' 'or_ln141_32' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_24 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln141_32 = zext i10 %or_ln141_32" [backprop.c:141]   --->   Operation 448 'zext' 'zext_ln141_32' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_24 : Operation 449 [1/1] (0.00ns)   --->   "%delta_weights1_addr_33 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_32" [backprop.c:141]   --->   Operation 449 'getelementptr' 'delta_weights1_addr_33' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_24 : Operation 450 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_32, i10 %delta_weights1_addr_33" [backprop.c:141]   --->   Operation 450 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_24 : Operation 451 [1/5] (7.14ns)   --->   "%mul_i6_33 = dmul i64 %empty_40, i64 %oracle_activations1_load_34_read" [backprop.c:141]   --->   Operation 451 'dmul' 'mul_i6_33' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 452 [1/5] (7.14ns)   --->   "%mul_i6_34 = dmul i64 %empty_40, i64 %oracle_activations1_load_35_read" [backprop.c:141]   --->   Operation 452 'dmul' 'mul_i6_34' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 453 [2/5] (7.14ns)   --->   "%mul_i6_35 = dmul i64 %empty_40, i64 %oracle_activations1_load_36_read" [backprop.c:141]   --->   Operation 453 'dmul' 'mul_i6_35' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 454 [2/5] (7.14ns)   --->   "%mul_i6_36 = dmul i64 %empty_40, i64 %oracle_activations1_load_37_read" [backprop.c:141]   --->   Operation 454 'dmul' 'mul_i6_36' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 455 [3/5] (7.14ns)   --->   "%mul_i6_37 = dmul i64 %empty_40, i64 %oracle_activations1_load_38_read" [backprop.c:141]   --->   Operation 455 'dmul' 'mul_i6_37' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 456 [3/5] (7.14ns)   --->   "%mul_i6_38 = dmul i64 %empty_40, i64 %oracle_activations1_load_39_read" [backprop.c:141]   --->   Operation 456 'dmul' 'mul_i6_38' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 457 [4/5] (7.14ns)   --->   "%mul_i6_39 = dmul i64 %empty_40, i64 %oracle_activations1_load_40_read" [backprop.c:141]   --->   Operation 457 'dmul' 'mul_i6_39' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 458 [4/5] (7.14ns)   --->   "%mul_i6_40 = dmul i64 %empty_40, i64 %oracle_activations1_load_41_read" [backprop.c:141]   --->   Operation 458 'dmul' 'mul_i6_40' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 459 [5/5] (7.14ns)   --->   "%mul_i6_41 = dmul i64 %empty_40, i64 %oracle_activations1_load_42_read" [backprop.c:141]   --->   Operation 459 'dmul' 'mul_i6_41' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 460 [5/5] (7.14ns)   --->   "%mul_i6_42 = dmul i64 %empty_40, i64 %oracle_activations1_load_43_read" [backprop.c:141]   --->   Operation 460 'dmul' 'mul_i6_42' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.14>
ST_25 : Operation 461 [1/1] (0.00ns)   --->   "%or_ln141_33 = or i10 %tmp_s, i10 34" [backprop.c:141]   --->   Operation 461 'or' 'or_ln141_33' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_25 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln141_33 = zext i10 %or_ln141_33" [backprop.c:141]   --->   Operation 462 'zext' 'zext_ln141_33' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_25 : Operation 463 [1/1] (0.00ns)   --->   "%delta_weights1_addr_34 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_33" [backprop.c:141]   --->   Operation 463 'getelementptr' 'delta_weights1_addr_34' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_25 : Operation 464 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_33, i10 %delta_weights1_addr_34" [backprop.c:141]   --->   Operation 464 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_25 : Operation 465 [1/1] (0.00ns)   --->   "%or_ln141_34 = or i10 %tmp_s, i10 35" [backprop.c:141]   --->   Operation 465 'or' 'or_ln141_34' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_25 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln141_34 = zext i10 %or_ln141_34" [backprop.c:141]   --->   Operation 466 'zext' 'zext_ln141_34' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_25 : Operation 467 [1/1] (0.00ns)   --->   "%delta_weights1_addr_35 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_34" [backprop.c:141]   --->   Operation 467 'getelementptr' 'delta_weights1_addr_35' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_25 : Operation 468 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_34, i10 %delta_weights1_addr_35" [backprop.c:141]   --->   Operation 468 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_25 : Operation 469 [1/5] (7.14ns)   --->   "%mul_i6_35 = dmul i64 %empty_40, i64 %oracle_activations1_load_36_read" [backprop.c:141]   --->   Operation 469 'dmul' 'mul_i6_35' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 470 [1/5] (7.14ns)   --->   "%mul_i6_36 = dmul i64 %empty_40, i64 %oracle_activations1_load_37_read" [backprop.c:141]   --->   Operation 470 'dmul' 'mul_i6_36' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 471 [2/5] (7.14ns)   --->   "%mul_i6_37 = dmul i64 %empty_40, i64 %oracle_activations1_load_38_read" [backprop.c:141]   --->   Operation 471 'dmul' 'mul_i6_37' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 472 [2/5] (7.14ns)   --->   "%mul_i6_38 = dmul i64 %empty_40, i64 %oracle_activations1_load_39_read" [backprop.c:141]   --->   Operation 472 'dmul' 'mul_i6_38' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 473 [3/5] (7.14ns)   --->   "%mul_i6_39 = dmul i64 %empty_40, i64 %oracle_activations1_load_40_read" [backprop.c:141]   --->   Operation 473 'dmul' 'mul_i6_39' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 474 [3/5] (7.14ns)   --->   "%mul_i6_40 = dmul i64 %empty_40, i64 %oracle_activations1_load_41_read" [backprop.c:141]   --->   Operation 474 'dmul' 'mul_i6_40' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 475 [4/5] (7.14ns)   --->   "%mul_i6_41 = dmul i64 %empty_40, i64 %oracle_activations1_load_42_read" [backprop.c:141]   --->   Operation 475 'dmul' 'mul_i6_41' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 476 [4/5] (7.14ns)   --->   "%mul_i6_42 = dmul i64 %empty_40, i64 %oracle_activations1_load_43_read" [backprop.c:141]   --->   Operation 476 'dmul' 'mul_i6_42' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 477 [5/5] (7.14ns)   --->   "%mul_i6_43 = dmul i64 %empty_40, i64 %oracle_activations1_load_44_read" [backprop.c:141]   --->   Operation 477 'dmul' 'mul_i6_43' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 478 [5/5] (7.14ns)   --->   "%mul_i6_44 = dmul i64 %empty_40, i64 %oracle_activations1_load_45_read" [backprop.c:141]   --->   Operation 478 'dmul' 'mul_i6_44' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.14>
ST_26 : Operation 479 [1/1] (0.00ns)   --->   "%or_ln141_35 = or i10 %tmp_s, i10 36" [backprop.c:141]   --->   Operation 479 'or' 'or_ln141_35' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_26 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln141_35 = zext i10 %or_ln141_35" [backprop.c:141]   --->   Operation 480 'zext' 'zext_ln141_35' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_26 : Operation 481 [1/1] (0.00ns)   --->   "%delta_weights1_addr_36 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_35" [backprop.c:141]   --->   Operation 481 'getelementptr' 'delta_weights1_addr_36' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_26 : Operation 482 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_35, i10 %delta_weights1_addr_36" [backprop.c:141]   --->   Operation 482 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_26 : Operation 483 [1/1] (0.00ns)   --->   "%or_ln141_36 = or i10 %tmp_s, i10 37" [backprop.c:141]   --->   Operation 483 'or' 'or_ln141_36' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_26 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln141_36 = zext i10 %or_ln141_36" [backprop.c:141]   --->   Operation 484 'zext' 'zext_ln141_36' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_26 : Operation 485 [1/1] (0.00ns)   --->   "%delta_weights1_addr_37 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_36" [backprop.c:141]   --->   Operation 485 'getelementptr' 'delta_weights1_addr_37' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_26 : Operation 486 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_36, i10 %delta_weights1_addr_37" [backprop.c:141]   --->   Operation 486 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_26 : Operation 487 [1/5] (7.14ns)   --->   "%mul_i6_37 = dmul i64 %empty_40, i64 %oracle_activations1_load_38_read" [backprop.c:141]   --->   Operation 487 'dmul' 'mul_i6_37' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 488 [1/5] (7.14ns)   --->   "%mul_i6_38 = dmul i64 %empty_40, i64 %oracle_activations1_load_39_read" [backprop.c:141]   --->   Operation 488 'dmul' 'mul_i6_38' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 489 [2/5] (7.14ns)   --->   "%mul_i6_39 = dmul i64 %empty_40, i64 %oracle_activations1_load_40_read" [backprop.c:141]   --->   Operation 489 'dmul' 'mul_i6_39' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 490 [2/5] (7.14ns)   --->   "%mul_i6_40 = dmul i64 %empty_40, i64 %oracle_activations1_load_41_read" [backprop.c:141]   --->   Operation 490 'dmul' 'mul_i6_40' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 491 [3/5] (7.14ns)   --->   "%mul_i6_41 = dmul i64 %empty_40, i64 %oracle_activations1_load_42_read" [backprop.c:141]   --->   Operation 491 'dmul' 'mul_i6_41' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 492 [3/5] (7.14ns)   --->   "%mul_i6_42 = dmul i64 %empty_40, i64 %oracle_activations1_load_43_read" [backprop.c:141]   --->   Operation 492 'dmul' 'mul_i6_42' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 493 [4/5] (7.14ns)   --->   "%mul_i6_43 = dmul i64 %empty_40, i64 %oracle_activations1_load_44_read" [backprop.c:141]   --->   Operation 493 'dmul' 'mul_i6_43' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 494 [4/5] (7.14ns)   --->   "%mul_i6_44 = dmul i64 %empty_40, i64 %oracle_activations1_load_45_read" [backprop.c:141]   --->   Operation 494 'dmul' 'mul_i6_44' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 495 [5/5] (7.14ns)   --->   "%mul_i6_45 = dmul i64 %empty_40, i64 %oracle_activations1_load_46_read" [backprop.c:141]   --->   Operation 495 'dmul' 'mul_i6_45' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 496 [5/5] (7.14ns)   --->   "%mul_i6_46 = dmul i64 %empty_40, i64 %oracle_activations1_load_47_read" [backprop.c:141]   --->   Operation 496 'dmul' 'mul_i6_46' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.14>
ST_27 : Operation 497 [1/1] (0.00ns)   --->   "%or_ln141_37 = or i10 %tmp_s, i10 38" [backprop.c:141]   --->   Operation 497 'or' 'or_ln141_37' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_27 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln141_37 = zext i10 %or_ln141_37" [backprop.c:141]   --->   Operation 498 'zext' 'zext_ln141_37' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_27 : Operation 499 [1/1] (0.00ns)   --->   "%delta_weights1_addr_38 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_37" [backprop.c:141]   --->   Operation 499 'getelementptr' 'delta_weights1_addr_38' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_27 : Operation 500 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_37, i10 %delta_weights1_addr_38" [backprop.c:141]   --->   Operation 500 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_27 : Operation 501 [1/1] (0.00ns)   --->   "%or_ln141_38 = or i10 %tmp_s, i10 39" [backprop.c:141]   --->   Operation 501 'or' 'or_ln141_38' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_27 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln141_38 = zext i10 %or_ln141_38" [backprop.c:141]   --->   Operation 502 'zext' 'zext_ln141_38' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_27 : Operation 503 [1/1] (0.00ns)   --->   "%delta_weights1_addr_39 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_38" [backprop.c:141]   --->   Operation 503 'getelementptr' 'delta_weights1_addr_39' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_27 : Operation 504 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_38, i10 %delta_weights1_addr_39" [backprop.c:141]   --->   Operation 504 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_27 : Operation 505 [1/5] (7.14ns)   --->   "%mul_i6_39 = dmul i64 %empty_40, i64 %oracle_activations1_load_40_read" [backprop.c:141]   --->   Operation 505 'dmul' 'mul_i6_39' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 506 [1/5] (7.14ns)   --->   "%mul_i6_40 = dmul i64 %empty_40, i64 %oracle_activations1_load_41_read" [backprop.c:141]   --->   Operation 506 'dmul' 'mul_i6_40' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 507 [2/5] (7.14ns)   --->   "%mul_i6_41 = dmul i64 %empty_40, i64 %oracle_activations1_load_42_read" [backprop.c:141]   --->   Operation 507 'dmul' 'mul_i6_41' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 508 [2/5] (7.14ns)   --->   "%mul_i6_42 = dmul i64 %empty_40, i64 %oracle_activations1_load_43_read" [backprop.c:141]   --->   Operation 508 'dmul' 'mul_i6_42' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 509 [3/5] (7.14ns)   --->   "%mul_i6_43 = dmul i64 %empty_40, i64 %oracle_activations1_load_44_read" [backprop.c:141]   --->   Operation 509 'dmul' 'mul_i6_43' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 510 [3/5] (7.14ns)   --->   "%mul_i6_44 = dmul i64 %empty_40, i64 %oracle_activations1_load_45_read" [backprop.c:141]   --->   Operation 510 'dmul' 'mul_i6_44' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 511 [4/5] (7.14ns)   --->   "%mul_i6_45 = dmul i64 %empty_40, i64 %oracle_activations1_load_46_read" [backprop.c:141]   --->   Operation 511 'dmul' 'mul_i6_45' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 512 [4/5] (7.14ns)   --->   "%mul_i6_46 = dmul i64 %empty_40, i64 %oracle_activations1_load_47_read" [backprop.c:141]   --->   Operation 512 'dmul' 'mul_i6_46' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 513 [5/5] (7.14ns)   --->   "%mul_i6_47 = dmul i64 %empty_40, i64 %oracle_activations1_load_48_read" [backprop.c:141]   --->   Operation 513 'dmul' 'mul_i6_47' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 514 [5/5] (7.14ns)   --->   "%mul_i6_48 = dmul i64 %empty_40, i64 %oracle_activations1_load_49_read" [backprop.c:141]   --->   Operation 514 'dmul' 'mul_i6_48' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.14>
ST_28 : Operation 515 [1/1] (0.00ns)   --->   "%or_ln141_39 = or i10 %tmp_s, i10 40" [backprop.c:141]   --->   Operation 515 'or' 'or_ln141_39' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_28 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln141_39 = zext i10 %or_ln141_39" [backprop.c:141]   --->   Operation 516 'zext' 'zext_ln141_39' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_28 : Operation 517 [1/1] (0.00ns)   --->   "%delta_weights1_addr_40 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_39" [backprop.c:141]   --->   Operation 517 'getelementptr' 'delta_weights1_addr_40' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_28 : Operation 518 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_39, i10 %delta_weights1_addr_40" [backprop.c:141]   --->   Operation 518 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_28 : Operation 519 [1/1] (0.00ns)   --->   "%or_ln141_40 = or i10 %tmp_s, i10 41" [backprop.c:141]   --->   Operation 519 'or' 'or_ln141_40' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_28 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln141_40 = zext i10 %or_ln141_40" [backprop.c:141]   --->   Operation 520 'zext' 'zext_ln141_40' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_28 : Operation 521 [1/1] (0.00ns)   --->   "%delta_weights1_addr_41 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_40" [backprop.c:141]   --->   Operation 521 'getelementptr' 'delta_weights1_addr_41' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_28 : Operation 522 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_40, i10 %delta_weights1_addr_41" [backprop.c:141]   --->   Operation 522 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_28 : Operation 523 [1/5] (7.14ns)   --->   "%mul_i6_41 = dmul i64 %empty_40, i64 %oracle_activations1_load_42_read" [backprop.c:141]   --->   Operation 523 'dmul' 'mul_i6_41' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 524 [1/5] (7.14ns)   --->   "%mul_i6_42 = dmul i64 %empty_40, i64 %oracle_activations1_load_43_read" [backprop.c:141]   --->   Operation 524 'dmul' 'mul_i6_42' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 525 [2/5] (7.14ns)   --->   "%mul_i6_43 = dmul i64 %empty_40, i64 %oracle_activations1_load_44_read" [backprop.c:141]   --->   Operation 525 'dmul' 'mul_i6_43' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 526 [2/5] (7.14ns)   --->   "%mul_i6_44 = dmul i64 %empty_40, i64 %oracle_activations1_load_45_read" [backprop.c:141]   --->   Operation 526 'dmul' 'mul_i6_44' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 527 [3/5] (7.14ns)   --->   "%mul_i6_45 = dmul i64 %empty_40, i64 %oracle_activations1_load_46_read" [backprop.c:141]   --->   Operation 527 'dmul' 'mul_i6_45' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 528 [3/5] (7.14ns)   --->   "%mul_i6_46 = dmul i64 %empty_40, i64 %oracle_activations1_load_47_read" [backprop.c:141]   --->   Operation 528 'dmul' 'mul_i6_46' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 529 [4/5] (7.14ns)   --->   "%mul_i6_47 = dmul i64 %empty_40, i64 %oracle_activations1_load_48_read" [backprop.c:141]   --->   Operation 529 'dmul' 'mul_i6_47' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 530 [4/5] (7.14ns)   --->   "%mul_i6_48 = dmul i64 %empty_40, i64 %oracle_activations1_load_49_read" [backprop.c:141]   --->   Operation 530 'dmul' 'mul_i6_48' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 531 [5/5] (7.14ns)   --->   "%mul_i6_49 = dmul i64 %empty_40, i64 %oracle_activations1_load_50_read" [backprop.c:141]   --->   Operation 531 'dmul' 'mul_i6_49' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 532 [5/5] (7.14ns)   --->   "%mul_i6_50 = dmul i64 %empty_40, i64 %oracle_activations1_load_51_read" [backprop.c:141]   --->   Operation 532 'dmul' 'mul_i6_50' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.14>
ST_29 : Operation 533 [1/1] (0.00ns)   --->   "%or_ln141_41 = or i10 %tmp_s, i10 42" [backprop.c:141]   --->   Operation 533 'or' 'or_ln141_41' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_29 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln141_41 = zext i10 %or_ln141_41" [backprop.c:141]   --->   Operation 534 'zext' 'zext_ln141_41' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_29 : Operation 535 [1/1] (0.00ns)   --->   "%delta_weights1_addr_42 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_41" [backprop.c:141]   --->   Operation 535 'getelementptr' 'delta_weights1_addr_42' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_29 : Operation 536 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_41, i10 %delta_weights1_addr_42" [backprop.c:141]   --->   Operation 536 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_29 : Operation 537 [1/1] (0.00ns)   --->   "%or_ln141_42 = or i10 %tmp_s, i10 43" [backprop.c:141]   --->   Operation 537 'or' 'or_ln141_42' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_29 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln141_42 = zext i10 %or_ln141_42" [backprop.c:141]   --->   Operation 538 'zext' 'zext_ln141_42' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_29 : Operation 539 [1/1] (0.00ns)   --->   "%delta_weights1_addr_43 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_42" [backprop.c:141]   --->   Operation 539 'getelementptr' 'delta_weights1_addr_43' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_29 : Operation 540 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_42, i10 %delta_weights1_addr_43" [backprop.c:141]   --->   Operation 540 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_29 : Operation 541 [1/5] (7.14ns)   --->   "%mul_i6_43 = dmul i64 %empty_40, i64 %oracle_activations1_load_44_read" [backprop.c:141]   --->   Operation 541 'dmul' 'mul_i6_43' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 542 [1/5] (7.14ns)   --->   "%mul_i6_44 = dmul i64 %empty_40, i64 %oracle_activations1_load_45_read" [backprop.c:141]   --->   Operation 542 'dmul' 'mul_i6_44' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 543 [2/5] (7.14ns)   --->   "%mul_i6_45 = dmul i64 %empty_40, i64 %oracle_activations1_load_46_read" [backprop.c:141]   --->   Operation 543 'dmul' 'mul_i6_45' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 544 [2/5] (7.14ns)   --->   "%mul_i6_46 = dmul i64 %empty_40, i64 %oracle_activations1_load_47_read" [backprop.c:141]   --->   Operation 544 'dmul' 'mul_i6_46' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 545 [3/5] (7.14ns)   --->   "%mul_i6_47 = dmul i64 %empty_40, i64 %oracle_activations1_load_48_read" [backprop.c:141]   --->   Operation 545 'dmul' 'mul_i6_47' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 546 [3/5] (7.14ns)   --->   "%mul_i6_48 = dmul i64 %empty_40, i64 %oracle_activations1_load_49_read" [backprop.c:141]   --->   Operation 546 'dmul' 'mul_i6_48' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 547 [4/5] (7.14ns)   --->   "%mul_i6_49 = dmul i64 %empty_40, i64 %oracle_activations1_load_50_read" [backprop.c:141]   --->   Operation 547 'dmul' 'mul_i6_49' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 548 [4/5] (7.14ns)   --->   "%mul_i6_50 = dmul i64 %empty_40, i64 %oracle_activations1_load_51_read" [backprop.c:141]   --->   Operation 548 'dmul' 'mul_i6_50' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 549 [5/5] (7.14ns)   --->   "%mul_i6_51 = dmul i64 %empty_40, i64 %oracle_activations1_load_52_read" [backprop.c:141]   --->   Operation 549 'dmul' 'mul_i6_51' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 550 [5/5] (7.14ns)   --->   "%mul_i6_52 = dmul i64 %empty_40, i64 %oracle_activations1_load_53_read" [backprop.c:141]   --->   Operation 550 'dmul' 'mul_i6_52' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.14>
ST_30 : Operation 551 [1/1] (0.00ns)   --->   "%or_ln141_43 = or i10 %tmp_s, i10 44" [backprop.c:141]   --->   Operation 551 'or' 'or_ln141_43' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_30 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln141_43 = zext i10 %or_ln141_43" [backprop.c:141]   --->   Operation 552 'zext' 'zext_ln141_43' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_30 : Operation 553 [1/1] (0.00ns)   --->   "%delta_weights1_addr_44 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_43" [backprop.c:141]   --->   Operation 553 'getelementptr' 'delta_weights1_addr_44' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_30 : Operation 554 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_43, i10 %delta_weights1_addr_44" [backprop.c:141]   --->   Operation 554 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_30 : Operation 555 [1/1] (0.00ns)   --->   "%or_ln141_44 = or i10 %tmp_s, i10 45" [backprop.c:141]   --->   Operation 555 'or' 'or_ln141_44' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_30 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln141_44 = zext i10 %or_ln141_44" [backprop.c:141]   --->   Operation 556 'zext' 'zext_ln141_44' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_30 : Operation 557 [1/1] (0.00ns)   --->   "%delta_weights1_addr_45 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_44" [backprop.c:141]   --->   Operation 557 'getelementptr' 'delta_weights1_addr_45' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_30 : Operation 558 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_44, i10 %delta_weights1_addr_45" [backprop.c:141]   --->   Operation 558 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_30 : Operation 559 [1/5] (7.14ns)   --->   "%mul_i6_45 = dmul i64 %empty_40, i64 %oracle_activations1_load_46_read" [backprop.c:141]   --->   Operation 559 'dmul' 'mul_i6_45' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 560 [1/5] (7.14ns)   --->   "%mul_i6_46 = dmul i64 %empty_40, i64 %oracle_activations1_load_47_read" [backprop.c:141]   --->   Operation 560 'dmul' 'mul_i6_46' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 561 [2/5] (7.14ns)   --->   "%mul_i6_47 = dmul i64 %empty_40, i64 %oracle_activations1_load_48_read" [backprop.c:141]   --->   Operation 561 'dmul' 'mul_i6_47' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 562 [2/5] (7.14ns)   --->   "%mul_i6_48 = dmul i64 %empty_40, i64 %oracle_activations1_load_49_read" [backprop.c:141]   --->   Operation 562 'dmul' 'mul_i6_48' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 563 [3/5] (7.14ns)   --->   "%mul_i6_49 = dmul i64 %empty_40, i64 %oracle_activations1_load_50_read" [backprop.c:141]   --->   Operation 563 'dmul' 'mul_i6_49' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 564 [3/5] (7.14ns)   --->   "%mul_i6_50 = dmul i64 %empty_40, i64 %oracle_activations1_load_51_read" [backprop.c:141]   --->   Operation 564 'dmul' 'mul_i6_50' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 565 [4/5] (7.14ns)   --->   "%mul_i6_51 = dmul i64 %empty_40, i64 %oracle_activations1_load_52_read" [backprop.c:141]   --->   Operation 565 'dmul' 'mul_i6_51' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 566 [4/5] (7.14ns)   --->   "%mul_i6_52 = dmul i64 %empty_40, i64 %oracle_activations1_load_53_read" [backprop.c:141]   --->   Operation 566 'dmul' 'mul_i6_52' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 567 [5/5] (7.14ns)   --->   "%mul_i6_53 = dmul i64 %empty_40, i64 %oracle_activations1_load_54_read" [backprop.c:141]   --->   Operation 567 'dmul' 'mul_i6_53' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 568 [5/5] (7.14ns)   --->   "%mul_i6_54 = dmul i64 %empty_40, i64 %oracle_activations1_load_55_read" [backprop.c:141]   --->   Operation 568 'dmul' 'mul_i6_54' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.14>
ST_31 : Operation 569 [1/1] (0.00ns)   --->   "%or_ln141_45 = or i10 %tmp_s, i10 46" [backprop.c:141]   --->   Operation 569 'or' 'or_ln141_45' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_31 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln141_45 = zext i10 %or_ln141_45" [backprop.c:141]   --->   Operation 570 'zext' 'zext_ln141_45' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_31 : Operation 571 [1/1] (0.00ns)   --->   "%delta_weights1_addr_46 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_45" [backprop.c:141]   --->   Operation 571 'getelementptr' 'delta_weights1_addr_46' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_31 : Operation 572 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_45, i10 %delta_weights1_addr_46" [backprop.c:141]   --->   Operation 572 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_31 : Operation 573 [1/1] (0.00ns)   --->   "%or_ln141_46 = or i10 %tmp_s, i10 47" [backprop.c:141]   --->   Operation 573 'or' 'or_ln141_46' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_31 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln141_46 = zext i10 %or_ln141_46" [backprop.c:141]   --->   Operation 574 'zext' 'zext_ln141_46' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_31 : Operation 575 [1/1] (0.00ns)   --->   "%delta_weights1_addr_47 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_46" [backprop.c:141]   --->   Operation 575 'getelementptr' 'delta_weights1_addr_47' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_31 : Operation 576 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_46, i10 %delta_weights1_addr_47" [backprop.c:141]   --->   Operation 576 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_31 : Operation 577 [1/5] (7.14ns)   --->   "%mul_i6_47 = dmul i64 %empty_40, i64 %oracle_activations1_load_48_read" [backprop.c:141]   --->   Operation 577 'dmul' 'mul_i6_47' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 578 [1/5] (7.14ns)   --->   "%mul_i6_48 = dmul i64 %empty_40, i64 %oracle_activations1_load_49_read" [backprop.c:141]   --->   Operation 578 'dmul' 'mul_i6_48' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 579 [2/5] (7.14ns)   --->   "%mul_i6_49 = dmul i64 %empty_40, i64 %oracle_activations1_load_50_read" [backprop.c:141]   --->   Operation 579 'dmul' 'mul_i6_49' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 580 [2/5] (7.14ns)   --->   "%mul_i6_50 = dmul i64 %empty_40, i64 %oracle_activations1_load_51_read" [backprop.c:141]   --->   Operation 580 'dmul' 'mul_i6_50' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 581 [3/5] (7.14ns)   --->   "%mul_i6_51 = dmul i64 %empty_40, i64 %oracle_activations1_load_52_read" [backprop.c:141]   --->   Operation 581 'dmul' 'mul_i6_51' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 582 [3/5] (7.14ns)   --->   "%mul_i6_52 = dmul i64 %empty_40, i64 %oracle_activations1_load_53_read" [backprop.c:141]   --->   Operation 582 'dmul' 'mul_i6_52' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 583 [4/5] (7.14ns)   --->   "%mul_i6_53 = dmul i64 %empty_40, i64 %oracle_activations1_load_54_read" [backprop.c:141]   --->   Operation 583 'dmul' 'mul_i6_53' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 584 [4/5] (7.14ns)   --->   "%mul_i6_54 = dmul i64 %empty_40, i64 %oracle_activations1_load_55_read" [backprop.c:141]   --->   Operation 584 'dmul' 'mul_i6_54' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 585 [5/5] (7.14ns)   --->   "%mul_i6_55 = dmul i64 %empty_40, i64 %oracle_activations1_load_56_read" [backprop.c:141]   --->   Operation 585 'dmul' 'mul_i6_55' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 586 [5/5] (7.14ns)   --->   "%mul_i6_56 = dmul i64 %empty_40, i64 %oracle_activations1_load_57_read" [backprop.c:141]   --->   Operation 586 'dmul' 'mul_i6_56' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.14>
ST_32 : Operation 587 [1/1] (0.00ns)   --->   "%or_ln141_47 = or i10 %tmp_s, i10 48" [backprop.c:141]   --->   Operation 587 'or' 'or_ln141_47' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_32 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln141_47 = zext i10 %or_ln141_47" [backprop.c:141]   --->   Operation 588 'zext' 'zext_ln141_47' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_32 : Operation 589 [1/1] (0.00ns)   --->   "%delta_weights1_addr_48 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_47" [backprop.c:141]   --->   Operation 589 'getelementptr' 'delta_weights1_addr_48' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_32 : Operation 590 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_47, i10 %delta_weights1_addr_48" [backprop.c:141]   --->   Operation 590 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_32 : Operation 591 [1/1] (0.00ns)   --->   "%or_ln141_48 = or i10 %tmp_s, i10 49" [backprop.c:141]   --->   Operation 591 'or' 'or_ln141_48' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_32 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln141_48 = zext i10 %or_ln141_48" [backprop.c:141]   --->   Operation 592 'zext' 'zext_ln141_48' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_32 : Operation 593 [1/1] (0.00ns)   --->   "%delta_weights1_addr_49 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_48" [backprop.c:141]   --->   Operation 593 'getelementptr' 'delta_weights1_addr_49' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_32 : Operation 594 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_48, i10 %delta_weights1_addr_49" [backprop.c:141]   --->   Operation 594 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_32 : Operation 595 [1/5] (7.14ns)   --->   "%mul_i6_49 = dmul i64 %empty_40, i64 %oracle_activations1_load_50_read" [backprop.c:141]   --->   Operation 595 'dmul' 'mul_i6_49' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 596 [1/5] (7.14ns)   --->   "%mul_i6_50 = dmul i64 %empty_40, i64 %oracle_activations1_load_51_read" [backprop.c:141]   --->   Operation 596 'dmul' 'mul_i6_50' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 597 [2/5] (7.14ns)   --->   "%mul_i6_51 = dmul i64 %empty_40, i64 %oracle_activations1_load_52_read" [backprop.c:141]   --->   Operation 597 'dmul' 'mul_i6_51' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 598 [2/5] (7.14ns)   --->   "%mul_i6_52 = dmul i64 %empty_40, i64 %oracle_activations1_load_53_read" [backprop.c:141]   --->   Operation 598 'dmul' 'mul_i6_52' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 599 [3/5] (7.14ns)   --->   "%mul_i6_53 = dmul i64 %empty_40, i64 %oracle_activations1_load_54_read" [backprop.c:141]   --->   Operation 599 'dmul' 'mul_i6_53' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 600 [3/5] (7.14ns)   --->   "%mul_i6_54 = dmul i64 %empty_40, i64 %oracle_activations1_load_55_read" [backprop.c:141]   --->   Operation 600 'dmul' 'mul_i6_54' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 601 [4/5] (7.14ns)   --->   "%mul_i6_55 = dmul i64 %empty_40, i64 %oracle_activations1_load_56_read" [backprop.c:141]   --->   Operation 601 'dmul' 'mul_i6_55' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 602 [4/5] (7.14ns)   --->   "%mul_i6_56 = dmul i64 %empty_40, i64 %oracle_activations1_load_57_read" [backprop.c:141]   --->   Operation 602 'dmul' 'mul_i6_56' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 603 [5/5] (7.14ns)   --->   "%mul_i6_57 = dmul i64 %empty_40, i64 %oracle_activations1_load_58_read" [backprop.c:141]   --->   Operation 603 'dmul' 'mul_i6_57' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 604 [5/5] (7.14ns)   --->   "%mul_i6_58 = dmul i64 %empty_40, i64 %oracle_activations1_load_59_read" [backprop.c:141]   --->   Operation 604 'dmul' 'mul_i6_58' <Predicate = (!icmp_ln139)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.14>
ST_33 : Operation 605 [1/1] (0.00ns)   --->   "%or_ln141_49 = or i10 %tmp_s, i10 50" [backprop.c:141]   --->   Operation 605 'or' 'or_ln141_49' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln141_49 = zext i10 %or_ln141_49" [backprop.c:141]   --->   Operation 606 'zext' 'zext_ln141_49' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 607 [1/1] (0.00ns)   --->   "%delta_weights1_addr_50 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_49" [backprop.c:141]   --->   Operation 607 'getelementptr' 'delta_weights1_addr_50' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 608 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_49, i10 %delta_weights1_addr_50" [backprop.c:141]   --->   Operation 608 'store' 'store_ln141' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_33 : Operation 609 [1/1] (0.00ns)   --->   "%or_ln141_50 = or i10 %tmp_s, i10 51" [backprop.c:141]   --->   Operation 609 'or' 'or_ln141_50' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln141_50 = zext i10 %or_ln141_50" [backprop.c:141]   --->   Operation 610 'zext' 'zext_ln141_50' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 611 [1/1] (0.00ns)   --->   "%delta_weights1_addr_51 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_50" [backprop.c:141]   --->   Operation 611 'getelementptr' 'delta_weights1_addr_51' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 612 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_50, i10 %delta_weights1_addr_51" [backprop.c:141]   --->   Operation 612 'store' 'store_ln141' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_33 : Operation 613 [1/5] (7.14ns)   --->   "%mul_i6_51 = dmul i64 %empty_40, i64 %oracle_activations1_load_52_read" [backprop.c:141]   --->   Operation 613 'dmul' 'mul_i6_51' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 614 [1/5] (7.14ns)   --->   "%mul_i6_52 = dmul i64 %empty_40, i64 %oracle_activations1_load_53_read" [backprop.c:141]   --->   Operation 614 'dmul' 'mul_i6_52' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 615 [2/5] (7.14ns)   --->   "%mul_i6_53 = dmul i64 %empty_40, i64 %oracle_activations1_load_54_read" [backprop.c:141]   --->   Operation 615 'dmul' 'mul_i6_53' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 616 [2/5] (7.14ns)   --->   "%mul_i6_54 = dmul i64 %empty_40, i64 %oracle_activations1_load_55_read" [backprop.c:141]   --->   Operation 616 'dmul' 'mul_i6_54' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 617 [3/5] (7.14ns)   --->   "%mul_i6_55 = dmul i64 %empty_40, i64 %oracle_activations1_load_56_read" [backprop.c:141]   --->   Operation 617 'dmul' 'mul_i6_55' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 618 [3/5] (7.14ns)   --->   "%mul_i6_56 = dmul i64 %empty_40, i64 %oracle_activations1_load_57_read" [backprop.c:141]   --->   Operation 618 'dmul' 'mul_i6_56' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 619 [4/5] (7.14ns)   --->   "%mul_i6_57 = dmul i64 %empty_40, i64 %oracle_activations1_load_58_read" [backprop.c:141]   --->   Operation 619 'dmul' 'mul_i6_57' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 620 [4/5] (7.14ns)   --->   "%mul_i6_58 = dmul i64 %empty_40, i64 %oracle_activations1_load_59_read" [backprop.c:141]   --->   Operation 620 'dmul' 'mul_i6_58' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 621 [5/5] (7.14ns)   --->   "%mul_i6_59 = dmul i64 %empty_40, i64 %oracle_activations1_load_60_read" [backprop.c:141]   --->   Operation 621 'dmul' 'mul_i6_59' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 622 [5/5] (7.14ns)   --->   "%mul_i6_60 = dmul i64 %empty_40, i64 %oracle_activations1_load_61_read" [backprop.c:141]   --->   Operation 622 'dmul' 'mul_i6_60' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.14>
ST_34 : Operation 623 [1/1] (0.00ns)   --->   "%or_ln141_51 = or i10 %tmp_s, i10 52" [backprop.c:141]   --->   Operation 623 'or' 'or_ln141_51' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln141_51 = zext i10 %or_ln141_51" [backprop.c:141]   --->   Operation 624 'zext' 'zext_ln141_51' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 625 [1/1] (0.00ns)   --->   "%delta_weights1_addr_52 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_51" [backprop.c:141]   --->   Operation 625 'getelementptr' 'delta_weights1_addr_52' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 626 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_51, i10 %delta_weights1_addr_52" [backprop.c:141]   --->   Operation 626 'store' 'store_ln141' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_34 : Operation 627 [1/1] (0.00ns)   --->   "%or_ln141_52 = or i10 %tmp_s, i10 53" [backprop.c:141]   --->   Operation 627 'or' 'or_ln141_52' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln141_52 = zext i10 %or_ln141_52" [backprop.c:141]   --->   Operation 628 'zext' 'zext_ln141_52' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 629 [1/1] (0.00ns)   --->   "%delta_weights1_addr_53 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_52" [backprop.c:141]   --->   Operation 629 'getelementptr' 'delta_weights1_addr_53' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 630 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_52, i10 %delta_weights1_addr_53" [backprop.c:141]   --->   Operation 630 'store' 'store_ln141' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_34 : Operation 631 [1/5] (7.14ns)   --->   "%mul_i6_53 = dmul i64 %empty_40, i64 %oracle_activations1_load_54_read" [backprop.c:141]   --->   Operation 631 'dmul' 'mul_i6_53' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 632 [1/5] (7.14ns)   --->   "%mul_i6_54 = dmul i64 %empty_40, i64 %oracle_activations1_load_55_read" [backprop.c:141]   --->   Operation 632 'dmul' 'mul_i6_54' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 633 [2/5] (7.14ns)   --->   "%mul_i6_55 = dmul i64 %empty_40, i64 %oracle_activations1_load_56_read" [backprop.c:141]   --->   Operation 633 'dmul' 'mul_i6_55' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 634 [2/5] (7.14ns)   --->   "%mul_i6_56 = dmul i64 %empty_40, i64 %oracle_activations1_load_57_read" [backprop.c:141]   --->   Operation 634 'dmul' 'mul_i6_56' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 635 [3/5] (7.14ns)   --->   "%mul_i6_57 = dmul i64 %empty_40, i64 %oracle_activations1_load_58_read" [backprop.c:141]   --->   Operation 635 'dmul' 'mul_i6_57' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 636 [3/5] (7.14ns)   --->   "%mul_i6_58 = dmul i64 %empty_40, i64 %oracle_activations1_load_59_read" [backprop.c:141]   --->   Operation 636 'dmul' 'mul_i6_58' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 637 [4/5] (7.14ns)   --->   "%mul_i6_59 = dmul i64 %empty_40, i64 %oracle_activations1_load_60_read" [backprop.c:141]   --->   Operation 637 'dmul' 'mul_i6_59' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 638 [4/5] (7.14ns)   --->   "%mul_i6_60 = dmul i64 %empty_40, i64 %oracle_activations1_load_61_read" [backprop.c:141]   --->   Operation 638 'dmul' 'mul_i6_60' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 639 [5/5] (7.14ns)   --->   "%mul_i6_61 = dmul i64 %empty_40, i64 %oracle_activations1_load_62_read" [backprop.c:141]   --->   Operation 639 'dmul' 'mul_i6_61' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 640 [5/5] (7.14ns)   --->   "%mul_i6_62 = dmul i64 %empty_40, i64 %oracle_activations1_load_63_read" [backprop.c:141]   --->   Operation 640 'dmul' 'mul_i6_62' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.14>
ST_35 : Operation 641 [1/1] (0.00ns)   --->   "%or_ln141_53 = or i10 %tmp_s, i10 54" [backprop.c:141]   --->   Operation 641 'or' 'or_ln141_53' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln141_53 = zext i10 %or_ln141_53" [backprop.c:141]   --->   Operation 642 'zext' 'zext_ln141_53' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 643 [1/1] (0.00ns)   --->   "%delta_weights1_addr_54 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_53" [backprop.c:141]   --->   Operation 643 'getelementptr' 'delta_weights1_addr_54' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 644 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_53, i10 %delta_weights1_addr_54" [backprop.c:141]   --->   Operation 644 'store' 'store_ln141' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_35 : Operation 645 [1/1] (0.00ns)   --->   "%or_ln141_54 = or i10 %tmp_s, i10 55" [backprop.c:141]   --->   Operation 645 'or' 'or_ln141_54' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln141_54 = zext i10 %or_ln141_54" [backprop.c:141]   --->   Operation 646 'zext' 'zext_ln141_54' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 647 [1/1] (0.00ns)   --->   "%delta_weights1_addr_55 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_54" [backprop.c:141]   --->   Operation 647 'getelementptr' 'delta_weights1_addr_55' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 648 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_54, i10 %delta_weights1_addr_55" [backprop.c:141]   --->   Operation 648 'store' 'store_ln141' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_35 : Operation 649 [1/5] (7.14ns)   --->   "%mul_i6_55 = dmul i64 %empty_40, i64 %oracle_activations1_load_56_read" [backprop.c:141]   --->   Operation 649 'dmul' 'mul_i6_55' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 650 [1/5] (7.14ns)   --->   "%mul_i6_56 = dmul i64 %empty_40, i64 %oracle_activations1_load_57_read" [backprop.c:141]   --->   Operation 650 'dmul' 'mul_i6_56' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 651 [2/5] (7.14ns)   --->   "%mul_i6_57 = dmul i64 %empty_40, i64 %oracle_activations1_load_58_read" [backprop.c:141]   --->   Operation 651 'dmul' 'mul_i6_57' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 652 [2/5] (7.14ns)   --->   "%mul_i6_58 = dmul i64 %empty_40, i64 %oracle_activations1_load_59_read" [backprop.c:141]   --->   Operation 652 'dmul' 'mul_i6_58' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 653 [3/5] (7.14ns)   --->   "%mul_i6_59 = dmul i64 %empty_40, i64 %oracle_activations1_load_60_read" [backprop.c:141]   --->   Operation 653 'dmul' 'mul_i6_59' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 654 [3/5] (7.14ns)   --->   "%mul_i6_60 = dmul i64 %empty_40, i64 %oracle_activations1_load_61_read" [backprop.c:141]   --->   Operation 654 'dmul' 'mul_i6_60' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 655 [4/5] (7.14ns)   --->   "%mul_i6_61 = dmul i64 %empty_40, i64 %oracle_activations1_load_62_read" [backprop.c:141]   --->   Operation 655 'dmul' 'mul_i6_61' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 656 [4/5] (7.14ns)   --->   "%mul_i6_62 = dmul i64 %empty_40, i64 %oracle_activations1_load_63_read" [backprop.c:141]   --->   Operation 656 'dmul' 'mul_i6_62' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.14>
ST_36 : Operation 657 [1/1] (0.00ns)   --->   "%or_ln141_55 = or i10 %tmp_s, i10 56" [backprop.c:141]   --->   Operation 657 'or' 'or_ln141_55' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln141_55 = zext i10 %or_ln141_55" [backprop.c:141]   --->   Operation 658 'zext' 'zext_ln141_55' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 659 [1/1] (0.00ns)   --->   "%delta_weights1_addr_56 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_55" [backprop.c:141]   --->   Operation 659 'getelementptr' 'delta_weights1_addr_56' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 660 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_55, i10 %delta_weights1_addr_56" [backprop.c:141]   --->   Operation 660 'store' 'store_ln141' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_36 : Operation 661 [1/1] (0.00ns)   --->   "%or_ln141_56 = or i10 %tmp_s, i10 57" [backprop.c:141]   --->   Operation 661 'or' 'or_ln141_56' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln141_56 = zext i10 %or_ln141_56" [backprop.c:141]   --->   Operation 662 'zext' 'zext_ln141_56' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 663 [1/1] (0.00ns)   --->   "%delta_weights1_addr_57 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_56" [backprop.c:141]   --->   Operation 663 'getelementptr' 'delta_weights1_addr_57' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 664 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_56, i10 %delta_weights1_addr_57" [backprop.c:141]   --->   Operation 664 'store' 'store_ln141' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_36 : Operation 665 [1/5] (7.14ns)   --->   "%mul_i6_57 = dmul i64 %empty_40, i64 %oracle_activations1_load_58_read" [backprop.c:141]   --->   Operation 665 'dmul' 'mul_i6_57' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 666 [1/5] (7.14ns)   --->   "%mul_i6_58 = dmul i64 %empty_40, i64 %oracle_activations1_load_59_read" [backprop.c:141]   --->   Operation 666 'dmul' 'mul_i6_58' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 667 [2/5] (7.14ns)   --->   "%mul_i6_59 = dmul i64 %empty_40, i64 %oracle_activations1_load_60_read" [backprop.c:141]   --->   Operation 667 'dmul' 'mul_i6_59' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 668 [2/5] (7.14ns)   --->   "%mul_i6_60 = dmul i64 %empty_40, i64 %oracle_activations1_load_61_read" [backprop.c:141]   --->   Operation 668 'dmul' 'mul_i6_60' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 669 [3/5] (7.14ns)   --->   "%mul_i6_61 = dmul i64 %empty_40, i64 %oracle_activations1_load_62_read" [backprop.c:141]   --->   Operation 669 'dmul' 'mul_i6_61' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 670 [3/5] (7.14ns)   --->   "%mul_i6_62 = dmul i64 %empty_40, i64 %oracle_activations1_load_63_read" [backprop.c:141]   --->   Operation 670 'dmul' 'mul_i6_62' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.14>
ST_37 : Operation 671 [1/1] (0.00ns)   --->   "%or_ln141_57 = or i10 %tmp_s, i10 58" [backprop.c:141]   --->   Operation 671 'or' 'or_ln141_57' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln141_57 = zext i10 %or_ln141_57" [backprop.c:141]   --->   Operation 672 'zext' 'zext_ln141_57' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 673 [1/1] (0.00ns)   --->   "%delta_weights1_addr_58 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_57" [backprop.c:141]   --->   Operation 673 'getelementptr' 'delta_weights1_addr_58' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 674 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_57, i10 %delta_weights1_addr_58" [backprop.c:141]   --->   Operation 674 'store' 'store_ln141' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_37 : Operation 675 [1/1] (0.00ns)   --->   "%or_ln141_58 = or i10 %tmp_s, i10 59" [backprop.c:141]   --->   Operation 675 'or' 'or_ln141_58' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln141_58 = zext i10 %or_ln141_58" [backprop.c:141]   --->   Operation 676 'zext' 'zext_ln141_58' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 677 [1/1] (0.00ns)   --->   "%delta_weights1_addr_59 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_58" [backprop.c:141]   --->   Operation 677 'getelementptr' 'delta_weights1_addr_59' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 678 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_58, i10 %delta_weights1_addr_59" [backprop.c:141]   --->   Operation 678 'store' 'store_ln141' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_37 : Operation 679 [1/5] (7.14ns)   --->   "%mul_i6_59 = dmul i64 %empty_40, i64 %oracle_activations1_load_60_read" [backprop.c:141]   --->   Operation 679 'dmul' 'mul_i6_59' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 680 [1/5] (7.14ns)   --->   "%mul_i6_60 = dmul i64 %empty_40, i64 %oracle_activations1_load_61_read" [backprop.c:141]   --->   Operation 680 'dmul' 'mul_i6_60' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 681 [2/5] (7.14ns)   --->   "%mul_i6_61 = dmul i64 %empty_40, i64 %oracle_activations1_load_62_read" [backprop.c:141]   --->   Operation 681 'dmul' 'mul_i6_61' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 682 [2/5] (7.14ns)   --->   "%mul_i6_62 = dmul i64 %empty_40, i64 %oracle_activations1_load_63_read" [backprop.c:141]   --->   Operation 682 'dmul' 'mul_i6_62' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.14>
ST_38 : Operation 683 [1/1] (0.00ns)   --->   "%or_ln141_59 = or i10 %tmp_s, i10 60" [backprop.c:141]   --->   Operation 683 'or' 'or_ln141_59' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln141_59 = zext i10 %or_ln141_59" [backprop.c:141]   --->   Operation 684 'zext' 'zext_ln141_59' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 685 [1/1] (0.00ns)   --->   "%delta_weights1_addr_60 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_59" [backprop.c:141]   --->   Operation 685 'getelementptr' 'delta_weights1_addr_60' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 686 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_59, i10 %delta_weights1_addr_60" [backprop.c:141]   --->   Operation 686 'store' 'store_ln141' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_38 : Operation 687 [1/1] (0.00ns)   --->   "%or_ln141_60 = or i10 %tmp_s, i10 61" [backprop.c:141]   --->   Operation 687 'or' 'or_ln141_60' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln141_60 = zext i10 %or_ln141_60" [backprop.c:141]   --->   Operation 688 'zext' 'zext_ln141_60' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 689 [1/1] (0.00ns)   --->   "%delta_weights1_addr_61 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_60" [backprop.c:141]   --->   Operation 689 'getelementptr' 'delta_weights1_addr_61' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 690 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_60, i10 %delta_weights1_addr_61" [backprop.c:141]   --->   Operation 690 'store' 'store_ln141' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_38 : Operation 691 [1/5] (7.14ns)   --->   "%mul_i6_61 = dmul i64 %empty_40, i64 %oracle_activations1_load_62_read" [backprop.c:141]   --->   Operation 691 'dmul' 'mul_i6_61' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 692 [1/5] (7.14ns)   --->   "%mul_i6_62 = dmul i64 %empty_40, i64 %oracle_activations1_load_63_read" [backprop.c:141]   --->   Operation 692 'dmul' 'mul_i6_62' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.26>
ST_39 : Operation 693 [1/1] (0.00ns)   --->   "%specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [backprop.c:138]   --->   Operation 693 'specloopname' 'specloopname_ln138' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 694 [1/1] (0.00ns)   --->   "%or_ln141_61 = or i10 %tmp_s, i10 62" [backprop.c:141]   --->   Operation 694 'or' 'or_ln141_61' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln141_61 = zext i10 %or_ln141_61" [backprop.c:141]   --->   Operation 695 'zext' 'zext_ln141_61' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 696 [1/1] (0.00ns)   --->   "%delta_weights1_addr_62 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_61" [backprop.c:141]   --->   Operation 696 'getelementptr' 'delta_weights1_addr_62' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 697 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_61, i10 %delta_weights1_addr_62" [backprop.c:141]   --->   Operation 697 'store' 'store_ln141' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_39 : Operation 698 [1/1] (0.00ns)   --->   "%or_ln141_62 = or i10 %tmp_s, i10 63" [backprop.c:141]   --->   Operation 698 'or' 'or_ln141_62' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln141_62 = zext i10 %or_ln141_62" [backprop.c:141]   --->   Operation 699 'zext' 'zext_ln141_62' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 700 [1/1] (0.00ns)   --->   "%delta_weights1_addr_63 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_62" [backprop.c:141]   --->   Operation 700 'getelementptr' 'delta_weights1_addr_63' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 701 [1/1] (2.26ns)   --->   "%store_ln141 = store i64 %mul_i6_62, i10 %delta_weights1_addr_63" [backprop.c:141]   --->   Operation 701 'store' 'store_ln141' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_39 : Operation 702 [1/1] (0.00ns)   --->   "%br_ln139 = br void %VITIS_LOOP_140_2.i" [backprop.c:139]   --->   Operation 702 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.6ns
The critical path consists of the following:
	'alloca' operation ('i') [68]  (0 ns)
	'load' operation ('i', backprop.c:139) on local variable 'i' [138]  (0 ns)
	'add' operation ('arrayidx10_sum231', backprop.c:139) [147]  (1.33 ns)
	'getelementptr' operation ('training_data_addr', backprop.c:139) [151]  (0 ns)
	'load' operation ('training_data_load', backprop.c:139) on array 'training_data' [152]  (2.27 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'load' operation ('training_data_load', backprop.c:139) on array 'training_data' [152]  (2.27 ns)

 <State 3>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6', backprop.c:141) [154]  (7.15 ns)

 <State 4>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6', backprop.c:141) [154]  (7.15 ns)

 <State 5>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6', backprop.c:141) [154]  (7.15 ns)

 <State 6>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6', backprop.c:141) [154]  (7.15 ns)

 <State 7>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6', backprop.c:141) [154]  (7.15 ns)

 <State 8>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_2', backprop.c:141) [162]  (7.15 ns)

 <State 9>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_4', backprop.c:141) [172]  (7.15 ns)

 <State 10>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_6', backprop.c:141) [182]  (7.15 ns)

 <State 11>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_8', backprop.c:141) [192]  (7.15 ns)

 <State 12>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_s', backprop.c:141) [202]  (7.15 ns)

 <State 13>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_11', backprop.c:141) [212]  (7.15 ns)

 <State 14>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_13', backprop.c:141) [222]  (7.15 ns)

 <State 15>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_15', backprop.c:141) [232]  (7.15 ns)

 <State 16>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_17', backprop.c:141) [242]  (7.15 ns)

 <State 17>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_19', backprop.c:141) [252]  (7.15 ns)

 <State 18>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_21', backprop.c:141) [262]  (7.15 ns)

 <State 19>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_23', backprop.c:141) [272]  (7.15 ns)

 <State 20>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_25', backprop.c:141) [282]  (7.15 ns)

 <State 21>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_27', backprop.c:141) [292]  (7.15 ns)

 <State 22>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_29', backprop.c:141) [302]  (7.15 ns)

 <State 23>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_31', backprop.c:141) [312]  (7.15 ns)

 <State 24>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_33', backprop.c:141) [322]  (7.15 ns)

 <State 25>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_35', backprop.c:141) [332]  (7.15 ns)

 <State 26>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_37', backprop.c:141) [342]  (7.15 ns)

 <State 27>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_39', backprop.c:141) [352]  (7.15 ns)

 <State 28>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_41', backprop.c:141) [362]  (7.15 ns)

 <State 29>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_43', backprop.c:141) [372]  (7.15 ns)

 <State 30>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_45', backprop.c:141) [382]  (7.15 ns)

 <State 31>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_47', backprop.c:141) [392]  (7.15 ns)

 <State 32>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_49', backprop.c:141) [402]  (7.15 ns)

 <State 33>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_51', backprop.c:141) [412]  (7.15 ns)

 <State 34>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_53', backprop.c:141) [422]  (7.15 ns)

 <State 35>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_55', backprop.c:141) [432]  (7.15 ns)

 <State 36>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_57', backprop.c:141) [442]  (7.15 ns)

 <State 37>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_59', backprop.c:141) [452]  (7.15 ns)

 <State 38>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_61', backprop.c:141) [462]  (7.15 ns)

 <State 39>: 2.27ns
The critical path consists of the following:
	'or' operation ('or_ln141_61', backprop.c:141) [463]  (0 ns)
	'getelementptr' operation ('delta_weights1_addr_62', backprop.c:141) [465]  (0 ns)
	'store' operation ('store_ln141', backprop.c:141) of variable 'mul_i6_61', backprop.c:141 on array 'delta_weights1' [466]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
