Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jul 29 12:35:20 2021
| Host         : DESKTOP-P9KU36P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (2)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: PS2_CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     24.630        0.000                      0                   73        0.102        0.000                      0                   73        3.000        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)       Period(ns)      Frequency(MHz)
-----            ------------       ----------      --------------
sys_clk_pin      {0.000 5.000}      10.000          100.000         
  clk_fb         {0.000 25.000}     50.000          20.000          
  clk_pix_unbuf  {0.000 19.841}     39.683          25.200          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  clk_fb                                                                                                                                                          48.751        0.000                       0                     2  
  clk_pix_unbuf       24.630        0.000                      0                   73        0.102        0.000                      0                   73       19.341        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100m }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkk/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pix_unbuf
  To Clock:  clk_pix_unbuf

Setup :            0  Failing Endpoints,  Worst Slack       24.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.630ns  (required time - arrival time)
  Source:                 dispp/sx_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_g_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        14.181ns  (logic 1.946ns (13.723%)  route 12.235ns (86.277%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.774ns = ( 45.457 - 39.683 ) 
    Source Clock Delay      (SCD):    6.133ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.565     6.133    dispp/clk_pix
    SLICE_X37Y39         FDRE                                         r  dispp/sx_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456     6.589 r  dispp/sx_reg[0]_rep__1/Q
                         net (fo=105, routed)         6.172    12.761    dispp/sx_reg[0]_rep__1_n_0
    SLICE_X8Y2           LUT3 (Prop_lut3_I1_O)        0.124    12.885 r  dispp/vga_r[0]_i_887/O
                         net (fo=1, routed)           0.000    12.885    dispp/vga_r[0]_i_887_n_0
    SLICE_X8Y2           MUXF7 (Prop_muxf7_I1_O)      0.214    13.099 r  dispp/vga_r_reg[0]_i_413/O
                         net (fo=1, routed)           0.000    13.099    dispp/vga_r_reg[0]_i_413_n_0
    SLICE_X8Y2           MUXF8 (Prop_muxf8_I1_O)      0.088    13.187 r  dispp/vga_r_reg[0]_i_176/O
                         net (fo=1, routed)           2.041    15.228    dispp/vga_r_reg[0]_i_176_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.319    15.547 r  dispp/vga_r[0]_i_63/O
                         net (fo=1, routed)           0.000    15.547    dispp/vga_r[0]_i_63_n_0
    SLICE_X50Y7          MUXF7 (Prop_muxf7_I1_O)      0.214    15.761 r  dispp/vga_r_reg[0]_i_31/O
                         net (fo=1, routed)           0.000    15.761    dispp/vga_r_reg[0]_i_31_n_0
    SLICE_X50Y7          MUXF8 (Prop_muxf8_I1_O)      0.088    15.849 r  dispp/vga_r_reg[0]_i_14/O
                         net (fo=1, routed)           2.022    17.871    draww/vga_r_reg[0]_5
    SLICE_X38Y40         LUT5 (Prop_lut5_I0_O)        0.319    18.190 r  draww/vga_r[0]_i_6/O
                         net (fo=2, routed)           0.606    18.796    draww/vga_r[0]_i_6_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124    18.920 r  draww/vga_g[3]_i_1/O
                         net (fo=4, routed)           1.394    20.314    draww/vga_g[3]_i_1_n_0
    SLICE_X50Y53         FDRE                                         r  draww/vga_g_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.439    45.457    draww/clk_pix
    SLICE_X50Y53         FDRE                                         r  draww/vga_g_reg[3]/C
                         clock pessimism              0.232    45.689    
                         clock uncertainty           -0.221    45.467    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.524    44.943    draww/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                         44.943    
                         arrival time                         -20.314    
  -------------------------------------------------------------------
                         slack                                 24.630    

Slack (MET) :             24.630ns  (required time - arrival time)
  Source:                 dispp/sx_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_g_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        14.181ns  (logic 1.946ns (13.723%)  route 12.235ns (86.277%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.774ns = ( 45.457 - 39.683 ) 
    Source Clock Delay      (SCD):    6.133ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.565     6.133    dispp/clk_pix
    SLICE_X37Y39         FDRE                                         r  dispp/sx_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456     6.589 r  dispp/sx_reg[0]_rep__1/Q
                         net (fo=105, routed)         6.172    12.761    dispp/sx_reg[0]_rep__1_n_0
    SLICE_X8Y2           LUT3 (Prop_lut3_I1_O)        0.124    12.885 r  dispp/vga_r[0]_i_887/O
                         net (fo=1, routed)           0.000    12.885    dispp/vga_r[0]_i_887_n_0
    SLICE_X8Y2           MUXF7 (Prop_muxf7_I1_O)      0.214    13.099 r  dispp/vga_r_reg[0]_i_413/O
                         net (fo=1, routed)           0.000    13.099    dispp/vga_r_reg[0]_i_413_n_0
    SLICE_X8Y2           MUXF8 (Prop_muxf8_I1_O)      0.088    13.187 r  dispp/vga_r_reg[0]_i_176/O
                         net (fo=1, routed)           2.041    15.228    dispp/vga_r_reg[0]_i_176_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.319    15.547 r  dispp/vga_r[0]_i_63/O
                         net (fo=1, routed)           0.000    15.547    dispp/vga_r[0]_i_63_n_0
    SLICE_X50Y7          MUXF7 (Prop_muxf7_I1_O)      0.214    15.761 r  dispp/vga_r_reg[0]_i_31/O
                         net (fo=1, routed)           0.000    15.761    dispp/vga_r_reg[0]_i_31_n_0
    SLICE_X50Y7          MUXF8 (Prop_muxf8_I1_O)      0.088    15.849 r  dispp/vga_r_reg[0]_i_14/O
                         net (fo=1, routed)           2.022    17.871    draww/vga_r_reg[0]_5
    SLICE_X38Y40         LUT5 (Prop_lut5_I0_O)        0.319    18.190 r  draww/vga_r[0]_i_6/O
                         net (fo=2, routed)           0.606    18.796    draww/vga_r[0]_i_6_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124    18.920 r  draww/vga_g[3]_i_1/O
                         net (fo=4, routed)           1.394    20.314    draww/vga_g[3]_i_1_n_0
    SLICE_X50Y53         FDRE                                         r  draww/vga_g_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.439    45.457    draww/clk_pix
    SLICE_X50Y53         FDRE                                         r  draww/vga_g_reg[3]_lopt_replica/C
                         clock pessimism              0.232    45.689    
                         clock uncertainty           -0.221    45.467    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.524    44.943    draww/vga_g_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         44.943    
                         arrival time                         -20.314    
  -------------------------------------------------------------------
                         slack                                 24.630    

Slack (MET) :             24.630ns  (required time - arrival time)
  Source:                 dispp/sx_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_g_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        14.181ns  (logic 1.946ns (13.723%)  route 12.235ns (86.277%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.774ns = ( 45.457 - 39.683 ) 
    Source Clock Delay      (SCD):    6.133ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.565     6.133    dispp/clk_pix
    SLICE_X37Y39         FDRE                                         r  dispp/sx_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456     6.589 r  dispp/sx_reg[0]_rep__1/Q
                         net (fo=105, routed)         6.172    12.761    dispp/sx_reg[0]_rep__1_n_0
    SLICE_X8Y2           LUT3 (Prop_lut3_I1_O)        0.124    12.885 r  dispp/vga_r[0]_i_887/O
                         net (fo=1, routed)           0.000    12.885    dispp/vga_r[0]_i_887_n_0
    SLICE_X8Y2           MUXF7 (Prop_muxf7_I1_O)      0.214    13.099 r  dispp/vga_r_reg[0]_i_413/O
                         net (fo=1, routed)           0.000    13.099    dispp/vga_r_reg[0]_i_413_n_0
    SLICE_X8Y2           MUXF8 (Prop_muxf8_I1_O)      0.088    13.187 r  dispp/vga_r_reg[0]_i_176/O
                         net (fo=1, routed)           2.041    15.228    dispp/vga_r_reg[0]_i_176_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.319    15.547 r  dispp/vga_r[0]_i_63/O
                         net (fo=1, routed)           0.000    15.547    dispp/vga_r[0]_i_63_n_0
    SLICE_X50Y7          MUXF7 (Prop_muxf7_I1_O)      0.214    15.761 r  dispp/vga_r_reg[0]_i_31/O
                         net (fo=1, routed)           0.000    15.761    dispp/vga_r_reg[0]_i_31_n_0
    SLICE_X50Y7          MUXF8 (Prop_muxf8_I1_O)      0.088    15.849 r  dispp/vga_r_reg[0]_i_14/O
                         net (fo=1, routed)           2.022    17.871    draww/vga_r_reg[0]_5
    SLICE_X38Y40         LUT5 (Prop_lut5_I0_O)        0.319    18.190 r  draww/vga_r[0]_i_6/O
                         net (fo=2, routed)           0.606    18.796    draww/vga_r[0]_i_6_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124    18.920 r  draww/vga_g[3]_i_1/O
                         net (fo=4, routed)           1.394    20.314    draww/vga_g[3]_i_1_n_0
    SLICE_X50Y53         FDRE                                         r  draww/vga_g_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.439    45.457    draww/clk_pix
    SLICE_X50Y53         FDRE                                         r  draww/vga_g_reg[3]_lopt_replica_2/C
                         clock pessimism              0.232    45.689    
                         clock uncertainty           -0.221    45.467    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.524    44.943    draww/vga_g_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         44.943    
                         arrival time                         -20.314    
  -------------------------------------------------------------------
                         slack                                 24.630    

Slack (MET) :             24.630ns  (required time - arrival time)
  Source:                 dispp/sx_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_g_reg[3]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        14.181ns  (logic 1.946ns (13.723%)  route 12.235ns (86.277%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.774ns = ( 45.457 - 39.683 ) 
    Source Clock Delay      (SCD):    6.133ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.565     6.133    dispp/clk_pix
    SLICE_X37Y39         FDRE                                         r  dispp/sx_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456     6.589 r  dispp/sx_reg[0]_rep__1/Q
                         net (fo=105, routed)         6.172    12.761    dispp/sx_reg[0]_rep__1_n_0
    SLICE_X8Y2           LUT3 (Prop_lut3_I1_O)        0.124    12.885 r  dispp/vga_r[0]_i_887/O
                         net (fo=1, routed)           0.000    12.885    dispp/vga_r[0]_i_887_n_0
    SLICE_X8Y2           MUXF7 (Prop_muxf7_I1_O)      0.214    13.099 r  dispp/vga_r_reg[0]_i_413/O
                         net (fo=1, routed)           0.000    13.099    dispp/vga_r_reg[0]_i_413_n_0
    SLICE_X8Y2           MUXF8 (Prop_muxf8_I1_O)      0.088    13.187 r  dispp/vga_r_reg[0]_i_176/O
                         net (fo=1, routed)           2.041    15.228    dispp/vga_r_reg[0]_i_176_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.319    15.547 r  dispp/vga_r[0]_i_63/O
                         net (fo=1, routed)           0.000    15.547    dispp/vga_r[0]_i_63_n_0
    SLICE_X50Y7          MUXF7 (Prop_muxf7_I1_O)      0.214    15.761 r  dispp/vga_r_reg[0]_i_31/O
                         net (fo=1, routed)           0.000    15.761    dispp/vga_r_reg[0]_i_31_n_0
    SLICE_X50Y7          MUXF8 (Prop_muxf8_I1_O)      0.088    15.849 r  dispp/vga_r_reg[0]_i_14/O
                         net (fo=1, routed)           2.022    17.871    draww/vga_r_reg[0]_5
    SLICE_X38Y40         LUT5 (Prop_lut5_I0_O)        0.319    18.190 r  draww/vga_r[0]_i_6/O
                         net (fo=2, routed)           0.606    18.796    draww/vga_r[0]_i_6_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124    18.920 r  draww/vga_g[3]_i_1/O
                         net (fo=4, routed)           1.394    20.314    draww/vga_g[3]_i_1_n_0
    SLICE_X50Y53         FDRE                                         r  draww/vga_g_reg[3]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.439    45.457    draww/clk_pix
    SLICE_X50Y53         FDRE                                         r  draww/vga_g_reg[3]_lopt_replica_3/C
                         clock pessimism              0.232    45.689    
                         clock uncertainty           -0.221    45.467    
    SLICE_X50Y53         FDRE (Setup_fdre_C_R)       -0.524    44.943    draww/vga_g_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         44.943    
                         arrival time                         -20.314    
  -------------------------------------------------------------------
                         slack                                 24.630    

Slack (MET) :             25.875ns  (required time - arrival time)
  Source:                 dispp/sx_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_r_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        13.535ns  (logic 2.573ns (19.009%)  route 10.962ns (80.991%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 45.466 - 39.683 ) 
    Source Clock Delay      (SCD):    6.133ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.565     6.133    dispp/clk_pix
    SLICE_X37Y39         FDRE                                         r  dispp/sx_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456     6.589 r  dispp/sx_reg[0]_rep__2/Q
                         net (fo=105, routed)         0.901     7.490    dispp/sx_reg[0]_rep__2_0
    SLICE_X34Y39         LUT2 (Prop_lut2_I0_O)        0.124     7.614 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.614    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.041 r  draww/q_draw1_carry/O[1]
                         net (fo=128, routed)         5.841    13.882    dispp/vga_r_reg[0]_i_26_0[1]
    SLICE_X8Y77          MUXF8 (Prop_muxf8_S_O)       0.465    14.347 r  dispp/vga_r_reg[0]_i_68/O
                         net (fo=1, routed)           1.081    15.428    dispp/vga_r_reg[0]_i_68_n_0
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.319    15.747 r  dispp/vga_r[0]_i_36/O
                         net (fo=1, routed)           0.000    15.747    dispp/vga_r[0]_i_36_n_0
    SLICE_X9Y67          MUXF7 (Prop_muxf7_I0_O)      0.238    15.985 r  dispp/vga_r_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    15.985    dispp/vga_r_reg[0]_i_18_n_0
    SLICE_X9Y67          MUXF8 (Prop_muxf8_I0_O)      0.104    16.089 r  dispp/vga_r_reg[0]_i_8/O
                         net (fo=1, routed)           1.642    17.731    draww/vga_r_reg[0]_3
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.316    18.047 r  draww/vga_r[0]_i_3/O
                         net (fo=2, routed)           0.813    18.860    draww/vga_r[0]_i_3_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I0_O)        0.124    18.984 r  draww/vga_r[0]_i_2/O
                         net (fo=4, routed)           0.684    19.668    draww/q_draw
    SLICE_X38Y44         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.448    45.466    draww/clk_pix
    SLICE_X38Y44         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica_2/C
                         clock pessimism              0.326    45.792    
                         clock uncertainty           -0.221    45.571    
    SLICE_X38Y44         FDRE (Setup_fdre_C_D)       -0.028    45.543    draww/vga_r_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         45.543    
                         arrival time                         -19.668    
  -------------------------------------------------------------------
                         slack                                 25.875    

Slack (MET) :             25.882ns  (required time - arrival time)
  Source:                 dispp/sx_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_r_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        13.529ns  (logic 2.573ns (19.019%)  route 10.956ns (80.981%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 45.466 - 39.683 ) 
    Source Clock Delay      (SCD):    6.133ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.565     6.133    dispp/clk_pix
    SLICE_X37Y39         FDRE                                         r  dispp/sx_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456     6.589 r  dispp/sx_reg[0]_rep__2/Q
                         net (fo=105, routed)         0.901     7.490    dispp/sx_reg[0]_rep__2_0
    SLICE_X34Y39         LUT2 (Prop_lut2_I0_O)        0.124     7.614 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.614    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.041 r  draww/q_draw1_carry/O[1]
                         net (fo=128, routed)         5.841    13.882    dispp/vga_r_reg[0]_i_26_0[1]
    SLICE_X8Y77          MUXF8 (Prop_muxf8_S_O)       0.465    14.347 r  dispp/vga_r_reg[0]_i_68/O
                         net (fo=1, routed)           1.081    15.428    dispp/vga_r_reg[0]_i_68_n_0
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.319    15.747 r  dispp/vga_r[0]_i_36/O
                         net (fo=1, routed)           0.000    15.747    dispp/vga_r[0]_i_36_n_0
    SLICE_X9Y67          MUXF7 (Prop_muxf7_I0_O)      0.238    15.985 r  dispp/vga_r_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    15.985    dispp/vga_r_reg[0]_i_18_n_0
    SLICE_X9Y67          MUXF8 (Prop_muxf8_I0_O)      0.104    16.089 r  dispp/vga_r_reg[0]_i_8/O
                         net (fo=1, routed)           1.642    17.731    draww/vga_r_reg[0]_3
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.316    18.047 r  draww/vga_r[0]_i_3/O
                         net (fo=2, routed)           0.813    18.860    draww/vga_r[0]_i_3_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I0_O)        0.124    18.984 r  draww/vga_r[0]_i_2/O
                         net (fo=4, routed)           0.677    19.661    draww/q_draw
    SLICE_X38Y44         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.448    45.466    draww/clk_pix
    SLICE_X38Y44         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica_3/C
                         clock pessimism              0.326    45.792    
                         clock uncertainty           -0.221    45.571    
    SLICE_X38Y44         FDRE (Setup_fdre_C_D)       -0.028    45.543    draww/vga_r_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         45.543    
                         arrival time                         -19.661    
  -------------------------------------------------------------------
                         slack                                 25.882    

Slack (MET) :             26.047ns  (required time - arrival time)
  Source:                 dispp/sx_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_r_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        13.346ns  (logic 2.573ns (19.279%)  route 10.773ns (80.721%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 45.466 - 39.683 ) 
    Source Clock Delay      (SCD):    6.133ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.565     6.133    dispp/clk_pix
    SLICE_X37Y39         FDRE                                         r  dispp/sx_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456     6.589 r  dispp/sx_reg[0]_rep__2/Q
                         net (fo=105, routed)         0.901     7.490    dispp/sx_reg[0]_rep__2_0
    SLICE_X34Y39         LUT2 (Prop_lut2_I0_O)        0.124     7.614 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.614    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.041 r  draww/q_draw1_carry/O[1]
                         net (fo=128, routed)         5.841    13.882    dispp/vga_r_reg[0]_i_26_0[1]
    SLICE_X8Y77          MUXF8 (Prop_muxf8_S_O)       0.465    14.347 r  dispp/vga_r_reg[0]_i_68/O
                         net (fo=1, routed)           1.081    15.428    dispp/vga_r_reg[0]_i_68_n_0
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.319    15.747 r  dispp/vga_r[0]_i_36/O
                         net (fo=1, routed)           0.000    15.747    dispp/vga_r[0]_i_36_n_0
    SLICE_X9Y67          MUXF7 (Prop_muxf7_I0_O)      0.238    15.985 r  dispp/vga_r_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    15.985    dispp/vga_r_reg[0]_i_18_n_0
    SLICE_X9Y67          MUXF8 (Prop_muxf8_I0_O)      0.104    16.089 r  dispp/vga_r_reg[0]_i_8/O
                         net (fo=1, routed)           1.642    17.731    draww/vga_r_reg[0]_3
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.316    18.047 r  draww/vga_r[0]_i_3/O
                         net (fo=2, routed)           0.813    18.860    draww/vga_r[0]_i_3_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I0_O)        0.124    18.984 r  draww/vga_r[0]_i_2/O
                         net (fo=4, routed)           0.495    19.479    draww/q_draw
    SLICE_X38Y44         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.448    45.466    draww/clk_pix
    SLICE_X38Y44         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica/C
                         clock pessimism              0.326    45.792    
                         clock uncertainty           -0.221    45.571    
    SLICE_X38Y44         FDRE (Setup_fdre_C_D)       -0.045    45.526    draww/vga_r_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         45.526    
                         arrival time                         -19.479    
  -------------------------------------------------------------------
                         slack                                 26.047    

Slack (MET) :             26.070ns  (required time - arrival time)
  Source:                 dispp/sx_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        13.337ns  (logic 2.573ns (19.292%)  route 10.764ns (80.708%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 45.466 - 39.683 ) 
    Source Clock Delay      (SCD):    6.133ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.565     6.133    dispp/clk_pix
    SLICE_X37Y39         FDRE                                         r  dispp/sx_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456     6.589 r  dispp/sx_reg[0]_rep__2/Q
                         net (fo=105, routed)         0.901     7.490    dispp/sx_reg[0]_rep__2_0
    SLICE_X34Y39         LUT2 (Prop_lut2_I0_O)        0.124     7.614 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.614    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.041 r  draww/q_draw1_carry/O[1]
                         net (fo=128, routed)         5.841    13.882    dispp/vga_r_reg[0]_i_26_0[1]
    SLICE_X8Y77          MUXF8 (Prop_muxf8_S_O)       0.465    14.347 r  dispp/vga_r_reg[0]_i_68/O
                         net (fo=1, routed)           1.081    15.428    dispp/vga_r_reg[0]_i_68_n_0
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.319    15.747 r  dispp/vga_r[0]_i_36/O
                         net (fo=1, routed)           0.000    15.747    dispp/vga_r[0]_i_36_n_0
    SLICE_X9Y67          MUXF7 (Prop_muxf7_I0_O)      0.238    15.985 r  dispp/vga_r_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    15.985    dispp/vga_r_reg[0]_i_18_n_0
    SLICE_X9Y67          MUXF8 (Prop_muxf8_I0_O)      0.104    16.089 r  dispp/vga_r_reg[0]_i_8/O
                         net (fo=1, routed)           1.642    17.731    draww/vga_r_reg[0]_3
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.316    18.047 r  draww/vga_r[0]_i_3/O
                         net (fo=2, routed)           0.813    18.860    draww/vga_r[0]_i_3_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I0_O)        0.124    18.984 r  draww/vga_r[0]_i_2/O
                         net (fo=4, routed)           0.486    19.470    draww/q_draw
    SLICE_X38Y44         FDRE                                         r  draww/vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.448    45.466    draww/clk_pix
    SLICE_X38Y44         FDRE                                         r  draww/vga_r_reg[0]/C
                         clock pessimism              0.326    45.792    
                         clock uncertainty           -0.221    45.571    
    SLICE_X38Y44         FDRE (Setup_fdre_C_D)       -0.031    45.540    draww/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                         45.540    
                         arrival time                         -19.470    
  -------------------------------------------------------------------
                         slack                                 26.070    

Slack (MET) :             35.123ns  (required time - arrival time)
  Source:                 dispp/sy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.487ns (34.939%)  route 2.769ns (65.061%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.783ns = ( 45.465 - 39.683 ) 
    Source Clock Delay      (SCD):    6.133ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.565     6.133    dispp/clk_pix
    SLICE_X34Y42         FDRE                                         r  dispp/sy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.478     6.611 r  dispp/sy_reg[2]/Q
                         net (fo=15, routed)          1.286     7.897    dispp/sy[2]
    SLICE_X37Y41         LUT5 (Prop_lut5_I3_O)        0.323     8.220 r  dispp/sy[8]_i_2/O
                         net (fo=4, routed)           0.681     8.901    dispp/sy[8]_i_2_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I0_O)        0.354     9.255 r  dispp/sy[9]_i_4/O
                         net (fo=1, routed)           0.802    10.057    dispp/sy[9]_i_4_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.332    10.389 r  dispp/sy[9]_i_2/O
                         net (fo=1, routed)           0.000    10.389    dispp/sy[9]_i_2_n_0
    SLICE_X36Y41         FDRE                                         r  dispp/sy_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.447    45.465    dispp/clk_pix
    SLICE_X36Y41         FDRE                                         r  dispp/sy_reg[9]/C
                         clock pessimism              0.239    45.704    
                         clock uncertainty           -0.221    45.483    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.029    45.512    dispp/sy_reg[9]
  -------------------------------------------------------------------
                         required time                         45.512    
                         arrival time                         -10.389    
  -------------------------------------------------------------------
                         slack                                 35.123    

Slack (MET) :             35.585ns  (required time - arrival time)
  Source:                 dispp/sy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 1.152ns (33.137%)  route 2.324ns (66.863%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.783ns = ( 45.465 - 39.683 ) 
    Source Clock Delay      (SCD):    6.133ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.565     6.133    dispp/clk_pix
    SLICE_X34Y42         FDRE                                         r  dispp/sy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.478     6.611 r  dispp/sy_reg[2]/Q
                         net (fo=15, routed)          1.286     7.897    dispp/sy[2]
    SLICE_X37Y41         LUT5 (Prop_lut5_I3_O)        0.323     8.220 r  dispp/sy[8]_i_2/O
                         net (fo=4, routed)           0.467     8.687    dispp/sy[8]_i_2_n_0
    SLICE_X37Y41         LUT4 (Prop_lut4_I2_O)        0.351     9.038 r  dispp/sy[7]_i_1/O
                         net (fo=1, routed)           0.571     9.609    dispp/sy[7]_i_1_n_0
    SLICE_X37Y41         FDRE                                         r  dispp/sy_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=94, routed)          1.447    45.465    dispp/clk_pix
    SLICE_X37Y41         FDRE                                         r  dispp/sy_reg[7]/C
                         clock pessimism              0.239    45.704    
                         clock uncertainty           -0.221    45.483    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)       -0.289    45.194    dispp/sy_reg[7]
  -------------------------------------------------------------------
                         required time                         45.194    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 35.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dispp/sy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.231ns (47.510%)  route 0.255ns (52.490%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.564     1.822    dispp/clk_pix
    SLICE_X37Y41         FDRE                                         r  dispp/sy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.963 r  dispp/sy_reg[7]/Q
                         net (fo=6, routed)           0.082     2.045    dispp/sy[7]
    SLICE_X36Y41         LUT6 (Prop_lut6_I0_O)        0.045     2.090 r  dispp/sy[9]_i_3/O
                         net (fo=4, routed)           0.174     2.264    dispp/sy[9]_i_3_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I1_O)        0.045     2.309 r  dispp/sy[3]_i_1/O
                         net (fo=1, routed)           0.000     2.309    dispp/sy[3]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  dispp/sy_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.832     2.368    dispp/clk_pix
    SLICE_X34Y42         FDRE                                         r  dispp/sy_reg[3]/C
                         clock pessimism             -0.283     2.085    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.121     2.206    dispp/sy_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dispp/sy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.209ns (43.448%)  route 0.272ns (56.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.563     1.821    dispp/clk_pix
    SLICE_X34Y42         FDRE                                         r  dispp/sy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.985 r  dispp/sy_reg[3]/Q
                         net (fo=10, routed)          0.272     2.257    dispp/sy[3]
    SLICE_X37Y40         LUT6 (Prop_lut6_I5_O)        0.045     2.302 r  dispp/sy[5]_i_1/O
                         net (fo=1, routed)           0.000     2.302    dispp/sy[5]_i_1_n_0
    SLICE_X37Y40         FDRE                                         r  dispp/sy_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.833     2.369    dispp/clk_pix
    SLICE_X37Y40         FDRE                                         r  dispp/sy_reg[5]/C
                         clock pessimism             -0.283     2.086    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.091     2.177    dispp/sy_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dispp/sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.209ns (41.012%)  route 0.301ns (58.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.563     1.821    dispp/clk_pix
    SLICE_X34Y42         FDRE                                         r  dispp/sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.985 r  dispp/sy_reg[0]/Q
                         net (fo=20, routed)          0.301     2.286    dispp/DI[0]
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.045     2.331 r  dispp/sy[9]_i_2/O
                         net (fo=1, routed)           0.000     2.331    dispp/sy[9]_i_2_n_0
    SLICE_X36Y41         FDRE                                         r  dispp/sy_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.833     2.369    dispp/clk_pix
    SLICE_X36Y41         FDRE                                         r  dispp/sy_reg[9]/C
                         clock pessimism             -0.283     2.086    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.091     2.177    dispp/sy_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dispp/sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sx_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.417%)  route 0.325ns (63.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.564     1.822    dispp/clk_pix
    SLICE_X33Y42         FDRE                                         r  dispp/sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.963 f  dispp/sx_reg[0]/Q
                         net (fo=110, routed)         0.325     2.288    dispp/sx[0]
    SLICE_X37Y39         LUT1 (Prop_lut1_I0_O)        0.045     2.333 r  dispp/sx[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     2.333    dispp/sx[0]_rep__1_i_1_n_0
    SLICE_X37Y39         FDRE                                         r  dispp/sx_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.832     2.368    dispp/clk_pix
    SLICE_X37Y39         FDRE                                         r  dispp/sx_reg[0]_rep__1/C
                         clock pessimism             -0.283     2.085    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.091     2.176    dispp/sx_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dispp/sy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.232ns (40.473%)  route 0.341ns (59.527%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.564     1.822    dispp/clk_pix
    SLICE_X37Y41         FDRE                                         r  dispp/sy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.963 r  dispp/sy_reg[7]/Q
                         net (fo=6, routed)           0.082     2.045    dispp/sy[7]
    SLICE_X36Y41         LUT6 (Prop_lut6_I0_O)        0.045     2.090 r  dispp/sy[9]_i_3/O
                         net (fo=4, routed)           0.260     2.350    dispp/sy[9]_i_3_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.046     2.396 r  dispp/sy[2]_i_1/O
                         net (fo=1, routed)           0.000     2.396    dispp/sy[2]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  dispp/sy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.832     2.368    dispp/clk_pix
    SLICE_X34Y42         FDRE                                         r  dispp/sy_reg[2]/C
                         clock pessimism             -0.283     2.085    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.131     2.216    dispp/sy_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dispp/sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.212ns (38.383%)  route 0.340ns (61.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.563     1.821    dispp/clk_pix
    SLICE_X34Y42         FDRE                                         r  dispp/sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.985 r  dispp/sy_reg[0]/Q
                         net (fo=20, routed)          0.340     2.326    dispp/DI[0]
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.048     2.374 r  dispp/sy[1]_i_1/O
                         net (fo=1, routed)           0.000     2.374    dispp/sy[1]_i_1_n_0
    SLICE_X36Y40         FDRE                                         r  dispp/sy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.833     2.369    dispp/clk_pix
    SLICE_X36Y40         FDRE                                         r  dispp/sy_reg[1]/C
                         clock pessimism             -0.283     2.086    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.105     2.191    dispp/sy_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 clkk/locked_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            clkk/clk_locked_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.944%)  route 0.105ns (39.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.565     1.823    clkk/clk_pix
    SLICE_X42Y45         FDRE                                         r  clkk/locked_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164     1.987 r  clkk/locked_sync_0_reg/Q
                         net (fo=1, routed)           0.105     2.092    clkk/locked_sync_0
    SLICE_X40Y44         FDRE                                         r  clkk/clk_locked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.835     2.371    clkk/clk_pix
    SLICE_X40Y44         FDRE                                         r  clkk/clk_locked_reg/C
                         clock pessimism             -0.532     1.839    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.070     1.909    clkk/clk_locked_reg
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 dispp/sy_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.231ns (40.369%)  route 0.341ns (59.631%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.564     1.822    dispp/clk_pix
    SLICE_X37Y41         FDRE                                         r  dispp/sy_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.963 r  dispp/sy_reg[7]/Q
                         net (fo=6, routed)           0.082     2.045    dispp/sy[7]
    SLICE_X36Y41         LUT6 (Prop_lut6_I0_O)        0.045     2.090 r  dispp/sy[9]_i_3/O
                         net (fo=4, routed)           0.260     2.350    dispp/sy[9]_i_3_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I1_O)        0.045     2.395 r  dispp/sy[0]_i_1/O
                         net (fo=1, routed)           0.000     2.395    dispp/sy[0]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  dispp/sy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.832     2.368    dispp/clk_pix
    SLICE_X34Y42         FDRE                                         r  dispp/sy_reg[0]/C
                         clock pessimism             -0.283     2.085    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.120     2.205    dispp/sy_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dispp/sy_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.231ns (41.904%)  route 0.320ns (58.096%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.564     1.822    dispp/clk_pix
    SLICE_X36Y41         FDRE                                         r  dispp/sy_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.963 r  dispp/sy_reg[9]/Q
                         net (fo=7, routed)           0.185     2.149    dispp/sy[9]
    SLICE_X35Y41         LUT5 (Prop_lut5_I3_O)        0.045     2.194 r  dispp/vga_vs_i_3/O
                         net (fo=1, routed)           0.135     2.329    dispp/vga_vs_i_3_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I5_O)        0.045     2.374 r  dispp/vga_vs_i_1/O
                         net (fo=1, routed)           0.000     2.374    draww/vsync
    SLICE_X35Y41         FDRE                                         r  draww/vga_vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.832     2.368    draww/clk_pix
    SLICE_X35Y41         FDRE                                         r  draww/vga_vs_reg/C
                         clock pessimism             -0.283     2.085    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.091     2.176    draww/vga_vs_reg
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dispp/sy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.209ns (37.626%)  route 0.346ns (62.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.563     1.821    dispp/clk_pix
    SLICE_X34Y42         FDRE                                         r  dispp/sy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.985 r  dispp/sy_reg[3]/Q
                         net (fo=10, routed)          0.346     2.332    dispp/sy[3]
    SLICE_X37Y41         LUT5 (Prop_lut5_I1_O)        0.045     2.377 r  dispp/sy[4]_i_1/O
                         net (fo=1, routed)           0.000     2.377    dispp/sy[4]_i_1_n_0
    SLICE_X37Y41         FDRE                                         r  dispp/sy_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=94, routed)          0.833     2.369    dispp/clk_pix
    SLICE_X37Y41         FDRE                                         r  dispp/sy_reg[4]/C
                         clock pessimism             -0.283     2.086    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.091     2.177    dispp/sy_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pix_unbuf
Waveform(ns):       { 0.000 19.841 }
Period(ns):         39.683
Sources:            { clkk/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB18_X1Y16     bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.683      37.107     RAMB18_X1Y16     bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB36_X0Y4      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.683      37.107     RAMB36_X0Y4      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB36_X0Y3      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.683      37.107     RAMB36_X0Y3      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB36_X2Y0      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.683      37.107     RAMB36_X2Y0      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB36_X0Y0      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.683      37.107     RAMB36_X0Y0      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.683      173.677    MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X35Y40     dispp/sx_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X35Y40     dispp/sx_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X33Y42     dispp/sx_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X12Y37     dispp/sx_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X12Y37     dispp/sx_reg[0]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X37Y41     dispp/sy_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X37Y41     dispp/sy_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X37Y41     dispp/sy_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X37Y41     dispp/sy_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X36Y41     dispp/sy_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X40Y44     clkk/clk_locked_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X42Y45     clkk/locked_sync_0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X33Y42     dispp/sx_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X12Y37     dispp/sx_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X12Y37     dispp/sx_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X12Y37     dispp/sx_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X12Y37     dispp/sx_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X37Y39     dispp/sx_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X37Y39     dispp/sx_reg[0]_rep__2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X36Y39     dispp/sx_reg[1]/C



