// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "06/04/2023 15:49:25"
                                                                        
// Verilog Self-Checking Test Bench (with test vectors) for design :    spacewire
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module spacewire_vlg_sample_tst(
	CLK,
	SpWR_linkstart,
	SpWT_linkstart,
	sampler_tx
);
input  CLK;
input  SpWR_linkstart;
input  SpWT_linkstart;
output sampler_tx;

reg sample;
time current_time;
always @(CLK or SpWR_linkstart or SpWT_linkstart)
                                                                                
begin                                                 
 if ($realtime > 0)                                   
 begin                                                
	if ($realtime == 0 || $realtime != current_time)  
	begin									          
		if (sample === 1'bx)                          
			sample = 0;                               
		else                                          
			sample = ~sample;                         
	end										          
	current_time = $realtime;					      
 end                                                  
end                                                   

assign sampler_tx = sample;
endmodule

module spacewire_vlg_check_tst (
	SpWR_connecting,
	SpWR_do,
	SpWR_running,
	SpWR_so,
	SpWR_started,
	SpWR_txrdy,
	SpWT_connecting,
	SpWT_do,
	SpWT_running,
	SpWT_so,
	SpWT_started,
	SpWT_txrdy,
	sampler_rx
);
input  SpWR_connecting;
input  SpWR_do;
input  SpWR_running;
input  SpWR_so;
input  SpWR_started;
input  SpWR_txrdy;
input  SpWT_connecting;
input  SpWT_do;
input  SpWT_running;
input  SpWT_so;
input  SpWT_started;
input  SpWT_txrdy;
input sampler_rx;

reg  SpWR_connecting_expected;
reg  SpWR_do_expected;
reg  SpWR_running_expected;
reg  SpWR_so_expected;
reg  SpWR_started_expected;
reg  SpWR_txrdy_expected;
reg  SpWT_connecting_expected;
reg  SpWT_do_expected;
reg  SpWT_running_expected;
reg  SpWT_so_expected;
reg  SpWT_started_expected;
reg  SpWT_txrdy_expected;

reg  SpWR_connecting_prev;
reg  SpWR_do_prev;
reg  SpWR_running_prev;
reg  SpWR_so_prev;
reg  SpWR_started_prev;
reg  SpWR_txrdy_prev;
reg  SpWT_connecting_prev;
reg  SpWT_do_prev;
reg  SpWT_running_prev;
reg  SpWT_so_prev;
reg  SpWT_started_prev;
reg  SpWT_txrdy_prev;

reg  SpWR_do_expected_prev;
reg  SpWT_do_expected_prev;
reg  SpWT_so_expected_prev;

reg  last_SpWR_do_exp;
reg  last_SpWT_do_exp;
reg  last_SpWT_so_exp;

reg trigger;

integer i;
integer nummismatches;

reg [1:12] on_first_change ;


initial
begin
trigger = 0;
i = 0;
nummismatches = 0;
on_first_change = 12'b1;
end

// update real /o prevs

always @(trigger)
begin
	SpWR_connecting_prev = SpWR_connecting;
	SpWR_do_prev = SpWR_do;
	SpWR_running_prev = SpWR_running;
	SpWR_so_prev = SpWR_so;
	SpWR_started_prev = SpWR_started;
	SpWR_txrdy_prev = SpWR_txrdy;
	SpWT_connecting_prev = SpWT_connecting;
	SpWT_do_prev = SpWT_do;
	SpWT_running_prev = SpWT_running;
	SpWT_so_prev = SpWT_so;
	SpWT_started_prev = SpWT_started;
	SpWT_txrdy_prev = SpWT_txrdy;
end

// update expected /o prevs

always @(trigger)
begin
	SpWR_do_expected_prev = SpWR_do_expected;
	SpWT_do_expected_prev = SpWT_do_expected;
	SpWT_so_expected_prev = SpWT_so_expected;
end



// expected SpWT_do
initial
begin
	SpWT_do_expected = 1'bX;
	SpWT_do_expected = #999000 1'b0;
end 

// expected SpWT_so
initial
begin
	SpWT_so_expected = 1'bX;
	SpWT_so_expected = #999000 1'b0;
end 

// expected SpWR_do
initial
begin
	SpWR_do_expected = 1'bX;
	SpWR_do_expected = #999000 1'b0;
end 
// generate trigger
always @(SpWR_connecting_expected or SpWR_connecting or SpWR_do_expected or SpWR_do or SpWR_running_expected or SpWR_running or SpWR_so_expected or SpWR_so or SpWR_started_expected or SpWR_started or SpWR_txrdy_expected or SpWR_txrdy or SpWT_connecting_expected or SpWT_connecting or SpWT_do_expected or SpWT_do or SpWT_running_expected or SpWT_running or SpWT_so_expected or SpWT_so or SpWT_started_expected or SpWT_started or SpWT_txrdy_expected or SpWT_txrdy)
begin
	trigger <= ~trigger;
end

always @(posedge sampler_rx or negedge sampler_rx)
begin
`ifdef debug_tbench
	$display("Scanning pattern %d @time = %t",i,$realtime );
	i = i + 1;
	$display("| expected SpWR_connecting = %b | expected SpWR_do = %b | expected SpWR_running = %b | expected SpWR_so = %b | expected SpWR_started = %b | expected SpWR_txrdy = %b | expected SpWT_connecting = %b | expected SpWT_do = %b | expected SpWT_running = %b | expected SpWT_so = %b | expected SpWT_started = %b | expected SpWT_txrdy = %b | ",SpWR_connecting_expected_prev,SpWR_do_expected_prev,SpWR_running_expected_prev,SpWR_so_expected_prev,SpWR_started_expected_prev,SpWR_txrdy_expected_prev,SpWT_connecting_expected_prev,SpWT_do_expected_prev,SpWT_running_expected_prev,SpWT_so_expected_prev,SpWT_started_expected_prev,SpWT_txrdy_expected_prev);
	$display("| real SpWR_connecting = %b | real SpWR_do = %b | real SpWR_running = %b | real SpWR_so = %b | real SpWR_started = %b | real SpWR_txrdy = %b | real SpWT_connecting = %b | real SpWT_do = %b | real SpWT_running = %b | real SpWT_so = %b | real SpWT_started = %b | real SpWT_txrdy = %b | ",SpWR_connecting_prev,SpWR_do_prev,SpWR_running_prev,SpWR_so_prev,SpWR_started_prev,SpWR_txrdy_prev,SpWT_connecting_prev,SpWT_do_prev,SpWT_running_prev,SpWT_so_prev,SpWT_started_prev,SpWT_txrdy_prev);
`endif
	if (
		( SpWR_do_expected_prev !== 1'bx ) && ( SpWR_do_prev !== SpWR_do_expected_prev )
		&& ((SpWR_do_expected_prev !== last_SpWR_do_exp) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SpWR_do :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SpWR_do_expected_prev);
		$display ("     Real value = %b", SpWR_do_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_SpWR_do_exp = SpWR_do_expected_prev;
	end
	if (
		( SpWT_do_expected_prev !== 1'bx ) && ( SpWT_do_prev !== SpWT_do_expected_prev )
		&& ((SpWT_do_expected_prev !== last_SpWT_do_exp) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SpWT_do :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SpWT_do_expected_prev);
		$display ("     Real value = %b", SpWT_do_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_SpWT_do_exp = SpWT_do_expected_prev;
	end
	if (
		( SpWT_so_expected_prev !== 1'bx ) && ( SpWT_so_prev !== SpWT_so_expected_prev )
		&& ((SpWT_so_expected_prev !== last_SpWT_so_exp) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SpWT_so :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SpWT_so_expected_prev);
		$display ("     Real value = %b", SpWT_so_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_SpWT_so_exp = SpWT_so_expected_prev;
	end

	trigger <= ~trigger;
end
initial 

begin 
$timeformat(-12,3," ps",6);
#100000000;
if (nummismatches > 0)
	$display ("%d mismatched vectors : Simulation failed !",nummismatches);
else
	$display ("Simulation passed !");
$finish;
end 
endmodule

module spacewire_vlg_vec_tst();
// constants                                           
// general purpose registers
reg CLK;
reg SpWR_linkstart;
reg SpWT_linkstart;
// wires                                               
wire SpWR_connecting;
wire SpWR_do;
wire SpWR_running;
wire SpWR_so;
wire SpWR_started;
wire SpWR_txrdy;
wire SpWT_connecting;
wire SpWT_do;
wire SpWT_running;
wire SpWT_so;
wire SpWT_started;
wire SpWT_txrdy;

wire sampler;                             

// assign statements (if any)                          
spacewire i1 (
// port map - connection between master ports and signals/registers   
	.CLK(CLK),
	.SpWR_connecting(SpWR_connecting),
	.SpWR_do(SpWR_do),
	.SpWR_linkstart(SpWR_linkstart),
	.SpWR_running(SpWR_running),
	.SpWR_so(SpWR_so),
	.SpWR_started(SpWR_started),
	.SpWR_txrdy(SpWR_txrdy),
	.SpWT_connecting(SpWT_connecting),
	.SpWT_do(SpWT_do),
	.SpWT_linkstart(SpWT_linkstart),
	.SpWT_running(SpWT_running),
	.SpWT_so(SpWT_so),
	.SpWT_started(SpWT_started),
	.SpWT_txrdy(SpWT_txrdy)
);

// CLK
always
begin
	CLK = 1'b0;
	CLK = #25000 1'b1;
	#25000;
end 

// SpWT_linkstart
initial
begin
	SpWT_linkstart = 1'b1;
end 

// SpWR_linkstart
initial
begin
	SpWR_linkstart = 1'b1;
end 

spacewire_vlg_sample_tst tb_sample (
	.CLK(CLK),
	.SpWR_linkstart(SpWR_linkstart),
	.SpWT_linkstart(SpWT_linkstart),
	.sampler_tx(sampler)
);

spacewire_vlg_check_tst tb_out(
	.SpWR_connecting(SpWR_connecting),
	.SpWR_do(SpWR_do),
	.SpWR_running(SpWR_running),
	.SpWR_so(SpWR_so),
	.SpWR_started(SpWR_started),
	.SpWR_txrdy(SpWR_txrdy),
	.SpWT_connecting(SpWT_connecting),
	.SpWT_do(SpWT_do),
	.SpWT_running(SpWT_running),
	.SpWT_so(SpWT_so),
	.SpWT_started(SpWT_started),
	.SpWT_txrdy(SpWT_txrdy),
	.sampler_rx(sampler)
);
endmodule

