<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86Disassembler.cpp source code [llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>X86</a>/<a href='./'>Disassembler</a>/<a href='X86Disassembler.cpp.html'>X86Disassembler.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86Disassembler.cpp - Disassembler for x86 and x86_64 -------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file is part of the X86 Disassembler.</i></td></tr>
<tr><th id="10">10</th><td><i>// It contains code to translate the data produced by the decoder into</i></td></tr>
<tr><th id="11">11</th><td><i>//  MCInsts.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>// The X86 disassembler is a table-driven disassembler for the 16-, 32-, and</i></td></tr>
<tr><th id="15">15</th><td><i>// 64-bit X86 instruction sets.  The main decode sequence for an assembly</i></td></tr>
<tr><th id="16">16</th><td><i>// instruction in this disassembler is:</i></td></tr>
<tr><th id="17">17</th><td><i>//</i></td></tr>
<tr><th id="18">18</th><td><i>// 1. Read the prefix bytes and determine the attributes of the instruction.</i></td></tr>
<tr><th id="19">19</th><td><i>//    These attributes, recorded in enum attributeBits</i></td></tr>
<tr><th id="20">20</th><td><i>//    (X86DisassemblerDecoderCommon.h), form a bitmask.  The table CONTEXTS_SYM</i></td></tr>
<tr><th id="21">21</th><td><i>//    provides a mapping from bitmasks to contexts, which are represented by</i></td></tr>
<tr><th id="22">22</th><td><i>//    enum InstructionContext (ibid.).</i></td></tr>
<tr><th id="23">23</th><td><i>//</i></td></tr>
<tr><th id="24">24</th><td><i>// 2. Read the opcode, and determine what kind of opcode it is.  The</i></td></tr>
<tr><th id="25">25</th><td><i>//    disassembler distinguishes four kinds of opcodes, which are enumerated in</i></td></tr>
<tr><th id="26">26</th><td><i>//    OpcodeType (X86DisassemblerDecoderCommon.h): one-byte (0xnn), two-byte</i></td></tr>
<tr><th id="27">27</th><td><i>//    (0x0f 0xnn), three-byte-38 (0x0f 0x38 0xnn), or three-byte-3a</i></td></tr>
<tr><th id="28">28</th><td><i>//    (0x0f 0x3a 0xnn).  Mandatory prefixes are treated as part of the context.</i></td></tr>
<tr><th id="29">29</th><td><i>//</i></td></tr>
<tr><th id="30">30</th><td><i>// 3. Depending on the opcode type, look in one of four ClassDecision structures</i></td></tr>
<tr><th id="31">31</th><td><i>//    (X86DisassemblerDecoderCommon.h).  Use the opcode class to determine which</i></td></tr>
<tr><th id="32">32</th><td><i>//    OpcodeDecision (ibid.) to look the opcode in.  Look up the opcode, to get</i></td></tr>
<tr><th id="33">33</th><td><i>//    a ModRMDecision (ibid.).</i></td></tr>
<tr><th id="34">34</th><td><i>//</i></td></tr>
<tr><th id="35">35</th><td><i>// 4. Some instructions, such as escape opcodes or extended opcodes, or even</i></td></tr>
<tr><th id="36">36</th><td><i>//    instructions that have ModRM*Reg / ModRM*Mem forms in LLVM, need the</i></td></tr>
<tr><th id="37">37</th><td><i>//    ModR/M byte to complete decode.  The ModRMDecision's type is an entry from</i></td></tr>
<tr><th id="38">38</th><td><i>//    ModRMDecisionType (X86DisassemblerDecoderCommon.h) that indicates if the</i></td></tr>
<tr><th id="39">39</th><td><i>//    ModR/M byte is required and how to interpret it.</i></td></tr>
<tr><th id="40">40</th><td><i>//</i></td></tr>
<tr><th id="41">41</th><td><i>// 5. After resolving the ModRMDecision, the disassembler has a unique ID</i></td></tr>
<tr><th id="42">42</th><td><i>//    of type InstrUID (X86DisassemblerDecoderCommon.h).  Looking this ID up in</i></td></tr>
<tr><th id="43">43</th><td><i>//    INSTRUCTIONS_SYM yields the name of the instruction and the encodings and</i></td></tr>
<tr><th id="44">44</th><td><i>//    meanings of its operands.</i></td></tr>
<tr><th id="45">45</th><td><i>//</i></td></tr>
<tr><th id="46">46</th><td><i>// 6. For each operand, its encoding is an entry from OperandEncoding</i></td></tr>
<tr><th id="47">47</th><td><i>//    (X86DisassemblerDecoderCommon.h) and its type is an entry from</i></td></tr>
<tr><th id="48">48</th><td><i>//    OperandType (ibid.).  The encoding indicates how to read it from the</i></td></tr>
<tr><th id="49">49</th><td><i>//    instruction; the type indicates how to interpret the value once it has</i></td></tr>
<tr><th id="50">50</th><td><i>//    been read.  For example, a register operand could be stored in the R/M</i></td></tr>
<tr><th id="51">51</th><td><i>//    field of the ModR/M byte, the REG field of the ModR/M byte, or added to</i></td></tr>
<tr><th id="52">52</th><td><i>//    the main opcode.  This is orthogonal from its meaning (an GPR or an XMM</i></td></tr>
<tr><th id="53">53</th><td><i>//    register, for instance).  Given this information, the operands can be</i></td></tr>
<tr><th id="54">54</th><td><i>//    extracted and interpreted.</i></td></tr>
<tr><th id="55">55</th><td><i>//</i></td></tr>
<tr><th id="56">56</th><td><i>// 7. As the last step, the disassembler translates the instruction information</i></td></tr>
<tr><th id="57">57</th><td><i>//    and operands into a format understandable by the client - in this case, an</i></td></tr>
<tr><th id="58">58</th><td><i>//    MCInst for use by the MC infrastructure.</i></td></tr>
<tr><th id="59">59</th><td><i>//</i></td></tr>
<tr><th id="60">60</th><td><i>// The disassembler is broken broadly into two parts: the table emitter that</i></td></tr>
<tr><th id="61">61</th><td><i>// emits the instruction decode tables discussed above during compilation, and</i></td></tr>
<tr><th id="62">62</th><td><i>// the disassembler itself.  The table emitter is documented in more detail in</i></td></tr>
<tr><th id="63">63</th><td><i>// utils/TableGen/X86DisassemblerEmitter.h.</i></td></tr>
<tr><th id="64">64</th><td><i>//</i></td></tr>
<tr><th id="65">65</th><td><i>// X86Disassembler.cpp contains the code responsible for step 7, and for</i></td></tr>
<tr><th id="66">66</th><td><i>//   invoking the decoder to execute steps 1-6.</i></td></tr>
<tr><th id="67">67</th><td><i>// X86DisassemblerDecoderCommon.h contains the definitions needed by both the</i></td></tr>
<tr><th id="68">68</th><td><i>//   table emitter and the disassembler.</i></td></tr>
<tr><th id="69">69</th><td><i>// X86DisassemblerDecoder.h contains the public interface of the decoder,</i></td></tr>
<tr><th id="70">70</th><td><i>//   factored out into C for possible use by other projects.</i></td></tr>
<tr><th id="71">71</th><td><i>// X86DisassemblerDecoder.c contains the source code of the decoder, which is</i></td></tr>
<tr><th id="72">72</th><td><i>//   responsible for steps 1-6.</i></td></tr>
<tr><th id="73">73</th><td><i>//</i></td></tr>
<tr><th id="74">74</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><u>#include <a href="../MCTargetDesc/X86BaseInfo.h.html">"MCTargetDesc/X86BaseInfo.h"</a></u></td></tr>
<tr><th id="77">77</th><td><u>#include <a href="../MCTargetDesc/X86MCTargetDesc.h.html">"MCTargetDesc/X86MCTargetDesc.h"</a></u></td></tr>
<tr><th id="78">78</th><td><u>#include <a href="../TargetInfo/X86TargetInfo.h.html">"TargetInfo/X86TargetInfo.h"</a></u></td></tr>
<tr><th id="79">79</th><td><u>#include <a href="X86DisassemblerDecoder.h.html">"X86DisassemblerDecoder.h"</a></u></td></tr>
<tr><th id="80">80</th><td><u>#include <a href="../../../../include/llvm/MC/MCContext.h.html">"llvm/MC/MCContext.h"</a></u></td></tr>
<tr><th id="81">81</th><td><u>#include <a href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html">"llvm/MC/MCDisassembler/MCDisassembler.h"</a></u></td></tr>
<tr><th id="82">82</th><td><u>#include <a href="../../../../include/llvm/MC/MCExpr.h.html">"llvm/MC/MCExpr.h"</a></u></td></tr>
<tr><th id="83">83</th><td><u>#include <a href="../../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="84">84</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrInfo.h.html">"llvm/MC/MCInstrInfo.h"</a></u></td></tr>
<tr><th id="85">85</th><td><u>#include <a href="../../../../include/llvm/MC/MCSubtargetInfo.h.html">"llvm/MC/MCSubtargetInfo.h"</a></u></td></tr>
<tr><th id="86">86</th><td><u>#include <a href="../../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="87">87</th><td><u>#include <a href="../../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="88">88</th><td><u>#include <a href="../../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="91">91</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm::X86Disassembler</span>;</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "x86-disassembler"</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><em>void</em> <span class="namespace">llvm::X86Disassembler::</span><dfn class="decl def" id="_ZN4llvm15X86Disassembler5DebugEPKcjS2_" title='llvm::X86Disassembler::Debug' data-ref="_ZN4llvm15X86Disassembler5DebugEPKcjS2_">Debug</dfn>(<em>const</em> <em>char</em> *<dfn class="local col9 decl" id="19file" title='file' data-type='const char *' data-ref="19file">file</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="20line" title='line' data-type='unsigned int' data-ref="20line">line</dfn>,</td></tr>
<tr><th id="96">96</th><td>                                  <em>const</em> <em>char</em> *<dfn class="local col1 decl" id="21s" title='s' data-type='const char *' data-ref="21s">s</dfn>) {</td></tr>
<tr><th id="97">97</th><td>  <a class="ref" href="../../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col9 ref" href="#19file" title='file' data-ref="19file">file</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":"</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#20line" title='line' data-ref="20line">line</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col1 ref" href="#21s" title='s' data-ref="21s">s</a>;</td></tr>
<tr><th id="98">98</th><td>}</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <span class="namespace">llvm::X86Disassembler::</span><dfn class="decl def" id="_ZN4llvm15X86Disassembler12GetInstrNameEjPKv" title='llvm::X86Disassembler::GetInstrName' data-ref="_ZN4llvm15X86Disassembler12GetInstrNameEjPKv">GetInstrName</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="22Opcode" title='Opcode' data-type='unsigned int' data-ref="22Opcode">Opcode</dfn>,</td></tr>
<tr><th id="101">101</th><td>                                                <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="23mii" title='mii' data-type='const void *' data-ref="23mii">mii</dfn>) {</td></tr>
<tr><th id="102">102</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> *<dfn class="local col4 decl" id="24MII" title='MII' data-type='const llvm::MCInstrInfo *' data-ref="24MII">MII</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> *&gt;(<a class="local col3 ref" href="#23mii" title='mii' data-ref="23mii">mii</a>);</td></tr>
<tr><th id="103">103</th><td>  <b>return</b> <a class="local col4 ref" href="#24MII" title='MII' data-ref="24MII">MII</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo7getNameEj" title='llvm::MCInstrInfo::getName' data-ref="_ZNK4llvm11MCInstrInfo7getNameEj">getName</a>(<a class="local col2 ref" href="#22Opcode" title='Opcode' data-ref="22Opcode">Opcode</a>);</td></tr>
<tr><th id="104">104</th><td>}</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/debug" data-ref="_M/debug">debug</dfn>(s) LLVM_DEBUG(<a class="ref" href="#_ZN4llvm15X86Disassembler5DebugEPKcjS2_" title='llvm::X86Disassembler::Debug' data-ref="_ZN4llvm15X86Disassembler5DebugEPKcjS2_">Debug</a>(__FILE__, __LINE__, s));</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><i>// Fill-ins to make the compiler happy.  These constants are never actually</i></td></tr>
<tr><th id="111">111</th><td><i>//   assigned; they are just filler to make an automatically-generated switch</i></td></tr>
<tr><th id="112">112</th><td><i>//   statement work.</i></td></tr>
<tr><th id="113">113</th><td><b>namespace</b> <span class="namespace">X86</span> {</td></tr>
<tr><th id="114">114</th><td>  <b>enum</b> {</td></tr>
<tr><th id="115">115</th><td>    <dfn class="enum" id="llvm::X86::BX_SI" title='llvm::X86::BX_SI' data-ref="llvm::X86::BX_SI">BX_SI</dfn> = <var>500</var>,</td></tr>
<tr><th id="116">116</th><td>    <dfn class="enum" id="llvm::X86::BX_DI" title='llvm::X86::BX_DI' data-ref="llvm::X86::BX_DI">BX_DI</dfn> = <var>501</var>,</td></tr>
<tr><th id="117">117</th><td>    <dfn class="enum" id="llvm::X86::BP_SI" title='llvm::X86::BP_SI' data-ref="llvm::X86::BP_SI">BP_SI</dfn> = <var>502</var>,</td></tr>
<tr><th id="118">118</th><td>    <dfn class="enum" id="llvm::X86::BP_DI" title='llvm::X86::BP_DI' data-ref="llvm::X86::BP_DI">BP_DI</dfn> = <var>503</var>,</td></tr>
<tr><th id="119">119</th><td>    <dfn class="enum" id="llvm::X86::sib" title='llvm::X86::sib' data-ref="llvm::X86::sib">sib</dfn>   = <var>504</var>,</td></tr>
<tr><th id="120">120</th><td>    <dfn class="enum" id="llvm::X86::sib64" title='llvm::X86::sib64' data-ref="llvm::X86::sib64">sib64</dfn> = <var>505</var></td></tr>
<tr><th id="121">121</th><td>  };</td></tr>
<tr><th id="122">122</th><td>}</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>}</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><em>static</em> <em>bool</em> <a class="tu decl" href="#_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE" title='translateInstruction' data-type='bool translateInstruction(llvm::MCInst &amp; target, llvm::X86Disassembler::InternalInstruction &amp; source, const llvm::MCDisassembler * Dis)' data-ref="_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">translateInstruction</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="25target" title='target' data-type='llvm::MCInst &amp;' data-ref="25target">target</dfn>,</td></tr>
<tr><th id="127">127</th><td>                                <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a> &amp;<dfn class="local col6 decl" id="26source" title='source' data-type='llvm::X86Disassembler::InternalInstruction &amp;' data-ref="26source">source</dfn>,</td></tr>
<tr><th id="128">128</th><td>                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a> *<dfn class="local col7 decl" id="27Dis" title='Dis' data-type='const llvm::MCDisassembler *' data-ref="27Dis">Dis</dfn>);</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><b>namespace</b> {</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><i class="doc" data-doc="(anonymousnamespace)::X86GenericDisassembler">/// Generic disassembler for all X86 platforms. All each platform class should</i></td></tr>
<tr><th id="133">133</th><td><i class="doc" data-doc="(anonymousnamespace)::X86GenericDisassembler">/// have to do is subclass the constructor, and provide a different</i></td></tr>
<tr><th id="134">134</th><td><i class="doc" data-doc="(anonymousnamespace)::X86GenericDisassembler">/// disassemblerMode value.</i></td></tr>
<tr><th id="135">135</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::X86GenericDisassembler" title='(anonymous namespace)::X86GenericDisassembler' data-ref="(anonymousnamespace)::X86GenericDisassembler">X86GenericDisassembler</dfn> : <b>public</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a> {</td></tr>
<tr><th id="136">136</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::X86GenericDisassembler::MII" title='(anonymous namespace)::X86GenericDisassembler::MII' data-type='std::unique_ptr&lt;const MCInstrInfo&gt;' data-ref="(anonymousnamespace)::X86GenericDisassembler::MII">MII</dfn>;</td></tr>
<tr><th id="137">137</th><td><b>public</b>:</td></tr>
<tr><th id="138">138</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_122X86GenericDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextESt10unique_ptrIKNS1_11MCInstrInfoESt14default_deleteIS9_EE" title='(anonymous namespace)::X86GenericDisassembler::X86GenericDisassembler' data-type='void (anonymous namespace)::X86GenericDisassembler::X86GenericDisassembler(const llvm::MCSubtargetInfo &amp; STI, llvm::MCContext &amp; Ctx, std::unique_ptr&lt;const MCInstrInfo&gt; MII)' data-ref="_ZN12_GLOBAL__N_122X86GenericDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextESt10unique_ptrIKNS1_11MCInstrInfoESt14default_deleteIS9_EE">X86GenericDisassembler</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="28STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="28STI">STI</dfn>, <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col9 decl" id="29Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="29Ctx">Ctx</dfn>,</td></tr>
<tr><th id="139">139</th><td>                         <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a>&gt; <dfn class="local col0 decl" id="30MII" title='MII' data-type='std::unique_ptr&lt;const MCInstrInfo&gt;' data-ref="30MII">MII</dfn>);</td></tr>
<tr><th id="140">140</th><td><b>public</b>:</td></tr>
<tr><th id="141">141</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus">DecodeStatus</a> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_122X86GenericDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamES8_" title='(anonymous namespace)::X86GenericDisassembler::getInstruction' data-type='llvm::MCDisassembler::DecodeStatus (anonymous namespace)::X86GenericDisassembler::getInstruction(llvm::MCInst &amp; instr, uint64_t &amp; size, ArrayRef&lt;uint8_t&gt; Bytes, uint64_t Address, llvm::raw_ostream &amp; vStream, llvm::raw_ostream &amp; cStream) const' data-ref="_ZNK12_GLOBAL__N_122X86GenericDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamES8_">getInstruction</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="31instr" title='instr' data-type='llvm::MCInst &amp;' data-ref="31instr">instr</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> &amp;<dfn class="local col2 decl" id="32size" title='size' data-type='uint64_t &amp;' data-ref="32size">size</dfn>,</td></tr>
<tr><th id="142">142</th><td>                              <a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt; <dfn class="local col3 decl" id="33Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="33Bytes">Bytes</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="34Address" title='Address' data-type='uint64_t' data-ref="34Address">Address</dfn>,</td></tr>
<tr><th id="143">143</th><td>                              <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="35vStream" title='vStream' data-type='llvm::raw_ostream &amp;' data-ref="35vStream">vStream</dfn>,</td></tr>
<tr><th id="144">144</th><td>                              <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="36cStream" title='cStream' data-type='llvm::raw_ostream &amp;' data-ref="36cStream">cStream</dfn>) <em>const</em> override;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><b>private</b>:</td></tr>
<tr><th id="147">147</th><td>  <a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode" title='llvm::X86Disassembler::DisassemblerMode' data-ref="llvm::X86Disassembler::DisassemblerMode">DisassemblerMode</a>              <dfn class="tu decl" id="(anonymousnamespace)::X86GenericDisassembler::fMode" title='(anonymous namespace)::X86GenericDisassembler::fMode' data-type='llvm::X86Disassembler::DisassemblerMode' data-ref="(anonymousnamespace)::X86GenericDisassembler::fMode">fMode</dfn>;</td></tr>
<tr><th id="148">148</th><td>};</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>}</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><a class="tu type" href="#(anonymousnamespace)::X86GenericDisassembler" title='(anonymous namespace)::X86GenericDisassembler' data-ref="(anonymousnamespace)::X86GenericDisassembler">X86GenericDisassembler</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_122X86GenericDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextESt10unique_ptrIKNS1_11MCInstrInfoESt14default_deleteIS9_EE" title='(anonymous namespace)::X86GenericDisassembler::X86GenericDisassembler' data-type='void (anonymous namespace)::X86GenericDisassembler::X86GenericDisassembler(const llvm::MCSubtargetInfo &amp; STI, llvm::MCContext &amp; Ctx, std::unique_ptr&lt;const MCInstrInfo&gt; MII)' data-ref="_ZN12_GLOBAL__N_122X86GenericDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextESt10unique_ptrIKNS1_11MCInstrInfoESt14default_deleteIS9_EE">X86GenericDisassembler</dfn>(</td></tr>
<tr><th id="153">153</th><td>                                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="37STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="37STI">STI</dfn>,</td></tr>
<tr><th id="154">154</th><td>                                         <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col8 decl" id="38Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="38Ctx">Ctx</dfn>,</td></tr>
<tr><th id="155">155</th><td>                                         <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a>&gt; <dfn class="local col9 decl" id="39MII" title='MII' data-type='std::unique_ptr&lt;const MCInstrInfo&gt;' data-ref="39MII">MII</dfn>)</td></tr>
<tr><th id="156">156</th><td>  : <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a><a class="ref" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#_ZN4llvm14MCDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextE" title='llvm::MCDisassembler::MCDisassembler' data-ref="_ZN4llvm14MCDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextE">(</a><a class="local col7 ref" href="#37STI" title='STI' data-ref="37STI">STI</a>, <a class="local col8 ref" href="#38Ctx" title='Ctx' data-ref="38Ctx">Ctx</a>), <a class="tu member" href="#(anonymousnamespace)::X86GenericDisassembler::MII" title='(anonymous namespace)::X86GenericDisassembler::MII' data-use='w' data-ref="(anonymousnamespace)::X86GenericDisassembler::MII">MII</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E">(</a><span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col9 ref" href="#39MII" title='MII' data-ref="39MII">MII</a></span>)) {</td></tr>
<tr><th id="157">157</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col0 decl" id="40FB" title='FB' data-type='const llvm::FeatureBitset &amp;' data-ref="40FB">FB</dfn> = <a class="local col7 ref" href="#37STI" title='STI' data-ref="37STI">STI</a>.<a class="ref" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>();</td></tr>
<tr><th id="158">158</th><td>  <b>if</b> (FB[X86::<span class='error' title="no member named &apos;Mode16Bit&apos; in namespace &apos;llvm::X86&apos;">Mode16Bit</span>]) {</td></tr>
<tr><th id="159">159</th><td>    <a class="tu member" href="#(anonymousnamespace)::X86GenericDisassembler::fMode" title='(anonymous namespace)::X86GenericDisassembler::fMode' data-use='w' data-ref="(anonymousnamespace)::X86GenericDisassembler::fMode">fMode</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_16BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_16BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_16BIT">MODE_16BIT</a>;</td></tr>
<tr><th id="160">160</th><td>    <b>return</b>;</td></tr>
<tr><th id="161">161</th><td>  } <b>else</b> <b>if</b> (FB[X86::<span class='error' title="no member named &apos;Mode32Bit&apos; in namespace &apos;llvm::X86&apos;">Mode32Bit</span>]) {</td></tr>
<tr><th id="162">162</th><td>    <a class="tu member" href="#(anonymousnamespace)::X86GenericDisassembler::fMode" title='(anonymous namespace)::X86GenericDisassembler::fMode' data-use='w' data-ref="(anonymousnamespace)::X86GenericDisassembler::fMode">fMode</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_32BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_32BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_32BIT">MODE_32BIT</a>;</td></tr>
<tr><th id="163">163</th><td>    <b>return</b>;</td></tr>
<tr><th id="164">164</th><td>  } <b>else</b> <b>if</b> (FB[X86::<span class='error' title="no member named &apos;Mode64Bit&apos; in namespace &apos;llvm::X86&apos;">Mode64Bit</span>]) {</td></tr>
<tr><th id="165">165</th><td>    <a class="tu member" href="#(anonymousnamespace)::X86GenericDisassembler::fMode" title='(anonymous namespace)::X86GenericDisassembler::fMode' data-use='w' data-ref="(anonymousnamespace)::X86GenericDisassembler::fMode">fMode</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_64BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_64BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_64BIT">MODE_64BIT</a>;</td></tr>
<tr><th id="166">166</th><td>    <b>return</b>;</td></tr>
<tr><th id="167">167</th><td>  }</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid CPU mode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp&quot;, 169)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid CPU mode"</q>);</td></tr>
<tr><th id="170">170</th><td>}</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><b>namespace</b> {</td></tr>
<tr><th id="173">173</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::Region" title='(anonymous namespace)::Region' data-ref="(anonymousnamespace)::Region">Region</dfn> {</td></tr>
<tr><th id="174">174</th><td>  <a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::Region::Bytes" title='(anonymous namespace)::Region::Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="(anonymousnamespace)::Region::Bytes">Bytes</dfn>;</td></tr>
<tr><th id="175">175</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl" id="(anonymousnamespace)::Region::Base" title='(anonymous namespace)::Region::Base' data-type='uint64_t' data-ref="(anonymousnamespace)::Region::Base">Base</dfn>;</td></tr>
<tr><th id="176">176</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_16RegionC1EN4llvm8ArrayRefIhEEm" title='(anonymous namespace)::Region::Region' data-type='void (anonymous namespace)::Region::Region(ArrayRef&lt;uint8_t&gt; Bytes, uint64_t Base)' data-ref="_ZN12_GLOBAL__N_16RegionC1EN4llvm8ArrayRefIhEEm">Region</dfn>(<a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt; <dfn class="local col1 decl" id="41Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="41Bytes">Bytes</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="42Base" title='Base' data-type='uint64_t' data-ref="42Base">Base</dfn>) : <a class="tu member" href="#(anonymousnamespace)::Region::Bytes" title='(anonymous namespace)::Region::Bytes' data-use='w' data-ref="(anonymousnamespace)::Region::Bytes">Bytes</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIhEC1ERKS1_">(</a><a class="local col1 ref" href="#41Bytes" title='Bytes' data-ref="41Bytes">Bytes</a>), <a class="tu member" href="#(anonymousnamespace)::Region::Base" title='(anonymous namespace)::Region::Base' data-use='w' data-ref="(anonymousnamespace)::Region::Base">Base</a>(<a class="local col2 ref" href="#42Base" title='Base' data-ref="42Base">Base</a>) {}</td></tr>
<tr><th id="177">177</th><td>};</td></tr>
<tr><th id="178">178</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><i class="doc" data-doc="_ZL12regionReaderPKvPhm">/// A callback function that wraps the readByte method from Region.</i></td></tr>
<tr><th id="181">181</th><td><i class="doc" data-doc="_ZL12regionReaderPKvPhm">///</i></td></tr>
<tr><th id="182">182</th><td><i class="doc" data-doc="_ZL12regionReaderPKvPhm">/// <span class="command">@param</span> <span class="arg">Arg</span>      - The generic callback parameter.  In this case, this should</i></td></tr>
<tr><th id="183">183</th><td><i class="doc" data-doc="_ZL12regionReaderPKvPhm">///                   be a pointer to a Region.</i></td></tr>
<tr><th id="184">184</th><td><i class="doc" data-doc="_ZL12regionReaderPKvPhm">/// <span class="command">@param</span> <span class="arg">Byte</span>     - A pointer to the byte to be read.</i></td></tr>
<tr><th id="185">185</th><td><i class="doc" data-doc="_ZL12regionReaderPKvPhm">/// <span class="command">@param</span> <span class="arg">Address</span>  - The address to be read.</i></td></tr>
<tr><th id="186">186</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL12regionReaderPKvPhm" title='regionReader' data-type='int regionReader(const void * Arg, uint8_t * Byte, uint64_t Address)' data-ref="_ZL12regionReaderPKvPhm">regionReader</dfn>(<em>const</em> <em>void</em> *<dfn class="local col3 decl" id="43Arg" title='Arg' data-type='const void *' data-ref="43Arg">Arg</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> *<dfn class="local col4 decl" id="44Byte" title='Byte' data-type='uint8_t *' data-ref="44Byte">Byte</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="45Address" title='Address' data-type='uint64_t' data-ref="45Address">Address</dfn>) {</td></tr>
<tr><th id="187">187</th><td>  <em>auto</em> *<dfn class="local col6 decl" id="46R" title='R' data-type='const (anonymous namespace)::Region *' data-ref="46R">R</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="tu type" href="#(anonymousnamespace)::Region" title='(anonymous namespace)::Region' data-ref="(anonymousnamespace)::Region">Region</a> *&gt;(<a class="local col3 ref" href="#43Arg" title='Arg' data-ref="43Arg">Arg</a>);</td></tr>
<tr><th id="188">188</th><td>  <a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt; <dfn class="local col7 decl" id="47Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="47Bytes">Bytes</dfn> = <a class="ref fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIhEC1ERKS1_"></a><a class="local col6 ref" href="#46R" title='R' data-ref="46R">R</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::Region::Bytes" title='(anonymous namespace)::Region::Bytes' data-use='r' data-ref="(anonymousnamespace)::Region::Bytes">Bytes</a>;</td></tr>
<tr><th id="189">189</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="48Index" title='Index' data-type='unsigned int' data-ref="48Index">Index</dfn> = <a class="local col5 ref" href="#45Address" title='Address' data-ref="45Address">Address</a> - <a class="local col6 ref" href="#46R" title='R' data-ref="46R">R</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::Region::Base" title='(anonymous namespace)::Region::Base' data-use='r' data-ref="(anonymousnamespace)::Region::Base">Base</a>;</td></tr>
<tr><th id="190">190</th><td>  <b>if</b> (<a class="local col7 ref" href="#47Bytes" title='Bytes' data-ref="47Bytes">Bytes</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt;= <a class="local col8 ref" href="#48Index" title='Index' data-ref="48Index">Index</a>)</td></tr>
<tr><th id="191">191</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="192">192</th><td>  *<a class="local col4 ref" href="#44Byte" title='Byte' data-ref="44Byte">Byte</a> = <a class="local col7 ref" href="#47Bytes" title='Bytes' data-ref="47Bytes">Bytes</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#48Index" title='Index' data-ref="48Index">Index</a>]</a>;</td></tr>
<tr><th id="193">193</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="194">194</th><td>}</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><i class="doc" data-doc="_ZL6loggerPvPKc">/// logger - a callback function that wraps the operator&lt;&lt; method from</i></td></tr>
<tr><th id="197">197</th><td><i class="doc" data-doc="_ZL6loggerPvPKc">///   raw_ostream.</i></td></tr>
<tr><th id="198">198</th><td><i class="doc" data-doc="_ZL6loggerPvPKc">///</i></td></tr>
<tr><th id="199">199</th><td><i class="doc" data-doc="_ZL6loggerPvPKc">/// <span class="command">@param</span> <span class="arg">arg</span>      - The generic callback parameter.  This should be a pointe</i></td></tr>
<tr><th id="200">200</th><td><i class="doc" data-doc="_ZL6loggerPvPKc">///                   to a raw_ostream.</i></td></tr>
<tr><th id="201">201</th><td><i class="doc" data-doc="_ZL6loggerPvPKc">/// <span class="command">@param</span> <span class="arg">log</span>      - A string to be logged.  logger() adds a newline.</i></td></tr>
<tr><th id="202">202</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL6loggerPvPKc" title='logger' data-type='void logger(void * arg, const char * log)' data-ref="_ZL6loggerPvPKc">logger</dfn>(<em>void</em>* <dfn class="local col9 decl" id="49arg" title='arg' data-type='void *' data-ref="49arg">arg</dfn>, <em>const</em> <em>char</em>* <dfn class="local col0 decl" id="50log" title='log' data-type='const char *' data-ref="50log">log</dfn>) {</td></tr>
<tr><th id="203">203</th><td>  <b>if</b> (!<a class="local col9 ref" href="#49arg" title='arg' data-ref="49arg">arg</a>)</td></tr>
<tr><th id="204">204</th><td>    <b>return</b>;</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="51vStream" title='vStream' data-type='llvm::raw_ostream &amp;' data-ref="51vStream">vStream</dfn> = *(<b>static_cast</b>&lt;<a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a>*&gt;(<a class="local col9 ref" href="#49arg" title='arg' data-ref="49arg">arg</a>));</td></tr>
<tr><th id="207">207</th><td>  <a class="local col1 ref" href="#51vStream" title='vStream' data-ref="51vStream">vStream</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col0 ref" href="#50log" title='log' data-ref="50log">log</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="208">208</th><td>}</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><i  data-doc="_ZNK12_GLOBAL__N_122X86GenericDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamES8_">//</i></td></tr>
<tr><th id="211">211</th><td><i  data-doc="_ZNK12_GLOBAL__N_122X86GenericDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamES8_">// Public interface for the disassembler</i></td></tr>
<tr><th id="212">212</th><td><i  data-doc="_ZNK12_GLOBAL__N_122X86GenericDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamES8_">//</i></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus">DecodeStatus</a> <a class="tu type" href="#(anonymousnamespace)::X86GenericDisassembler" title='(anonymous namespace)::X86GenericDisassembler' data-ref="(anonymousnamespace)::X86GenericDisassembler">X86GenericDisassembler</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_122X86GenericDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamES8_" title='(anonymous namespace)::X86GenericDisassembler::getInstruction' data-type='MCDisassembler::DecodeStatus (anonymous namespace)::X86GenericDisassembler::getInstruction(llvm::MCInst &amp; Instr, uint64_t &amp; Size, ArrayRef&lt;uint8_t&gt; Bytes, uint64_t Address, llvm::raw_ostream &amp; VStream, llvm::raw_ostream &amp; CStream) const' data-ref="_ZNK12_GLOBAL__N_122X86GenericDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamES8_">getInstruction</dfn>(</td></tr>
<tr><th id="215">215</th><td>    <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="52Instr" title='Instr' data-type='llvm::MCInst &amp;' data-ref="52Instr">Instr</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> &amp;<dfn class="local col3 decl" id="53Size" title='Size' data-type='uint64_t &amp;' data-ref="53Size">Size</dfn>, <a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt; <dfn class="local col4 decl" id="54Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="54Bytes">Bytes</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="55Address" title='Address' data-type='uint64_t' data-ref="55Address">Address</dfn>,</td></tr>
<tr><th id="216">216</th><td>    <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="56VStream" title='VStream' data-type='llvm::raw_ostream &amp;' data-ref="56VStream">VStream</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="57CStream" title='CStream' data-type='llvm::raw_ostream &amp;' data-ref="57CStream">CStream</dfn>) <em>const</em> {</td></tr>
<tr><th id="217">217</th><td>  <a class="member" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::CommentStream" title='llvm::MCDisassembler::CommentStream' data-ref="llvm::MCDisassembler::CommentStream">CommentStream</a> = &amp;<a class="local col7 ref" href="#57CStream" title='CStream' data-ref="57CStream">CStream</a>;</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>  <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a> <a class="ref fake" href="X86DisassemblerDecoder.h.html#531" title='llvm::X86Disassembler::InternalInstruction::InternalInstruction' data-ref="_ZN4llvm15X86Disassembler19InternalInstructionC1Ev"></a><dfn class="local col8 decl" id="58InternalInstr" title='InternalInstr' data-type='llvm::X86Disassembler::InternalInstruction' data-ref="58InternalInstr">InternalInstr</dfn>;</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>  <a class="typedef" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::dlog_t" title='llvm::X86Disassembler::dlog_t' data-type='void (*)(void *, const char *)' data-ref="llvm::X86Disassembler::dlog_t">dlog_t</a> <dfn class="local col9 decl" id="59LoggerFn" title='LoggerFn' data-type='dlog_t' data-ref="59LoggerFn">LoggerFn</dfn> = <a class="tu ref" href="#_ZL6loggerPvPKc" title='logger' data-use='r' data-ref="_ZL6loggerPvPKc">logger</a>;</td></tr>
<tr><th id="222">222</th><td>  <b>if</b> (&amp;<a class="local col6 ref" href="#56VStream" title='VStream' data-ref="56VStream">VStream</a> == &amp;<a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm5nullsEv" title='llvm::nulls' data-ref="_ZN4llvm5nullsEv">nulls</a>())</td></tr>
<tr><th id="223">223</th><td>    <a class="local col9 ref" href="#59LoggerFn" title='LoggerFn' data-ref="59LoggerFn">LoggerFn</a> = <b>nullptr</b>; <i>// Disable logging completely if it's going to nulls().</i></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <a class="tu type" href="#(anonymousnamespace)::Region" title='(anonymous namespace)::Region' data-ref="(anonymousnamespace)::Region">Region</a> <dfn class="local col0 decl" id="60R" title='R' data-type='(anonymous namespace)::Region' data-ref="60R">R</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_16RegionC1EN4llvm8ArrayRefIhEEm" title='(anonymous namespace)::Region::Region' data-use='c' data-ref="_ZN12_GLOBAL__N_16RegionC1EN4llvm8ArrayRefIhEEm">(</a><a class="ref fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIhEC1ERKS1_"></a><a class="local col4 ref" href="#54Bytes" title='Bytes' data-ref="54Bytes">Bytes</a>, <a class="local col5 ref" href="#55Address" title='Address' data-ref="55Address">Address</a>);</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>  <em>int</em> <dfn class="local col1 decl" id="61Ret" title='Ret' data-type='int' data-ref="61Ret">Ret</dfn> = <a class="ref" href="X86DisassemblerDecoder.h.html#_ZN4llvm15X86Disassembler17decodeInstructionEPNS0_19InternalInstructionEPFiPKvPhmES4_PFvPvPKcES8_S4_mNS0_16DisassemblerModeE" title='llvm::X86Disassembler::decodeInstruction' data-ref="_ZN4llvm15X86Disassembler17decodeInstructionEPNS0_19InternalInstructionEPFiPKvPhmES4_PFvPvPKcES8_S4_mNS0_16DisassemblerModeE">decodeInstruction</a>(&amp;<a class="local col8 ref" href="#58InternalInstr" title='InternalInstr' data-ref="58InternalInstr">InternalInstr</a>, <a class="tu ref" href="#_ZL12regionReaderPKvPhm" title='regionReader' data-use='r' data-ref="_ZL12regionReaderPKvPhm">regionReader</a>, (<em>const</em> <em>void</em> *)&amp;<a class="local col0 ref" href="#60R" title='R' data-ref="60R">R</a>,</td></tr>
<tr><th id="228">228</th><td>                              <a class="local col9 ref" href="#59LoggerFn" title='LoggerFn' data-ref="59LoggerFn">LoggerFn</a>, (<em>void</em> *)&amp;<a class="local col6 ref" href="#56VStream" title='VStream' data-ref="56VStream">VStream</a>,</td></tr>
<tr><th id="229">229</th><td>                              (<em>const</em> <em>void</em> *)<a class="tu member" href="#(anonymousnamespace)::X86GenericDisassembler::MII" title='(anonymous namespace)::X86GenericDisassembler::MII' data-use='m' data-ref="(anonymousnamespace)::X86GenericDisassembler::MII">MII</a>.<a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptr3getEv" title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv">get</a>(), <a class="local col5 ref" href="#55Address" title='Address' data-ref="55Address">Address</a>, <a class="tu member" href="#(anonymousnamespace)::X86GenericDisassembler::fMode" title='(anonymous namespace)::X86GenericDisassembler::fMode' data-use='r' data-ref="(anonymousnamespace)::X86GenericDisassembler::fMode">fMode</a>);</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <b>if</b> (<a class="local col1 ref" href="#61Ret" title='Ret' data-ref="61Ret">Ret</a>) {</td></tr>
<tr><th id="232">232</th><td>    <a class="local col3 ref" href="#53Size" title='Size' data-ref="53Size">Size</a> = <a class="local col8 ref" href="#58InternalInstr" title='InternalInstr' data-ref="58InternalInstr">InternalInstr</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor">readerCursor</a> - <a class="local col5 ref" href="#55Address" title='Address' data-ref="55Address">Address</a>;</td></tr>
<tr><th id="233">233</th><td>    <b>return</b> <a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="234">234</th><td>  } <b>else</b> {</td></tr>
<tr><th id="235">235</th><td>    <a class="local col3 ref" href="#53Size" title='Size' data-ref="53Size">Size</a> = <a class="local col8 ref" href="#58InternalInstr" title='InternalInstr' data-ref="58InternalInstr">InternalInstr</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::length" title='llvm::X86Disassembler::InternalInstruction::length' data-ref="llvm::X86Disassembler::InternalInstruction::length">length</a>;</td></tr>
<tr><th id="236">236</th><td>    <em>bool</em> <dfn class="local col2 decl" id="62Ret" title='Ret' data-type='bool' data-ref="62Ret">Ret</dfn> = <a class="tu ref" href="#_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE" title='translateInstruction' data-use='c' data-ref="_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">translateInstruction</a>(<span class='refarg'><a class="local col2 ref" href="#52Instr" title='Instr' data-ref="52Instr">Instr</a></span>, <span class='refarg'><a class="local col8 ref" href="#58InternalInstr" title='InternalInstr' data-ref="58InternalInstr">InternalInstr</a></span>, <b>this</b>);</td></tr>
<tr><th id="237">237</th><td>    <b>if</b> (!<a class="local col2 ref" href="#62Ret" title='Ret' data-ref="62Ret">Ret</a>) {</td></tr>
<tr><th id="238">238</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="63Flags" title='Flags' data-type='unsigned int' data-ref="63Flags">Flags</dfn> = <span class="namespace">X86::</span><a class="enum" href="../MCTargetDesc/X86BaseInfo.h.html#llvm::X86::IPREFIXES::IP_NO_PREFIX" title='llvm::X86::IPREFIXES::IP_NO_PREFIX' data-ref="llvm::X86::IPREFIXES::IP_NO_PREFIX">IP_NO_PREFIX</a>;</td></tr>
<tr><th id="239">239</th><td>      <b>if</b> (<a class="local col8 ref" href="#58InternalInstr" title='InternalInstr' data-ref="58InternalInstr">InternalInstr</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize">hasAdSize</a>)</td></tr>
<tr><th id="240">240</th><td>        <a class="local col3 ref" href="#63Flags" title='Flags' data-ref="63Flags">Flags</a> |= <span class="namespace">X86::</span><a class="enum" href="../MCTargetDesc/X86BaseInfo.h.html#llvm::X86::IPREFIXES::IP_HAS_AD_SIZE" title='llvm::X86::IPREFIXES::IP_HAS_AD_SIZE' data-ref="llvm::X86::IPREFIXES::IP_HAS_AD_SIZE">IP_HAS_AD_SIZE</a>;</td></tr>
<tr><th id="241">241</th><td>      <b>if</b> (!<a class="local col8 ref" href="#58InternalInstr" title='InternalInstr' data-ref="58InternalInstr">InternalInstr</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" title='llvm::X86Disassembler::InternalInstruction::mandatoryPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::mandatoryPrefix">mandatoryPrefix</a>) {</td></tr>
<tr><th id="242">242</th><td>        <b>if</b> (<a class="local col8 ref" href="#58InternalInstr" title='InternalInstr' data-ref="58InternalInstr">InternalInstr</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize">hasOpSize</a>)</td></tr>
<tr><th id="243">243</th><td>          <a class="local col3 ref" href="#63Flags" title='Flags' data-ref="63Flags">Flags</a> |= <span class="namespace">X86::</span><a class="enum" href="../MCTargetDesc/X86BaseInfo.h.html#llvm::X86::IPREFIXES::IP_HAS_OP_SIZE" title='llvm::X86::IPREFIXES::IP_HAS_OP_SIZE' data-ref="llvm::X86::IPREFIXES::IP_HAS_OP_SIZE">IP_HAS_OP_SIZE</a>;</td></tr>
<tr><th id="244">244</th><td>        <b>if</b> (<a class="local col8 ref" href="#58InternalInstr" title='InternalInstr' data-ref="58InternalInstr">InternalInstr</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::repeatPrefix" title='llvm::X86Disassembler::InternalInstruction::repeatPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::repeatPrefix">repeatPrefix</a> == <var>0xf2</var>)</td></tr>
<tr><th id="245">245</th><td>          <a class="local col3 ref" href="#63Flags" title='Flags' data-ref="63Flags">Flags</a> |= <span class="namespace">X86::</span><a class="enum" href="../MCTargetDesc/X86BaseInfo.h.html#llvm::X86::IPREFIXES::IP_HAS_REPEAT_NE" title='llvm::X86::IPREFIXES::IP_HAS_REPEAT_NE' data-ref="llvm::X86::IPREFIXES::IP_HAS_REPEAT_NE">IP_HAS_REPEAT_NE</a>;</td></tr>
<tr><th id="246">246</th><td>        <b>else</b> <b>if</b> (<a class="local col8 ref" href="#58InternalInstr" title='InternalInstr' data-ref="58InternalInstr">InternalInstr</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::repeatPrefix" title='llvm::X86Disassembler::InternalInstruction::repeatPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::repeatPrefix">repeatPrefix</a> == <var>0xf3</var> &amp;&amp;</td></tr>
<tr><th id="247">247</th><td>                 <i>// It should not be 'pause' f3 90</i></td></tr>
<tr><th id="248">248</th><td>                 <a class="local col8 ref" href="#58InternalInstr" title='InternalInstr' data-ref="58InternalInstr">InternalInstr</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode">opcode</a> != <var>0x90</var>)</td></tr>
<tr><th id="249">249</th><td>          <a class="local col3 ref" href="#63Flags" title='Flags' data-ref="63Flags">Flags</a> |= <span class="namespace">X86::</span><a class="enum" href="../MCTargetDesc/X86BaseInfo.h.html#llvm::X86::IPREFIXES::IP_HAS_REPEAT" title='llvm::X86::IPREFIXES::IP_HAS_REPEAT' data-ref="llvm::X86::IPREFIXES::IP_HAS_REPEAT">IP_HAS_REPEAT</a>;</td></tr>
<tr><th id="250">250</th><td>        <b>if</b> (<a class="local col8 ref" href="#58InternalInstr" title='InternalInstr' data-ref="58InternalInstr">InternalInstr</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasLockPrefix" title='llvm::X86Disassembler::InternalInstruction::hasLockPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::hasLockPrefix">hasLockPrefix</a>)</td></tr>
<tr><th id="251">251</th><td>          <a class="local col3 ref" href="#63Flags" title='Flags' data-ref="63Flags">Flags</a> |= <span class="namespace">X86::</span><a class="enum" href="../MCTargetDesc/X86BaseInfo.h.html#llvm::X86::IPREFIXES::IP_HAS_LOCK" title='llvm::X86::IPREFIXES::IP_HAS_LOCK' data-ref="llvm::X86::IPREFIXES::IP_HAS_LOCK">IP_HAS_LOCK</a>;</td></tr>
<tr><th id="252">252</th><td>      }</td></tr>
<tr><th id="253">253</th><td>      <a class="local col2 ref" href="#52Instr" title='Instr' data-ref="52Instr">Instr</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst8setFlagsEj" title='llvm::MCInst::setFlags' data-ref="_ZN4llvm6MCInst8setFlagsEj">setFlags</a>(<a class="local col3 ref" href="#63Flags" title='Flags' data-ref="63Flags">Flags</a>);</td></tr>
<tr><th id="254">254</th><td>    }</td></tr>
<tr><th id="255">255</th><td>    <b>return</b> (!<a class="local col2 ref" href="#62Ret" title='Ret' data-ref="62Ret">Ret</a>) ? <a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a> : <a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="256">256</th><td>  }</td></tr>
<tr><th id="257">257</th><td>}</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><i  data-doc="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE">//</i></td></tr>
<tr><th id="260">260</th><td><i  data-doc="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE">// Private code that translates from struct InternalInstructions to MCInsts.</i></td></tr>
<tr><th id="261">261</th><td><i  data-doc="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE">//</i></td></tr>
<tr><th id="262">262</th><td><i  data-doc="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE"></i></td></tr>
<tr><th id="263">263</th><td><i  data-doc="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE">/// translateRegister - Translates an internal register to the appropriate LLVM</i></td></tr>
<tr><th id="264">264</th><td><i  data-doc="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE">///   register, and appends it as an operand to an MCInst.</i></td></tr>
<tr><th id="265">265</th><td><i  data-doc="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE">///</i></td></tr>
<tr><th id="266">266</th><td><i  data-doc="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE">/// @param mcInst     - The MCInst to append to.</i></td></tr>
<tr><th id="267">267</th><td><i  data-doc="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE">/// @param reg        - The Reg to append.</i></td></tr>
<tr><th id="268">268</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE" title='translateRegister' data-type='void translateRegister(llvm::MCInst &amp; mcInst, llvm::X86Disassembler::Reg reg)' data-ref="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE">translateRegister</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="64mcInst" title='mcInst' data-type='llvm::MCInst &amp;' data-ref="64mcInst">mcInst</dfn>, <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg">Reg</a> <dfn class="local col5 decl" id="65reg" title='reg' data-type='llvm::X86Disassembler::Reg' data-ref="65reg">reg</dfn>) {</td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/ENTRY" data-ref="_M/ENTRY">ENTRY</dfn>(x) <span class='error' title="no member named &apos;EAX&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;llvm::N86::EAX&apos;?"><span class='error' title="no member named &apos;ECX&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;llvm::N86::ECX&apos;?"><span class='error' title="no member named &apos;EDX&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;llvm::N86::EDX&apos;?"><span class='error' title="no member named &apos;EBX&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;llvm::N86::EBX&apos;?"><span class='error' title="no member named &apos;ESP&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;llvm::N86::ESP&apos;?"><span class='error' title="no member named &apos;EBP&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;llvm::N86::EBP&apos;?"><span class='error' title="no member named &apos;ESI&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;llvm::N86::ESI&apos;?"><span class='error' title="no member named &apos;EDI&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;llvm::N86::EDI&apos;?">X86</span></span></span></span></span></span></span></span>::x,</u></td></tr>
<tr><th id="270">270</th><td>  <em>static</em> <b>constexpr</b> <a class="typedef" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col6 decl" id="66llvmRegnums" title='llvmRegnums' data-type='MCPhysReg const[]' data-ref="66llvmRegnums">llvmRegnums</dfn>[] = {<a class="macro" href="X86DisassemblerDecoder.h.html#392" title="X86::AL, X86::CL, X86::DL, X86::BL, X86::AH, X86::CH, X86::DH, X86::BH, X86::R8B, X86::R9B, X86::R10B, X86::R11B, X86::R12B, X86::R13B, X86::R14B, X86::R15B, X86::SPL, X86::BPL, X86::SIL, X86::DIL, X86::AX, X86::CX, X86::DX, X86::BX, X86::SP, X86::BP, X86::SI, X86::DI, X86::R8W, X86::R9W, X86::R10W, X86::R11W, X86::R12W, X86::R13W, X86::R14W, X86::R15W, X86::EAX, X86::ECX, X86::EDX, X86::EBX, X86::ESP, X86::EBP, X86::ESI, X86::EDI, X86::R8D, X86::R9D, X86::R10D, X86::R11D, X86::R12D, X86::R13D, X86::R14D, X86::R15D, X86::RAX, X86::RCX, X86::RDX, X86::RBX, X86::RSP, X86::RBP, X86::RSI, X86::RDI, X86::R8, X86::R9, X86::R10, X86::R11, X86::R12, X86::R13, X86::R14, X86::R15, X86::MM0, X86::MM1, X86::MM2, X86::MM3, X86::MM4, X86::MM5, X86::MM6, X86::MM7, X86::XMM0, X86::XMM1, X86::XMM2, X86::XMM3, X86::XMM4, X86::XMM5, X86::XMM6, X86::XMM7, X86::XMM8, X86::XMM9, X86::XMM10, X86::XMM11, X86::XMM12, X86::XMM13, X86::XMM14, X86::XMM15, X86::XMM16, X86::XMM17, X86::XMM18, X86::XMM19, X86::XMM20, X86::XMM21, X86::XMM22, X86::XMM23, X86::XMM24, X86::XMM25, X86::XMM26, X86::XMM27, X86::XMM28, X86::XMM29, X86::XMM30, X86::XMM31, X86::YMM0, X86::YMM1, X86::YMM2, X86::YMM3, X86::YMM4, X86::YMM5, X86::YMM6, X86::YMM7, X86::YMM8, X86::YMM9, X86::YMM10, X86::YMM11, X86::YMM12, X86::YMM13, X86::YMM14, X86::YMM15, X86::YMM16, X86::YMM17, X86::YMM18, X86::YMM19, X86::YMM20, X86::YMM21, X86::YMM22, X86::YMM23, X86::YMM24, X86::YMM25, X86::YMM26, X86::YMM27, X86::YMM28, X86::YMM29, X86::YMM30, X86::YMM31, X86::ZMM0, X86::ZMM1, X86::ZMM2, X86::ZMM3, X86::ZMM4, X86::ZMM5, X86::ZMM6, X86::ZMM7, X86::ZMM8, X86::ZMM9, X86::ZMM10, X86::ZMM11, X86::ZMM12, X86::ZMM13, X86::ZMM14, X86::ZMM15, X86::ZMM16, X86::ZMM17, X86::ZMM18, X86::ZMM19, X86::ZMM20, X86::ZMM21, X86::ZMM22, X86::ZMM23, X86::ZMM24, X86::ZMM25, X86::ZMM26, X86::ZMM27, X86::ZMM28, X86::ZMM29, X86::ZMM30, X86::ZMM31, X86::K0, X86::K1, X86::K2, X86::K3, X86::K4, X86::K5, X86::K6, X86::K7, X86::K0_K1, X86::K2_K3, X86::K4_K5, X86::K6_K7, X86::ES, X86::CS, X86::SS, X86::DS, X86::FS, X86::GS, X86::DR0, X86::DR1, X86::DR2, X86::DR3, X86::DR4, X86::DR5, X86::DR6, X86::DR7, X86::DR8, X86::DR9, X86::DR10, X86::DR11, X86::DR12, X86::DR13, X86::DR14, X86::DR15, X86::CR0, X86::CR1, X86::CR2, X86::CR3, X86::CR4, X86::CR5, X86::CR6, X86::CR7, X86::CR8, X86::CR9, X86::CR10, X86::CR11, X86::CR12, X86::CR13, X86::CR14, X86::CR15, X86::BND0, X86::BND1, X86::BND2, X86::BND3, X86::RIP," data-ref="_M/ALL_REGS">ALL_REGS</a>};</td></tr>
<tr><th id="271">271</th><td><u>#undef <a class="macro" href="#269" data-ref="_M/ENTRY">ENTRY</a></u></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <a class="typedef" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col7 decl" id="67llvmRegnum" title='llvmRegnum' data-type='MCPhysReg' data-ref="67llvmRegnum">llvmRegnum</dfn> = <a class="local col6 ref" href="#66llvmRegnums" title='llvmRegnums' data-ref="66llvmRegnums">llvmRegnums</a>[<a class="local col5 ref" href="#65reg" title='reg' data-ref="65reg">reg</a>];</td></tr>
<tr><th id="274">274</th><td>  <a class="local col4 ref" href="#64mcInst" title='mcInst' data-ref="64mcInst">mcInst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col7 ref" href="#67llvmRegnum" title='llvmRegnum' data-ref="67llvmRegnum">llvmRegnum</a>));</td></tr>
<tr><th id="275">275</th><td>}</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// tryAddingSymbolicOperand - trys to add a symbolic operand in place of the</i></td></tr>
<tr><th id="278">278</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// immediate Value in the MCInst.</i></td></tr>
<tr><th id="279">279</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">///</i></td></tr>
<tr><th id="280">280</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">Value</span>      - The immediate Value, has had any PC adjustment made by</i></td></tr>
<tr><th id="281">281</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">///                     the caller.</i></td></tr>
<tr><th id="282">282</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">isBranch</span>   - If the instruction is a branch instruction</i></td></tr>
<tr><th id="283">283</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">Address</span>    - The starting address of the instruction</i></td></tr>
<tr><th id="284">284</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">Offset</span>     - The byte offset to this immediate in the instruction</i></td></tr>
<tr><th id="285">285</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">Width</span>      - The byte width of this immediate in the instruction</i></td></tr>
<tr><th id="286">286</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">///</i></td></tr>
<tr><th id="287">287</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// If the getOpInfo() function was set when setupForSymbolicDisassembly() was</i></td></tr>
<tr><th id="288">288</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// called then that function is called to get any symbolic information for the</i></td></tr>
<tr><th id="289">289</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// immediate in the instruction using the Address, Offset and Width.  If that</i></td></tr>
<tr><th id="290">290</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// returns non-zero then the symbolic information it returns is used to create</i></td></tr>
<tr><th id="291">291</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// an MCExpr and that is added as an operand to the MCInst.  If getOpInfo()</i></td></tr>
<tr><th id="292">292</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// returns zero and isBranch is true then a symbol look up for immediate Value</i></td></tr>
<tr><th id="293">293</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// is done and if a symbol is found an MCExpr is created with that, else</i></td></tr>
<tr><th id="294">294</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// an MCExpr with the immediate Value is created.  This function returns true</i></td></tr>
<tr><th id="295">295</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// if it adds an operand to the MCInst and false otherwise.</i></td></tr>
<tr><th id="296">296</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE" title='tryAddingSymbolicOperand' data-type='bool tryAddingSymbolicOperand(int64_t Value, bool isBranch, uint64_t Address, uint64_t Offset, uint64_t Width, llvm::MCInst &amp; MI, const llvm::MCDisassembler * Dis)' data-ref="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">tryAddingSymbolicOperand</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="68Value" title='Value' data-type='int64_t' data-ref="68Value">Value</dfn>, <em>bool</em> <dfn class="local col9 decl" id="69isBranch" title='isBranch' data-type='bool' data-ref="69isBranch">isBranch</dfn>,</td></tr>
<tr><th id="297">297</th><td>                                     <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="70Address" title='Address' data-type='uint64_t' data-ref="70Address">Address</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="71Offset" title='Offset' data-type='uint64_t' data-ref="71Offset">Offset</dfn>,</td></tr>
<tr><th id="298">298</th><td>                                     <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="72Width" title='Width' data-type='uint64_t' data-ref="72Width">Width</dfn>, <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="73MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="73MI">MI</dfn>,</td></tr>
<tr><th id="299">299</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a> *<dfn class="local col4 decl" id="74Dis" title='Dis' data-type='const llvm::MCDisassembler *' data-ref="74Dis">Dis</dfn>) {</td></tr>
<tr><th id="300">300</th><td>  <b>return</b> <a class="local col4 ref" href="#74Dis" title='Dis' data-ref="74Dis">Dis</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm" title='llvm::MCDisassembler::tryAddingSymbolicOperand' data-ref="_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm">tryAddingSymbolicOperand</a>(<span class='refarg'><a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a></span>, <a class="local col8 ref" href="#68Value" title='Value' data-ref="68Value">Value</a>, <a class="local col0 ref" href="#70Address" title='Address' data-ref="70Address">Address</a>, <a class="local col9 ref" href="#69isBranch" title='isBranch' data-ref="69isBranch">isBranch</a>,</td></tr>
<tr><th id="301">301</th><td>                                       <a class="local col1 ref" href="#71Offset" title='Offset' data-ref="71Offset">Offset</a>, <a class="local col2 ref" href="#72Width" title='Width' data-ref="72Width">Width</a>);</td></tr>
<tr><th id="302">302</th><td>}</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><i class="doc" data-doc="_ZL31tryAddingPcLoadReferenceCommentmmPKv">/// tryAddingPcLoadReferenceComment - trys to add a comment as to what is being</i></td></tr>
<tr><th id="305">305</th><td><i class="doc" data-doc="_ZL31tryAddingPcLoadReferenceCommentmmPKv">/// referenced by a load instruction with the base register that is the rip.</i></td></tr>
<tr><th id="306">306</th><td><i class="doc" data-doc="_ZL31tryAddingPcLoadReferenceCommentmmPKv">/// These can often be addresses in a literal pool.  The Address of the</i></td></tr>
<tr><th id="307">307</th><td><i class="doc" data-doc="_ZL31tryAddingPcLoadReferenceCommentmmPKv">/// instruction and its immediate Value are used to determine the address</i></td></tr>
<tr><th id="308">308</th><td><i class="doc" data-doc="_ZL31tryAddingPcLoadReferenceCommentmmPKv">/// being referenced in the literal pool entry.  The SymbolLookUp call back will</i></td></tr>
<tr><th id="309">309</th><td><i class="doc" data-doc="_ZL31tryAddingPcLoadReferenceCommentmmPKv">/// return a pointer to a literal 'C' string if the referenced address is an</i></td></tr>
<tr><th id="310">310</th><td><i class="doc" data-doc="_ZL31tryAddingPcLoadReferenceCommentmmPKv">/// address into a section with 'C' string literals.</i></td></tr>
<tr><th id="311">311</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL31tryAddingPcLoadReferenceCommentmmPKv" title='tryAddingPcLoadReferenceComment' data-type='void tryAddingPcLoadReferenceComment(uint64_t Address, uint64_t Value, const void * Decoder)' data-ref="_ZL31tryAddingPcLoadReferenceCommentmmPKv">tryAddingPcLoadReferenceComment</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="75Address" title='Address' data-type='uint64_t' data-ref="75Address">Address</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="76Value" title='Value' data-type='uint64_t' data-ref="76Value">Value</dfn>,</td></tr>
<tr><th id="312">312</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="77Decoder" title='Decoder' data-type='const void *' data-ref="77Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="313">313</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a> *<dfn class="local col8 decl" id="78Dis" title='Dis' data-type='const llvm::MCDisassembler *' data-ref="78Dis">Dis</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>*&gt;(<a class="local col7 ref" href="#77Decoder" title='Decoder' data-ref="77Decoder">Decoder</a>);</td></tr>
<tr><th id="314">314</th><td>  <a class="local col8 ref" href="#78Dis" title='Dis' data-ref="78Dis">Dis</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#_ZNK4llvm14MCDisassembler31tryAddingPcLoadReferenceCommentElm" title='llvm::MCDisassembler::tryAddingPcLoadReferenceComment' data-ref="_ZNK4llvm14MCDisassembler31tryAddingPcLoadReferenceCommentElm">tryAddingPcLoadReferenceComment</a>(<a class="local col6 ref" href="#76Value" title='Value' data-ref="76Value">Value</a>, <a class="local col5 ref" href="#75Address" title='Address' data-ref="75Address">Address</a>);</td></tr>
<tr><th id="315">315</th><td>}</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl def" id="segmentRegnums" title='segmentRegnums' data-type='const uint8_t [7]' data-ref="segmentRegnums">segmentRegnums</dfn>[<a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SegmentOverride::SEG_OVERRIDE_max" title='llvm::X86Disassembler::SegmentOverride::SEG_OVERRIDE_max' data-ref="llvm::X86Disassembler::SegmentOverride::SEG_OVERRIDE_max">SEG_OVERRIDE_max</a>] = {</td></tr>
<tr><th id="318">318</th><td>  <var>0</var>,        <i>// SEG_OVERRIDE_NONE</i></td></tr>
<tr><th id="319">319</th><td>  X86::<span class='error' title="no member named &apos;CS&apos; in namespace &apos;llvm::X86&apos;">CS</span>,</td></tr>
<tr><th id="320">320</th><td>  X86::<span class='error' title="no member named &apos;SS&apos; in namespace &apos;llvm::X86&apos;">SS</span>,</td></tr>
<tr><th id="321">321</th><td>  X86::<span class='error' title="no member named &apos;DS&apos; in namespace &apos;llvm::X86&apos;">DS</span>,</td></tr>
<tr><th id="322">322</th><td>  X86::<span class='error' title="no member named &apos;ES&apos; in namespace &apos;llvm::X86&apos;">ES</span>,</td></tr>
<tr><th id="323">323</th><td>  X86::<span class='error' title="no member named &apos;FS&apos; in namespace &apos;llvm::X86&apos;">FS</span>,</td></tr>
<tr><th id="324">324</th><td>  X86::<span class='error' title="no member named &apos;GS&apos; in namespace &apos;llvm::X86&apos;">GS</span></td></tr>
<tr><th id="325">325</th><td>};</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td><i class="doc" data-doc="_ZL17translateSrcIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">/// translateSrcIndex   - Appends a source index operand to an MCInst.</i></td></tr>
<tr><th id="328">328</th><td><i class="doc" data-doc="_ZL17translateSrcIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">///</i></td></tr>
<tr><th id="329">329</th><td><i class="doc" data-doc="_ZL17translateSrcIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">/// <span class="command">@param</span> <span class="arg">mcInst</span>       - The MCInst to append to.</i></td></tr>
<tr><th id="330">330</th><td><i class="doc" data-doc="_ZL17translateSrcIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">/// <span class="command">@param</span> <span class="arg">insn</span>         - The internal instruction.</i></td></tr>
<tr><th id="331">331</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17translateSrcIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE" title='translateSrcIndex' data-type='bool translateSrcIndex(llvm::MCInst &amp; mcInst, llvm::X86Disassembler::InternalInstruction &amp; insn)' data-ref="_ZL17translateSrcIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">translateSrcIndex</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="79mcInst" title='mcInst' data-type='llvm::MCInst &amp;' data-ref="79mcInst">mcInst</dfn>, <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a> &amp;<dfn class="local col0 decl" id="80insn" title='insn' data-type='llvm::X86Disassembler::InternalInstruction &amp;' data-ref="80insn">insn</dfn>) {</td></tr>
<tr><th id="332">332</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="81baseRegNo" title='baseRegNo' data-type='unsigned int' data-ref="81baseRegNo">baseRegNo</dfn>;</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>  <b>if</b> (<a class="local col0 ref" href="#80insn" title='insn' data-ref="80insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_64BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_64BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_64BIT">MODE_64BIT</a>)</td></tr>
<tr><th id="335">335</th><td>    baseRegNo = insn.hasAdSize ? X86::<span class='error' title="no member named &apos;ESI&apos; in namespace &apos;llvm::X86&apos;">ESI</span> : X86::<span class='error' title="no member named &apos;RSI&apos; in namespace &apos;llvm::X86&apos;">RSI</span>;</td></tr>
<tr><th id="336">336</th><td>  <b>else</b> <b>if</b> (<a class="local col0 ref" href="#80insn" title='insn' data-ref="80insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_32BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_32BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_32BIT">MODE_32BIT</a>)</td></tr>
<tr><th id="337">337</th><td>    baseRegNo = insn.hasAdSize ? X86::<span class='error' title="no member named &apos;SI&apos; in namespace &apos;llvm::X86&apos;">SI</span> : X86::<span class='error' title="no member named &apos;ESI&apos; in namespace &apos;llvm::X86&apos;">ESI</span>;</td></tr>
<tr><th id="338">338</th><td>  <b>else</b> {</td></tr>
<tr><th id="339">339</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (insn.mode == MODE_16BIT) ? void (0) : __assert_fail (&quot;insn.mode == MODE_16BIT&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp&quot;, 339, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#80insn" title='insn' data-ref="80insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_16BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_16BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_16BIT">MODE_16BIT</a>);</td></tr>
<tr><th id="340">340</th><td>    baseRegNo = insn.hasAdSize ? X86::<span class='error' title="no member named &apos;ESI&apos; in namespace &apos;llvm::X86&apos;">ESI</span> : X86::<span class='error' title="no member named &apos;SI&apos; in namespace &apos;llvm::X86&apos;">SI</span>;</td></tr>
<tr><th id="341">341</th><td>  }</td></tr>
<tr><th id="342">342</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col2 decl" id="82baseReg" title='baseReg' data-type='llvm::MCOperand' data-ref="82baseReg">baseReg</dfn> = <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col1 ref" href="#81baseRegNo" title='baseRegNo' data-ref="81baseRegNo">baseRegNo</a>);</td></tr>
<tr><th id="343">343</th><td>  <a class="local col9 ref" href="#79mcInst" title='mcInst' data-ref="79mcInst">mcInst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col2 ref" href="#82baseReg" title='baseReg' data-ref="82baseReg">baseReg</a>);</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev"></a><dfn class="local col3 decl" id="83segmentReg" title='segmentReg' data-type='llvm::MCOperand' data-ref="83segmentReg">segmentReg</dfn>;</td></tr>
<tr><th id="346">346</th><td>  <a class="local col3 ref" href="#83segmentReg" title='segmentReg' data-ref="83segmentReg">segmentReg</a> <a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="tu ref" href="#segmentRegnums" title='segmentRegnums' data-use='r' data-ref="segmentRegnums">segmentRegnums</a>[<a class="local col0 ref" href="#80insn" title='insn' data-ref="80insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::segmentOverride" title='llvm::X86Disassembler::InternalInstruction::segmentOverride' data-ref="llvm::X86Disassembler::InternalInstruction::segmentOverride">segmentOverride</a>]);</td></tr>
<tr><th id="347">347</th><td>  <a class="local col9 ref" href="#79mcInst" title='mcInst' data-ref="79mcInst">mcInst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col3 ref" href="#83segmentReg" title='segmentReg' data-ref="83segmentReg">segmentReg</a>);</td></tr>
<tr><th id="348">348</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="349">349</th><td>}</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td><i class="doc" data-doc="_ZL17translateDstIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">/// translateDstIndex   - Appends a destination index operand to an MCInst.</i></td></tr>
<tr><th id="352">352</th><td><i class="doc" data-doc="_ZL17translateDstIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">///</i></td></tr>
<tr><th id="353">353</th><td><i class="doc" data-doc="_ZL17translateDstIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">/// <span class="command">@param</span> <span class="arg">mcInst</span>       - The MCInst to append to.</i></td></tr>
<tr><th id="354">354</th><td><i class="doc" data-doc="_ZL17translateDstIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">/// <span class="command">@param</span> <span class="arg">insn</span>         - The internal instruction.</i></td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17translateDstIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE" title='translateDstIndex' data-type='bool translateDstIndex(llvm::MCInst &amp; mcInst, llvm::X86Disassembler::InternalInstruction &amp; insn)' data-ref="_ZL17translateDstIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">translateDstIndex</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="84mcInst" title='mcInst' data-type='llvm::MCInst &amp;' data-ref="84mcInst">mcInst</dfn>, <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a> &amp;<dfn class="local col5 decl" id="85insn" title='insn' data-type='llvm::X86Disassembler::InternalInstruction &amp;' data-ref="85insn">insn</dfn>) {</td></tr>
<tr><th id="357">357</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="86baseRegNo" title='baseRegNo' data-type='unsigned int' data-ref="86baseRegNo">baseRegNo</dfn>;</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>  <b>if</b> (<a class="local col5 ref" href="#85insn" title='insn' data-ref="85insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_64BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_64BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_64BIT">MODE_64BIT</a>)</td></tr>
<tr><th id="360">360</th><td>    baseRegNo = insn.hasAdSize ? X86::<span class='error' title="no member named &apos;EDI&apos; in namespace &apos;llvm::X86&apos;">EDI</span> : X86::<span class='error' title="no member named &apos;RDI&apos; in namespace &apos;llvm::X86&apos;">RDI</span>;</td></tr>
<tr><th id="361">361</th><td>  <b>else</b> <b>if</b> (<a class="local col5 ref" href="#85insn" title='insn' data-ref="85insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_32BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_32BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_32BIT">MODE_32BIT</a>)</td></tr>
<tr><th id="362">362</th><td>    baseRegNo = insn.hasAdSize ? X86::<span class='error' title="no member named &apos;DI&apos; in namespace &apos;llvm::X86&apos;">DI</span> : X86::<span class='error' title="no member named &apos;EDI&apos; in namespace &apos;llvm::X86&apos;">EDI</span>;</td></tr>
<tr><th id="363">363</th><td>  <b>else</b> {</td></tr>
<tr><th id="364">364</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (insn.mode == MODE_16BIT) ? void (0) : __assert_fail (&quot;insn.mode == MODE_16BIT&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp&quot;, 364, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#85insn" title='insn' data-ref="85insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_16BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_16BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_16BIT">MODE_16BIT</a>);</td></tr>
<tr><th id="365">365</th><td>    baseRegNo = insn.hasAdSize ? X86::<span class='error' title="no member named &apos;EDI&apos; in namespace &apos;llvm::X86&apos;">EDI</span> : X86::<span class='error' title="no member named &apos;DI&apos; in namespace &apos;llvm::X86&apos;">DI</span>;</td></tr>
<tr><th id="366">366</th><td>  }</td></tr>
<tr><th id="367">367</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col7 decl" id="87baseReg" title='baseReg' data-type='llvm::MCOperand' data-ref="87baseReg">baseReg</dfn> = <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col6 ref" href="#86baseRegNo" title='baseRegNo' data-ref="86baseRegNo">baseRegNo</a>);</td></tr>
<tr><th id="368">368</th><td>  <a class="local col4 ref" href="#84mcInst" title='mcInst' data-ref="84mcInst">mcInst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col7 ref" href="#87baseReg" title='baseReg' data-ref="87baseReg">baseReg</a>);</td></tr>
<tr><th id="369">369</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="370">370</th><td>}</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><i class="doc" data-doc="_ZL18translateImmediateRN4llvm6MCInstEmRKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// translateImmediate  - Appends an immediate operand to an MCInst.</i></td></tr>
<tr><th id="373">373</th><td><i class="doc" data-doc="_ZL18translateImmediateRN4llvm6MCInstEmRKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">///</i></td></tr>
<tr><th id="374">374</th><td><i class="doc" data-doc="_ZL18translateImmediateRN4llvm6MCInstEmRKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">mcInst</span>       - The MCInst to append to.</i></td></tr>
<tr><th id="375">375</th><td><i class="doc" data-doc="_ZL18translateImmediateRN4llvm6MCInstEmRKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">immediate</span>    - The immediate value to append.</i></td></tr>
<tr><th id="376">376</th><td><i class="doc" data-doc="_ZL18translateImmediateRN4llvm6MCInstEmRKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">operand</span>      - The operand, as stored in the descriptor table.</i></td></tr>
<tr><th id="377">377</th><td><i class="doc" data-doc="_ZL18translateImmediateRN4llvm6MCInstEmRKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">insn</span>         - The internal instruction.</i></td></tr>
<tr><th id="378">378</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL18translateImmediateRN4llvm6MCInstEmRKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE" title='translateImmediate' data-type='void translateImmediate(llvm::MCInst &amp; mcInst, uint64_t immediate, const llvm::X86Disassembler::OperandSpecifier &amp; operand, llvm::X86Disassembler::InternalInstruction &amp; insn, const llvm::MCDisassembler * Dis)' data-ref="_ZL18translateImmediateRN4llvm6MCInstEmRKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">translateImmediate</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="88mcInst" title='mcInst' data-type='llvm::MCInst &amp;' data-ref="88mcInst">mcInst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="89immediate" title='immediate' data-type='uint64_t' data-ref="89immediate">immediate</dfn>,</td></tr>
<tr><th id="379">379</th><td>                               <em>const</em> <a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier" title='llvm::X86Disassembler::OperandSpecifier' data-ref="llvm::X86Disassembler::OperandSpecifier">OperandSpecifier</a> &amp;<dfn class="local col0 decl" id="90operand" title='operand' data-type='const llvm::X86Disassembler::OperandSpecifier &amp;' data-ref="90operand">operand</dfn>,</td></tr>
<tr><th id="380">380</th><td>                               <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a> &amp;<dfn class="local col1 decl" id="91insn" title='insn' data-type='llvm::X86Disassembler::InternalInstruction &amp;' data-ref="91insn">insn</dfn>,</td></tr>
<tr><th id="381">381</th><td>                               <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a> *<dfn class="local col2 decl" id="92Dis" title='Dis' data-type='const llvm::MCDisassembler *' data-ref="92Dis">Dis</dfn>) {</td></tr>
<tr><th id="382">382</th><td>  <i>// Sign-extend the immediate if necessary.</i></td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>  <a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandType" title='llvm::X86Disassembler::OperandType' data-ref="llvm::X86Disassembler::OperandType">OperandType</a> <dfn class="local col3 decl" id="93type" title='type' data-type='llvm::X86Disassembler::OperandType' data-ref="93type">type</dfn> = (<a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandType" title='llvm::X86Disassembler::OperandType' data-ref="llvm::X86Disassembler::OperandType">OperandType</a>)<a class="local col0 ref" href="#90operand" title='operand' data-ref="90operand">operand</a>.<a class="ref" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::type" title='llvm::X86Disassembler::OperandSpecifier::type' data-ref="llvm::X86Disassembler::OperandSpecifier::type">type</a>;</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>  <em>bool</em> <dfn class="local col4 decl" id="94isBranch" title='isBranch' data-type='bool' data-ref="94isBranch">isBranch</dfn> = <b>false</b>;</td></tr>
<tr><th id="387">387</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="95pcrel" title='pcrel' data-type='uint64_t' data-ref="95pcrel">pcrel</dfn> = <var>0</var>;</td></tr>
<tr><th id="388">388</th><td>  <b>if</b> (<a class="local col3 ref" href="#93type" title='type' data-ref="93type">type</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_REL' data-ref="llvm::X86Disassembler::OperandType::TYPE_REL">TYPE_REL</a>) {</td></tr>
<tr><th id="389">389</th><td>    <a class="local col4 ref" href="#94isBranch" title='isBranch' data-ref="94isBranch">isBranch</a> = <b>true</b>;</td></tr>
<tr><th id="390">390</th><td>    <a class="local col5 ref" href="#95pcrel" title='pcrel' data-ref="95pcrel">pcrel</a> = <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::startLocation" title='llvm::X86Disassembler::InternalInstruction::startLocation' data-ref="llvm::X86Disassembler::InternalInstruction::startLocation">startLocation</a> +</td></tr>
<tr><th id="391">391</th><td>            <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediateOffset" title='llvm::X86Disassembler::InternalInstruction::immediateOffset' data-ref="llvm::X86Disassembler::InternalInstruction::immediateOffset">immediateOffset</a> + <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediateSize" title='llvm::X86Disassembler::InternalInstruction::immediateSize' data-ref="llvm::X86Disassembler::InternalInstruction::immediateSize">immediateSize</a>;</td></tr>
<tr><th id="392">392</th><td>    <b>switch</b> (<a class="local col0 ref" href="#90operand" title='operand' data-ref="90operand">operand</a>.<a class="ref" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::encoding" title='llvm::X86Disassembler::OperandSpecifier::encoding' data-ref="llvm::X86Disassembler::OperandSpecifier::encoding">encoding</a>) {</td></tr>
<tr><th id="393">393</th><td>    <b>default</b>:</td></tr>
<tr><th id="394">394</th><td>      <b>break</b>;</td></tr>
<tr><th id="395">395</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_Iv' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_Iv">ENCODING_Iv</a>:</td></tr>
<tr><th id="396">396</th><td>      <b>switch</b> (<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementSize" title='llvm::X86Disassembler::InternalInstruction::displacementSize' data-ref="llvm::X86Disassembler::InternalInstruction::displacementSize">displacementSize</a>) {</td></tr>
<tr><th id="397">397</th><td>      <b>default</b>:</td></tr>
<tr><th id="398">398</th><td>        <b>break</b>;</td></tr>
<tr><th id="399">399</th><td>      <b>case</b> <var>1</var>:</td></tr>
<tr><th id="400">400</th><td>        <b>if</b>(<a class="local col9 ref" href="#89immediate" title='immediate' data-ref="89immediate">immediate</a> &amp; <var>0x80</var>)</td></tr>
<tr><th id="401">401</th><td>          <a class="local col9 ref" href="#89immediate" title='immediate' data-ref="89immediate">immediate</a> |= ~(<var>0xffull</var>);</td></tr>
<tr><th id="402">402</th><td>        <b>break</b>;</td></tr>
<tr><th id="403">403</th><td>      <b>case</b> <var>2</var>:</td></tr>
<tr><th id="404">404</th><td>        <b>if</b>(<a class="local col9 ref" href="#89immediate" title='immediate' data-ref="89immediate">immediate</a> &amp; <var>0x8000</var>)</td></tr>
<tr><th id="405">405</th><td>          <a class="local col9 ref" href="#89immediate" title='immediate' data-ref="89immediate">immediate</a> |= ~(<var>0xffffull</var>);</td></tr>
<tr><th id="406">406</th><td>        <b>break</b>;</td></tr>
<tr><th id="407">407</th><td>      <b>case</b> <var>4</var>:</td></tr>
<tr><th id="408">408</th><td>        <b>if</b>(<a class="local col9 ref" href="#89immediate" title='immediate' data-ref="89immediate">immediate</a> &amp; <var>0x80000000</var>)</td></tr>
<tr><th id="409">409</th><td>          <a class="local col9 ref" href="#89immediate" title='immediate' data-ref="89immediate">immediate</a> |= ~(<var>0xffffffffull</var>);</td></tr>
<tr><th id="410">410</th><td>        <b>break</b>;</td></tr>
<tr><th id="411">411</th><td>      <b>case</b> <var>8</var>:</td></tr>
<tr><th id="412">412</th><td>        <b>break</b>;</td></tr>
<tr><th id="413">413</th><td>      }</td></tr>
<tr><th id="414">414</th><td>      <b>break</b>;</td></tr>
<tr><th id="415">415</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>:</td></tr>
<tr><th id="416">416</th><td>      <b>if</b>(<a class="local col9 ref" href="#89immediate" title='immediate' data-ref="89immediate">immediate</a> &amp; <var>0x80</var>)</td></tr>
<tr><th id="417">417</th><td>        <a class="local col9 ref" href="#89immediate" title='immediate' data-ref="89immediate">immediate</a> |= ~(<var>0xffull</var>);</td></tr>
<tr><th id="418">418</th><td>      <b>break</b>;</td></tr>
<tr><th id="419">419</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IW' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IW">ENCODING_IW</a>:</td></tr>
<tr><th id="420">420</th><td>      <b>if</b>(<a class="local col9 ref" href="#89immediate" title='immediate' data-ref="89immediate">immediate</a> &amp; <var>0x8000</var>)</td></tr>
<tr><th id="421">421</th><td>        <a class="local col9 ref" href="#89immediate" title='immediate' data-ref="89immediate">immediate</a> |= ~(<var>0xffffull</var>);</td></tr>
<tr><th id="422">422</th><td>      <b>break</b>;</td></tr>
<tr><th id="423">423</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_ID' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_ID">ENCODING_ID</a>:</td></tr>
<tr><th id="424">424</th><td>      <b>if</b>(<a class="local col9 ref" href="#89immediate" title='immediate' data-ref="89immediate">immediate</a> &amp; <var>0x80000000</var>)</td></tr>
<tr><th id="425">425</th><td>        <a class="local col9 ref" href="#89immediate" title='immediate' data-ref="89immediate">immediate</a> |= ~(<var>0xffffffffull</var>);</td></tr>
<tr><th id="426">426</th><td>      <b>break</b>;</td></tr>
<tr><th id="427">427</th><td>    }</td></tr>
<tr><th id="428">428</th><td>  }</td></tr>
<tr><th id="429">429</th><td>  <i>// By default sign-extend all X86 immediates based on their encoding.</i></td></tr>
<tr><th id="430">430</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#93type" title='type' data-ref="93type">type</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_IMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_IMM">TYPE_IMM</a>) {</td></tr>
<tr><th id="431">431</th><td>    <b>switch</b> (<a class="local col0 ref" href="#90operand" title='operand' data-ref="90operand">operand</a>.<a class="ref" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::encoding" title='llvm::X86Disassembler::OperandSpecifier::encoding' data-ref="llvm::X86Disassembler::OperandSpecifier::encoding">encoding</a>) {</td></tr>
<tr><th id="432">432</th><td>    <b>default</b>:</td></tr>
<tr><th id="433">433</th><td>      <b>break</b>;</td></tr>
<tr><th id="434">434</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>:</td></tr>
<tr><th id="435">435</th><td>      <b>if</b>(<a class="local col9 ref" href="#89immediate" title='immediate' data-ref="89immediate">immediate</a> &amp; <var>0x80</var>)</td></tr>
<tr><th id="436">436</th><td>        <a class="local col9 ref" href="#89immediate" title='immediate' data-ref="89immediate">immediate</a> |= ~(<var>0xffull</var>);</td></tr>
<tr><th id="437">437</th><td>      <b>break</b>;</td></tr>
<tr><th id="438">438</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IW' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IW">ENCODING_IW</a>:</td></tr>
<tr><th id="439">439</th><td>      <b>if</b>(<a class="local col9 ref" href="#89immediate" title='immediate' data-ref="89immediate">immediate</a> &amp; <var>0x8000</var>)</td></tr>
<tr><th id="440">440</th><td>        <a class="local col9 ref" href="#89immediate" title='immediate' data-ref="89immediate">immediate</a> |= ~(<var>0xffffull</var>);</td></tr>
<tr><th id="441">441</th><td>      <b>break</b>;</td></tr>
<tr><th id="442">442</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_ID' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_ID">ENCODING_ID</a>:</td></tr>
<tr><th id="443">443</th><td>      <b>if</b>(<a class="local col9 ref" href="#89immediate" title='immediate' data-ref="89immediate">immediate</a> &amp; <var>0x80000000</var>)</td></tr>
<tr><th id="444">444</th><td>        <a class="local col9 ref" href="#89immediate" title='immediate' data-ref="89immediate">immediate</a> |= ~(<var>0xffffffffull</var>);</td></tr>
<tr><th id="445">445</th><td>      <b>break</b>;</td></tr>
<tr><th id="446">446</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IO' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IO">ENCODING_IO</a>:</td></tr>
<tr><th id="447">447</th><td>      <b>break</b>;</td></tr>
<tr><th id="448">448</th><td>    }</td></tr>
<tr><th id="449">449</th><td>  }</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>  <b>switch</b> (<a class="local col3 ref" href="#93type" title='type' data-ref="93type">type</a>) {</td></tr>
<tr><th id="452">452</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_XMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_XMM">TYPE_XMM</a>:</td></tr>
<tr><th id="453">453</th><td>    mcInst.addOperand(MCOperand::createReg(X86::<span class='error' title="no member named &apos;XMM0&apos; in namespace &apos;llvm::X86&apos;">XMM0</span> + (immediate &gt;&gt; <var>4</var>)));</td></tr>
<tr><th id="454">454</th><td>    <b>return</b>;</td></tr>
<tr><th id="455">455</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_YMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_YMM">TYPE_YMM</a>:</td></tr>
<tr><th id="456">456</th><td>    mcInst.addOperand(MCOperand::createReg(X86::<span class='error' title="no member named &apos;YMM0&apos; in namespace &apos;llvm::X86&apos;">YMM0</span> + (immediate &gt;&gt; <var>4</var>)));</td></tr>
<tr><th id="457">457</th><td>    <b>return</b>;</td></tr>
<tr><th id="458">458</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_ZMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_ZMM">TYPE_ZMM</a>:</td></tr>
<tr><th id="459">459</th><td>    mcInst.addOperand(MCOperand::createReg(X86::<span class='error' title="no member named &apos;ZMM0&apos; in namespace &apos;llvm::X86&apos;">ZMM0</span> + (immediate &gt;&gt; <var>4</var>)));</td></tr>
<tr><th id="460">460</th><td>    <b>return</b>;</td></tr>
<tr><th id="461">461</th><td>  <b>default</b>:</td></tr>
<tr><th id="462">462</th><td>    <i>// operand is 64 bits wide.  Do nothing.</i></td></tr>
<tr><th id="463">463</th><td>    <b>break</b>;</td></tr>
<tr><th id="464">464</th><td>  }</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>  <b>if</b>(!<a class="tu ref" href="#_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE" title='tryAddingSymbolicOperand' data-use='c' data-ref="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">tryAddingSymbolicOperand</a>(<a class="local col9 ref" href="#89immediate" title='immediate' data-ref="89immediate">immediate</a> + <a class="local col5 ref" href="#95pcrel" title='pcrel' data-ref="95pcrel">pcrel</a>, <a class="local col4 ref" href="#94isBranch" title='isBranch' data-ref="94isBranch">isBranch</a>, <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::startLocation" title='llvm::X86Disassembler::InternalInstruction::startLocation' data-ref="llvm::X86Disassembler::InternalInstruction::startLocation">startLocation</a>,</td></tr>
<tr><th id="467">467</th><td>                               <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediateOffset" title='llvm::X86Disassembler::InternalInstruction::immediateOffset' data-ref="llvm::X86Disassembler::InternalInstruction::immediateOffset">immediateOffset</a>, <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediateSize" title='llvm::X86Disassembler::InternalInstruction::immediateSize' data-ref="llvm::X86Disassembler::InternalInstruction::immediateSize">immediateSize</a>,</td></tr>
<tr><th id="468">468</th><td>                               <span class='refarg'><a class="local col8 ref" href="#88mcInst" title='mcInst' data-ref="88mcInst">mcInst</a></span>, <a class="local col2 ref" href="#92Dis" title='Dis' data-ref="92Dis">Dis</a>))</td></tr>
<tr><th id="469">469</th><td>    <a class="local col8 ref" href="#88mcInst" title='mcInst' data-ref="88mcInst">mcInst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col9 ref" href="#89immediate" title='immediate' data-ref="89immediate">immediate</a>));</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>  <b>if</b> (<a class="local col3 ref" href="#93type" title='type' data-ref="93type">type</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MOFFS' data-ref="llvm::X86Disassembler::OperandType::TYPE_MOFFS">TYPE_MOFFS</a>) {</td></tr>
<tr><th id="472">472</th><td>    <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev"></a><dfn class="local col6 decl" id="96segmentReg" title='segmentReg' data-type='llvm::MCOperand' data-ref="96segmentReg">segmentReg</dfn>;</td></tr>
<tr><th id="473">473</th><td>    <a class="local col6 ref" href="#96segmentReg" title='segmentReg' data-ref="96segmentReg">segmentReg</a> <a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="tu ref" href="#segmentRegnums" title='segmentRegnums' data-use='r' data-ref="segmentRegnums">segmentRegnums</a>[<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::segmentOverride" title='llvm::X86Disassembler::InternalInstruction::segmentOverride' data-ref="llvm::X86Disassembler::InternalInstruction::segmentOverride">segmentOverride</a>]);</td></tr>
<tr><th id="474">474</th><td>    <a class="local col8 ref" href="#88mcInst" title='mcInst' data-ref="88mcInst">mcInst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col6 ref" href="#96segmentReg" title='segmentReg' data-ref="96segmentReg">segmentReg</a>);</td></tr>
<tr><th id="475">475</th><td>  }</td></tr>
<tr><th id="476">476</th><td>}</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td><i class="doc" data-doc="_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">/// translateRMRegister - Translates a register stored in the R/M field of the</i></td></tr>
<tr><th id="479">479</th><td><i class="doc" data-doc="_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">///   ModR/M byte to its LLVM equivalent and appends it to an MCInst.</i></td></tr>
<tr><th id="480">480</th><td><i class="doc" data-doc="_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">/// <span class="command">@param</span> <span class="arg">mcInst</span>       - The MCInst to append to.</i></td></tr>
<tr><th id="481">481</th><td><i class="doc" data-doc="_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">/// <span class="command">@param</span> <span class="arg">insn</span>         - The internal instruction to extract the R/M field</i></td></tr>
<tr><th id="482">482</th><td><i class="doc" data-doc="_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">///                       from.</i></td></tr>
<tr><th id="483">483</th><td><i class="doc" data-doc="_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">/// <span class="command">@return</span>             - 0 on success; -1 otherwise</i></td></tr>
<tr><th id="484">484</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE" title='translateRMRegister' data-type='bool translateRMRegister(llvm::MCInst &amp; mcInst, llvm::X86Disassembler::InternalInstruction &amp; insn)' data-ref="_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">translateRMRegister</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="97mcInst" title='mcInst' data-type='llvm::MCInst &amp;' data-ref="97mcInst">mcInst</dfn>,</td></tr>
<tr><th id="485">485</th><td>                                <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a> &amp;<dfn class="local col8 decl" id="98insn" title='insn' data-type='llvm::X86Disassembler::InternalInstruction &amp;' data-ref="98insn">insn</dfn>) {</td></tr>
<tr><th id="486">486</th><td>  <b>if</b> (<a class="local col8 ref" href="#98insn" title='insn' data-ref="98insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase">eaBase</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#416" title='llvm::X86Disassembler::EABase::EA_BASE_sib' data-ref="llvm::X86Disassembler::EABase::EA_BASE_sib">EA_BASE_sib</a> || <a class="local col8 ref" href="#98insn" title='insn' data-ref="98insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase">eaBase</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#416" title='llvm::X86Disassembler::EABase::EA_BASE_sib64' data-ref="llvm::X86Disassembler::EABase::EA_BASE_sib64">EA_BASE_sib64</a>) {</td></tr>
<tr><th id="487">487</th><td>    <a class="macro" href="#106" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-disassembler&quot;)) { Debug(&quot;/root/cheri/llvm-project/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp&quot;, 487, &quot;A R/M register operand may not have a SIB byte&quot;); } } while (false);" data-ref="_M/debug">debug</a>(<q>"A R/M register operand may not have a SIB byte"</q>);</td></tr>
<tr><th id="488">488</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="489">489</th><td>  }</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td>  <b>switch</b> (<a class="local col8 ref" href="#98insn" title='insn' data-ref="98insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase">eaBase</a>) {</td></tr>
<tr><th id="492">492</th><td>  <b>default</b>:</td></tr>
<tr><th id="493">493</th><td>    <a class="macro" href="#106" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-disassembler&quot;)) { Debug(&quot;/root/cheri/llvm-project/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp&quot;, 493, &quot;Unexpected EA base register&quot;); } } while (false);" data-ref="_M/debug">debug</a>(<q>"Unexpected EA base register"</q>);</td></tr>
<tr><th id="494">494</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="495">495</th><td>  <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EABase::EA_BASE_NONE" title='llvm::X86Disassembler::EABase::EA_BASE_NONE' data-ref="llvm::X86Disassembler::EABase::EA_BASE_NONE">EA_BASE_NONE</a>:</td></tr>
<tr><th id="496">496</th><td>    <a class="macro" href="#106" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-disassembler&quot;)) { Debug(&quot;/root/cheri/llvm-project/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp&quot;, 496, &quot;EA_BASE_NONE for ModR/M base&quot;); } } while (false);" data-ref="_M/debug">debug</a>(<q>"EA_BASE_NONE for ModR/M base"</q>);</td></tr>
<tr><th id="497">497</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/ENTRY" data-ref="_M/ENTRY">ENTRY</dfn>(x) case EA_BASE_##x:</u></td></tr>
<tr><th id="499">499</th><td>  <a class="macro" href="X86DisassemblerDecoder.h.html#383" title="case EA_BASE_BX_SI: case EA_BASE_BX_DI: case EA_BASE_BP_SI: case EA_BASE_BP_DI: case EA_BASE_SI: case EA_BASE_DI: case EA_BASE_BP: case EA_BASE_BX: case EA_BASE_R8W: case EA_BASE_R9W: case EA_BASE_R10W: case EA_BASE_R11W: case EA_BASE_R12W: case EA_BASE_R13W: case EA_BASE_R14W: case EA_BASE_R15W: case EA_BASE_EAX: case EA_BASE_ECX: case EA_BASE_EDX: case EA_BASE_EBX: case EA_BASE_sib: case EA_BASE_EBP: case EA_BASE_ESI: case EA_BASE_EDI: case EA_BASE_R8D: case EA_BASE_R9D: case EA_BASE_R10D: case EA_BASE_R11D: case EA_BASE_R12D: case EA_BASE_R13D: case EA_BASE_R14D: case EA_BASE_R15D: case EA_BASE_RAX: case EA_BASE_RCX: case EA_BASE_RDX: case EA_BASE_RBX: case EA_BASE_sib64: case EA_BASE_RBP: case EA_BASE_RSI: case EA_BASE_RDI: case EA_BASE_R8: case EA_BASE_R9: case EA_BASE_R10: case EA_BASE_R11: case EA_BASE_R12: case EA_BASE_R13: case EA_BASE_R14: case EA_BASE_R15:" data-ref="_M/ALL_EA_BASES">ALL_EA_BASES</a></td></tr>
<tr><th id="500">500</th><td><u>#undef <a class="macro" href="#498" data-ref="_M/ENTRY">ENTRY</a></u></td></tr>
<tr><th id="501">501</th><td>    <a class="macro" href="#106" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-disassembler&quot;)) { Debug(&quot;/root/cheri/llvm-project/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp&quot;, 502, &quot;A R/M register operand may not have a base; &quot; &quot;the operand must be a register.&quot;); } } while (false);" data-ref="_M/debug">debug</a>(<q>"A R/M register operand may not have a base; "</q></td></tr>
<tr><th id="502">502</th><td>          <q>"the operand must be a register."</q>);</td></tr>
<tr><th id="503">503</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/ENTRY" data-ref="_M/ENTRY">ENTRY</dfn>(x)                                                      \</u></td></tr>
<tr><th id="505">505</th><td><u>  case EA_REG_##x:                                                    \</u></td></tr>
<tr><th id="506">506</th><td><u>    mcInst.addOperand(MCOperand::createReg(X86::x)); break;</u></td></tr>
<tr><th id="507">507</th><td>  <a class="macro" href="X86DisassemblerDecoder.h.html#392" title="case EA_REG_AL: mcInst.addOperand(MCOperand::createReg(X86::AL)); break; case EA_REG_CL: mcInst.addOperand(MCOperand::createReg(X86::CL)); break; case EA_REG_DL: mcInst.addOperand(MCOperand::createReg(X86::DL)); break; case EA_REG_BL: mcInst.addOperand(MCOperand::createReg(X86::BL)); break; case EA_REG_AH: mcInst.addOperand(MCOperand::createReg(X86::AH)); break; case EA_REG_CH: mcInst.addOperand(MCOperand::createReg(X86::CH)); break; case EA_REG_DH: mcInst.addOperand(MCOperand::createReg(X86::DH)); break; case EA_REG_BH: mcInst.addOperand(MCOperand::createReg(X86::BH)); break; case EA_REG_R8B: mcInst.addOperand(MCOperand::createReg(X86::R8B)); break; case EA_REG_R9B: mcInst.addOperand(MCOperand::createReg(X86::R9B)); break; case EA_REG_R10B: mcInst.addOperand(MCOperand::createReg(X86::R10B)); break; case EA_REG_R11B: mcInst.addOperand(MCOperand::createReg(X86::R11B)); break; case EA_REG_R12B: mcInst.addOperand(MCOperand::createReg(X86::R12B)); break; case EA_REG_R13B: mcInst.addOperand(MCOperand::createReg(X86::R13B)); break; case EA_REG_R14B: mcInst.addOperand(MCOperand::createReg(X86::R14B)); break; case EA_REG_R15B: mcInst.addOperand(MCOperand::createReg(X86::R15B)); break; case EA_REG_SPL: mcInst.addOperand(MCOperand::createReg(X86::SPL)); break; case EA_REG_BPL: mcInst.addOperand(MCOperand::createReg(X86::BPL)); break; case EA_REG_SIL: mcInst.addOperand(MCOperand::createReg(X86::SIL)); break; case EA_REG_DIL: mcInst.addOperand(MCOperand::createReg(X86::DIL)); break; case EA_REG_AX: mcInst.addOperand(MCOperand::createReg(X86::AX)); break; case EA_REG_CX: mcInst.addOperand(MCOperand::createReg(X86::CX)); break; case EA_REG_DX: mcInst.addOperand(MCOperand::createReg(X86::DX)); break; case EA_REG_BX: mcInst.addOperand(MCOperand::createReg(X86::BX)); break; case EA_REG_SP: mcInst.addOperand(MCOperand::createReg(X86::SP)); break; case EA_REG_BP: mcInst.addOperand(MCOperand::createReg(X86::BP)); break; case EA_REG_SI: mcInst.addOperand(MCOperand::createReg(X86::SI)); break; case EA_REG_DI: mcInst.addOperand(MCOperand::createReg(X86::DI)); break; case EA_REG_R8W: mcInst.addOperand(MCOperand::createReg(X86::R8W)); break; case EA_REG_R9W: mcInst.addOperand(MCOperand::createReg(X86::R9W)); break; case EA_REG_R10W: mcInst.addOperand(MCOperand::createReg(X86::R10W)); break; case EA_REG_R11W: mcInst.addOperand(MCOperand::createReg(X86::R11W)); break; case EA_REG_R12W: mcInst.addOperand(MCOperand::createReg(X86::R12W)); break; case EA_REG_R13W: mcInst.addOperand(MCOperand::createReg(X86::R13W)); break; case EA_REG_R14W: mcInst.addOperand(MCOperand::createReg(X86::R14W)); break; case EA_REG_R15W: mcInst.addOperand(MCOperand::createReg(X86::R15W)); break; case EA_REG_EAX: mcInst.addOperand(MCOperand::createReg(X86::EAX)); break; case EA_REG_ECX: mcInst.addOperand(MCOperand::createReg(X86::ECX)); break; case EA_REG_EDX: mcInst.addOperand(MCOperand::createReg(X86::EDX)); break; case EA_REG_EBX: mcInst.addOperand(MCOperand::createReg(X86::EBX)); break; case EA_REG_ESP: mcInst.addOperand(MCOperand::createReg(X86::ESP)); break; case EA_REG_EBP: mcInst.addOperand(MCOperand::createReg(X86::EBP)); break; case EA_REG_ESI: mcInst.addOperand(MCOperand::createReg(X86::ESI)); break; case EA_REG_EDI: mcInst.addOperand(MCOperand::createReg(X86::EDI)); break; case EA_REG_R8D: mcInst.addOperand(MCOperand::createReg(X86::R8D)); break; case EA_REG_R9D: mcInst.addOperand(MCOperand::createReg(X86::R9D)); break; case EA_REG_R10D: mcInst.addOperand(MCOperand::createReg(X86::R10D)); break; case EA_REG_R11D: mcInst.addOperand(MCOperand::createReg(X86::R11D)); break; case EA_REG_R12D: mcInst.addOperand(MCOperand::createReg(X86::R12D)); break; case EA_REG_R13D: mcInst.addOperand(MCOperand::createReg(X86::R13D)); break; case EA_REG_R14D: mcInst.addOperand(MCOperand::createReg(X86::R14D)); break; case EA_REG_R15D: mcInst.addOperand(MCOperand::createReg(X86::R15D)); break; case EA_REG_RAX: mcInst.addOperand(MCOperand::createReg(X86::RAX)); break; case EA_REG_RCX: mcInst.addOperand(MCOperand::createReg(X86::RCX)); break; case EA_REG_RDX: mcInst.addOperand(MCOperand::createReg(X86::RDX)); break; case EA_REG_RBX: mcInst.addOperand(MCOperand::createReg(X86::RBX)); break; case EA_REG_RSP: mcInst.addOperand(MCOperand::createReg(X86::RSP)); break; case EA_REG_RBP: mcInst.addOperand(MCOperand::createReg(X86::RBP)); break; case EA_REG_RSI: mcInst.addOperand(MCOperand::createReg(X86::RSI)); break; case EA_REG_RDI: mcInst.addOperand(MCOperand::createReg(X86::RDI)); break; case EA_REG_R8: mcInst.addOperand(MCOperand::createReg(X86::R8)); break; case EA_REG_R9: mcInst.addOperand(MCOperand::createReg(X86::R9)); break; case EA_REG_R10: mcInst.addOperand(MCOperand::createReg(X86::R10)); break; case EA_REG_R11: mcInst.addOperand(MCOperand::createReg(X86::R11)); break; case EA_REG_R12: mcInst.addOperand(MCOperand::createReg(X86::R12)); break; case EA_REG_R13: mcInst.addOperand(MCOperand::createReg(X86::R13)); break; case EA_REG_R14: mcInst.addOperand(MCOperand::createReg(X86::R14)); break; case EA_REG_R15: mcInst.addOperand(MCOperand::createReg(X86::R15)); break; case EA_REG_MM0: mcInst.addOperand(MCOperand::createReg(X86::MM0)); break; case EA_REG_MM1: mcInst.addOperand(MCOperand::createReg(X86::MM1)); break; case EA_REG_MM2: mcInst.addOperand(MCOperand::createReg(X86::MM2)); break; case EA_REG_MM3: mcInst.addOperand(MCOperand::createReg(X86::MM3)); break; case EA_REG_MM4: mcInst.addOperand(MCOperand::createReg(X86::MM4)); break; case EA_REG_MM5: mcInst.addOperand(MCOperand::createReg(X86::MM5)); break; case EA_REG_MM6: mcInst.addOperand(MCOperand::createReg(X86::MM6)); break; case EA_REG_MM7: mcInst.addOperand(MCOperand::createReg(X86::MM7)); break; case EA_REG_XMM0: mcInst.addOperand(MCOperand::createReg(X86::XMM0)); break; case EA_REG_XMM1: mcInst.addOperand(MCOperand::createReg(X86::XMM1)); break; case EA_REG_XMM2: mcInst.addOperand(MCOperand::createReg(X86::XMM2)); break; case EA_REG_XMM3: mcInst.addOperand(MCOperand::createReg(X86::XMM3)); break; case EA_REG_XMM4: mcInst.addOperand(MCOperand::createReg(X86::XMM4)); break; case EA_REG_XMM5: mcInst.addOperand(MCOperand::createReg(X86::XMM5)); break; case EA_REG_XMM6: mcInst.addOperand(MCOperand::createReg(X86::XMM6)); break; case EA_REG_XMM7: mcInst.addOperand(MCOperand::createReg(X86::XMM7)); break; case EA_REG_XMM8: mcInst.addOperand(MCOperand::createReg(X86::XMM8)); break; case EA_REG_XMM9: mcInst.addOperand(MCOperand::createReg(X86::XMM9)); break; case EA_REG_XMM10: mcInst.addOperand(MCOperand::createReg(X86::XMM10)); break; case EA_REG_XMM11: mcInst.addOperand(MCOperand::createReg(X86::XMM11)); break; case EA_REG_XMM12: mcInst.addOperand(MCOperand::createReg(X86::XMM12)); break; case EA_REG_XMM13: mcInst.addOperand(MCOperand::createReg(X86::XMM13)); break; case EA_REG_XMM14: mcInst.addOperand(MCOperand::createReg(X86::XMM14)); break; case EA_REG_XMM15: mcInst.addOperand(MCOperand::createReg(X86::XMM15)); break; case EA_REG_XMM16: mcInst.addOperand(MCOperand::createReg(X86::XMM16)); break; case EA_REG_XMM17: mcInst.addOperand(MCOperand::createReg(X86::XMM17)); break; case EA_REG_XMM18: mcInst.addOperand(MCOperand::createReg(X86::XMM18)); break; case EA_REG_XMM19: mcInst.addOperand(MCOperand::createReg(X86::XMM19)); break; case EA_REG_XMM20: mcInst.addOperand(MCOperand::createReg(X86::XMM20)); break; case EA_REG_XMM21: mcInst.addOperand(MCOperand::createReg(X86::XMM21)); break; case EA_REG_XMM22: mcInst.addOperand(MCOperand::createReg(X86::XMM22)); break; case EA_REG_XMM23: mcInst.addOperand(MCOperand::createReg(X86::XMM23)); break; case EA_REG_XMM24: mcInst.addOperand(MCOperand::createReg(X86::XMM24)); break; case EA_REG_XMM25: mcInst.addOperand(MCOperand::createReg(X86::XMM25)); break; case EA_REG_XMM26: mcInst.addOperand(MCOperand::createReg(X86::XMM26)); break; case EA_REG_XMM27: mcInst.addOperand(MCOperand::createReg(X86::XMM27)); break; case EA_REG_XMM28: mcInst.addOperand(MCOperand::createReg(X86::XMM28)); break; case EA_REG_XMM29: mcInst.addOperand(MCOperand::createReg(X86::XMM29)); break; case EA_REG_XMM30: mcInst.addOperand(MCOperand::createReg(X86::XMM30)); break; case EA_REG_XMM31: mcInst.addOperand(MCOperand::createReg(X86::XMM31)); break; case EA_REG_YMM0: mcInst.addOperand(MCOperand::createReg(X86::YMM0)); break; case EA_REG_YMM1: mcInst.addOperand(MCOperand::createReg(X86::YMM1)); break; case EA_REG_YMM2: mcInst.addOperand(MCOperand::createReg(X86::YMM2)); break; case EA_REG_YMM3: mcInst.addOperand(MCOperand::createReg(X86::YMM3)); break; case EA_REG_YMM4: mcInst.addOperand(MCOperand::createReg(X86::YMM4)); break; case EA_REG_YMM5: mcInst.addOperand(MCOperand::createReg(X86::YMM5)); break; case EA_REG_YMM6: mcInst.addOperand(MCOperand::createReg(X86::YMM6)); break; case EA_REG_YMM7: mcInst.addOperand(MCOperand::createReg(X86::YMM7)); break; case EA_REG_YMM8: mcInst.addOperand(MCOperand::createReg(X86::YMM8)); break; case EA_REG_YMM9: mcInst.addOperand(MCOperand::createReg(X86::YMM9)); break; case EA_REG_YMM10: mcInst.addOperand(MCOperand::createReg(X86::YMM10)); break; case EA_REG_YMM11: mcInst.addOperand(MCOperand::createReg(X86::YMM11)); break; case EA_REG_YMM12: mcInst.addOperand(MCOperand::createReg(X86::YMM12)); break; case EA_REG_YMM13: mcInst.addOperand(MCOperand::createReg(X86::YMM13)); break; case EA_REG_YMM14: mcInst.addOperand(MCOperand::createReg(X86::YMM14)); break; case EA_REG_YMM15: mcInst.addOperand(MCOperand::createReg(X86::YMM15)); break; case EA_REG_YMM16: mcInst.addOperand(MCOperand::createReg(X86::YMM16)); break; case EA_REG_YMM17: mcInst.addOperand(MCOperand::createReg(X86::YMM17)); break; case EA_REG_YMM18: mcInst.addOperand(MCOperand::createReg(X86::YMM18)); break; case EA_REG_YMM19: mcInst.addOperand(MCOperand::createReg(X86::YMM19)); break; case EA_REG_YMM20: mcInst.addOperand(MCOperand::createReg(X86::YMM20)); break; case EA_REG_YMM21: mcInst.addOperand(MCOperand::createReg(X86::YMM21)); break; case EA_REG_YMM22: mcInst.addOperand(MCOperand::createReg(X86::YMM22)); break; case EA_REG_YMM23: mcInst.addOperand(MCOperand::createReg(X86::YMM23)); break; case EA_REG_YMM24: mcInst.addOperand(MCOperand::createReg(X86::YMM24)); break; case EA_REG_YMM25: mcInst.addOperand(MCOperand::createReg(X86::YMM25)); break; case EA_REG_YMM26: mcInst.addOperand(MCOperand::createReg(X86::YMM26)); break; case EA_REG_YMM27: mcInst.addOperand(MCOperand::createReg(X86::YMM27)); break; case EA_REG_YMM28: mcInst.addOperand(MCOperand::createReg(X86::YMM28)); break; case EA_REG_YMM29: mcInst.addOperand(MCOperand::createReg(X86::YMM29)); break; case EA_REG_YMM30: mcInst.addOperand(MCOperand::createReg(X86::YMM30)); break; case EA_REG_YMM31: mcInst.addOperand(MCOperand::createReg(X86::YMM31)); break; case EA_REG_ZMM0: mcInst.addOperand(MCOperand::createReg(X86::ZMM0)); break; case EA_REG_ZMM1: mcInst.addOperand(MCOperand::createReg(X86::ZMM1)); break; case EA_REG_ZMM2: mcInst.addOperand(MCOperand::createReg(X86::ZMM2)); break; case EA_REG_ZMM3: mcInst.addOperand(MCOperand::createReg(X86::ZMM3)); break; case EA_REG_ZMM4: mcInst.addOperand(MCOperand::createReg(X86::ZMM4)); break; case EA_REG_ZMM5: mcInst.addOperand(MCOperand::createReg(X86::ZMM5)); break; case EA_REG_ZMM6: mcInst.addOperand(MCOperand::createReg(X86::ZMM6)); break; case EA_REG_ZMM7: mcInst.addOperand(MCOperand::createReg(X86::ZMM7)); break; case EA_REG_ZMM8: mcInst.addOperand(MCOperand::createReg(X86::ZMM8)); break; case EA_REG_ZMM9: mcInst.addOperand(MCOperand::createReg(X86::ZMM9)); break; case EA_REG_ZMM10: mcInst.addOperand(MCOperand::createReg(X86::ZMM10)); break; case EA_REG_ZMM11: mcInst.addOperand(MCOperand::createReg(X86::ZMM11)); break; case EA_REG_ZMM12: mcInst.addOperand(MCOperand::createReg(X86::ZMM12)); break; case EA_REG_ZMM13: mcInst.addOperand(MCOperand::createReg(X86::ZMM13)); break; case EA_REG_ZMM14: mcInst.addOperand(MCOperand::createReg(X86::ZMM14)); break; case EA_REG_ZMM15: mcInst.addOperand(MCOperand::createReg(X86::ZMM15)); break; case EA_REG_ZMM16: mcInst.addOperand(MCOperand::createReg(X86::ZMM16)); break; case EA_REG_ZMM17: mcInst.addOperand(MCOperand::createReg(X86::ZMM17)); break; case EA_REG_ZMM18: mcInst.addOperand(MCOperand::createReg(X86::ZMM18)); break; case EA_REG_ZMM19: mcInst.addOperand(MCOperand::createReg(X86::ZMM19)); break; case EA_REG_ZMM20: mcInst.addOperand(MCOperand::createReg(X86::ZMM20)); break; case EA_REG_ZMM21: mcInst.addOperand(MCOperand::createReg(X86::ZMM21)); break; case EA_REG_ZMM22: mcInst.addOperand(MCOperand::createReg(X86::ZMM22)); break; case EA_REG_ZMM23: mcInst.addOperand(MCOperand::createReg(X86::ZMM23)); break; case EA_REG_ZMM24: mcInst.addOperand(MCOperand::createReg(X86::ZMM24)); break; case EA_REG_ZMM25: mcInst.addOperand(MCOperand::createReg(X86::ZMM25)); break; case EA_REG_ZMM26: mcInst.addOperand(MCOperand::createReg(X86::ZMM26)); break; case EA_REG_ZMM27: mcInst.addOperand(MCOperand::createReg(X86::ZMM27)); break; case EA_REG_ZMM28: mcInst.addOperand(MCOperand::createReg(X86::ZMM28)); break; case EA_REG_ZMM29: mcInst.addOperand(MCOperand::createReg(X86::ZMM29)); break; case EA_REG_ZMM30: mcInst.addOperand(MCOperand::createReg(X86::ZMM30)); break; case EA_REG_ZMM31: mcInst.addOperand(MCOperand::createReg(X86::ZMM31)); break; case EA_REG_K0: mcInst.addOperand(MCOperand::createReg(X86::K0)); break; case EA_REG_K1: mcInst.addOperand(MCOperand::createReg(X86::K1)); break; case EA_REG_K2: mcInst.addOperand(MCOperand::createReg(X86::K2)); break; case EA_REG_K3: mcInst.addOperand(MCOperand::createReg(X86::K3)); break; case EA_REG_K4: mcInst.addOperand(MCOperand::createReg(X86::K4)); break; case EA_REG_K5: mcInst.addOperand(MCOperand::createReg(X86::K5)); break; case EA_REG_K6: mcInst.addOperand(MCOperand::createReg(X86::K6)); break; case EA_REG_K7: mcInst.addOperand(MCOperand::createReg(X86::K7)); break; case EA_REG_K0_K1: mcInst.addOperand(MCOperand::createReg(X86::K0_K1)); break; case EA_REG_K2_K3: mcInst.addOperand(MCOperand::createReg(X86::K2_K3)); break; case EA_REG_K4_K5: mcInst.addOperand(MCOperand::createReg(X86::K4_K5)); break; case EA_REG_K6_K7: mcInst.addOperand(MCOperand::createReg(X86::K6_K7)); break; case EA_REG_ES: mcInst.addOperand(MCOperand::createReg(X86::ES)); break; case EA_REG_CS: mcInst.addOperand(MCOperand::createReg(X86::CS)); break; case EA_REG_SS: mcInst.addOperand(MCOperand::createReg(X86::SS)); break; case EA_REG_DS: mcInst.addOperand(MCOperand::createReg(X86::DS)); break; case EA_REG_FS: mcInst.addOperand(MCOperand::createReg(X86::FS)); break; case EA_REG_GS: mcInst.addOperand(MCOperand::createReg(X86::GS)); break; case EA_REG_DR0: mcInst.addOperand(MCOperand::createReg(X86::DR0)); break; case EA_REG_DR1: mcInst.addOperand(MCOperand::createReg(X86::DR1)); break; case EA_REG_DR2: mcInst.addOperand(MCOperand::createReg(X86::DR2)); break; case EA_REG_DR3: mcInst.addOperand(MCOperand::createReg(X86::DR3)); break; case EA_REG_DR4: mcInst.addOperand(MCOperand::createReg(X86::DR4)); break; case EA_REG_DR5: mcInst.addOperand(MCOperand::createReg(X86::DR5)); break; case EA_REG_DR6: mcInst.addOperand(MCOperand::createReg(X86::DR6)); break; case EA_REG_DR7: mcInst.addOperand(MCOperand::createReg(X86::DR7)); break; case EA_REG_DR8: mcInst.addOperand(MCOperand::createReg(X86::DR8)); break; case EA_REG_DR9: mcInst.addOperand(MCOperand::createReg(X86::DR9)); break; case EA_REG_DR10: mcInst.addOperand(MCOperand::createReg(X86::DR10)); break; case EA_REG_DR11: mcInst.addOperand(MCOperand::createReg(X86::DR11)); break; case EA_REG_DR12: mcInst.addOperand(MCOperand::createReg(X86::DR12)); break; case EA_REG_DR13: mcInst.addOperand(MCOperand::createReg(X86::DR13)); break; case EA_REG_DR14: mcInst.addOperand(MCOperand::createReg(X86::DR14)); break; case EA_REG_DR15: mcInst.addOperand(MCOperand::createReg(X86::DR15)); break; case EA_REG_CR0: mcInst.addOperand(MCOperand::createReg(X86::CR0)); break; case EA_REG_CR1: mcInst.addOperand(MCOperand::createReg(X86::CR1)); break; case EA_REG_CR2: mcInst.addOperand(MCOperand::createReg(X86::CR2)); break; case EA_REG_CR3: mcInst.addOperand(MCOperand::createReg(X86::CR3)); break; case EA_REG_CR4: mcInst.addOperand(MCOperand::createReg(X86::CR4)); break; case EA_REG_CR5: mcInst.addOperand(MCOperand::createReg(X86::CR5)); break; case EA_REG_CR6: mcInst.addOperand(MCOperand::createReg(X86::CR6)); break; case EA_REG_CR7: mcInst.addOperand(MCOperand::createReg(X86::CR7)); break; case EA_REG_CR8: mcInst.addOperand(MCOperand::createReg(X86::CR8)); break; case EA_REG_CR9: mcInst.addOperand(MCOperand::createReg(X86::CR9)); break; case EA_REG_CR10: mcInst.addOperand(MCOperand::createReg(X86::CR10)); break; case EA_REG_CR11: mcInst.addOperand(MCOperand::createReg(X86::CR11)); break; case EA_REG_CR12: mcInst.addOperand(MCOperand::createReg(X86::CR12)); break; case EA_REG_CR13: mcInst.addOperand(MCOperand::createReg(X86::CR13)); break; case EA_REG_CR14: mcInst.addOperand(MCOperand::createReg(X86::CR14)); break; case EA_REG_CR15: mcInst.addOperand(MCOperand::createReg(X86::CR15)); break; case EA_REG_BND0: mcInst.addOperand(MCOperand::createReg(X86::BND0)); break; case EA_REG_BND1: mcInst.addOperand(MCOperand::createReg(X86::BND1)); break; case EA_REG_BND2: mcInst.addOperand(MCOperand::createReg(X86::BND2)); break; case EA_REG_BND3: mcInst.addOperand(MCOperand::createReg(X86::BND3)); break; case EA_REG_RIP: mcInst.addOperand(MCOperand::createReg(X86::RIP)); break;" data-ref="_M/ALL_REGS">ALL_REGS</a></td></tr>
<tr><th id="508">508</th><td><u>#undef <a class="macro" href="#504" data-ref="_M/ENTRY">ENTRY</a></u></td></tr>
<tr><th id="509">509</th><td>  }</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="512">512</th><td>}</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td><i class="doc" data-doc="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">/// translateRMMemory - Translates a memory operand stored in the Mod and R/M</i></td></tr>
<tr><th id="515">515</th><td><i class="doc" data-doc="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">///   fields of an internal instruction (and possibly its SIB byte) to a memory</i></td></tr>
<tr><th id="516">516</th><td><i class="doc" data-doc="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">///   operand in LLVM's format, and appends it to an MCInst.</i></td></tr>
<tr><th id="517">517</th><td><i class="doc" data-doc="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">///</i></td></tr>
<tr><th id="518">518</th><td><i class="doc" data-doc="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">mcInst</span>       - The MCInst to append to.</i></td></tr>
<tr><th id="519">519</th><td><i class="doc" data-doc="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">insn</span>         - The instruction to extract Mod, R/M, and SIB fields</i></td></tr>
<tr><th id="520">520</th><td><i class="doc" data-doc="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">///                       from.</i></td></tr>
<tr><th id="521">521</th><td><i class="doc" data-doc="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@return</span>             - 0 on success; nonzero otherwise</i></td></tr>
<tr><th id="522">522</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE" title='translateRMMemory' data-type='bool translateRMMemory(llvm::MCInst &amp; mcInst, llvm::X86Disassembler::InternalInstruction &amp; insn, const llvm::MCDisassembler * Dis)' data-ref="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">translateRMMemory</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="99mcInst" title='mcInst' data-type='llvm::MCInst &amp;' data-ref="99mcInst">mcInst</dfn>, <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a> &amp;<dfn class="local col0 decl" id="100insn" title='insn' data-type='llvm::X86Disassembler::InternalInstruction &amp;' data-ref="100insn">insn</dfn>,</td></tr>
<tr><th id="523">523</th><td>                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a> *<dfn class="local col1 decl" id="101Dis" title='Dis' data-type='const llvm::MCDisassembler *' data-ref="101Dis">Dis</dfn>) {</td></tr>
<tr><th id="524">524</th><td>  <i>// Addresses in an MCInst are represented as five operands:</i></td></tr>
<tr><th id="525">525</th><td><i>  //   1. basereg       (register)  The R/M base, or (if there is a SIB) the</i></td></tr>
<tr><th id="526">526</th><td><i>  //                                SIB base</i></td></tr>
<tr><th id="527">527</th><td><i>  //   2. scaleamount   (immediate) 1, or (if there is a SIB) the specified</i></td></tr>
<tr><th id="528">528</th><td><i>  //                                scale amount</i></td></tr>
<tr><th id="529">529</th><td><i>  //   3. indexreg      (register)  x86_registerNONE, or (if there is a SIB)</i></td></tr>
<tr><th id="530">530</th><td><i>  //                                the index (which is multiplied by the</i></td></tr>
<tr><th id="531">531</th><td><i>  //                                scale amount)</i></td></tr>
<tr><th id="532">532</th><td><i>  //   4. displacement  (immediate) 0, or the displacement if there is one</i></td></tr>
<tr><th id="533">533</th><td><i>  //   5. segmentreg    (register)  x86_registerNONE for now, but could be set</i></td></tr>
<tr><th id="534">534</th><td><i>  //                                if we have segment overrides</i></td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev"></a><dfn class="local col2 decl" id="102baseReg" title='baseReg' data-type='llvm::MCOperand' data-ref="102baseReg">baseReg</dfn>;</td></tr>
<tr><th id="537">537</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev"></a><dfn class="local col3 decl" id="103scaleAmount" title='scaleAmount' data-type='llvm::MCOperand' data-ref="103scaleAmount">scaleAmount</dfn>;</td></tr>
<tr><th id="538">538</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev"></a><dfn class="local col4 decl" id="104indexReg" title='indexReg' data-type='llvm::MCOperand' data-ref="104indexReg">indexReg</dfn>;</td></tr>
<tr><th id="539">539</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev"></a><dfn class="local col5 decl" id="105displacement" title='displacement' data-type='llvm::MCOperand' data-ref="105displacement">displacement</dfn>;</td></tr>
<tr><th id="540">540</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev"></a><dfn class="local col6 decl" id="106segmentReg" title='segmentReg' data-type='llvm::MCOperand' data-ref="106segmentReg">segmentReg</dfn>;</td></tr>
<tr><th id="541">541</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="107pcrel" title='pcrel' data-type='uint64_t' data-ref="107pcrel">pcrel</dfn> = <var>0</var>;</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td>  <b>if</b> (<a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase">eaBase</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#416" title='llvm::X86Disassembler::EABase::EA_BASE_sib' data-ref="llvm::X86Disassembler::EABase::EA_BASE_sib">EA_BASE_sib</a> || <a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase">eaBase</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#416" title='llvm::X86Disassembler::EABase::EA_BASE_sib64' data-ref="llvm::X86Disassembler::EABase::EA_BASE_sib64">EA_BASE_sib64</a>) {</td></tr>
<tr><th id="544">544</th><td>    <b>if</b> (<a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase">sibBase</a> != <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIBBase::SIB_BASE_NONE" title='llvm::X86Disassembler::SIBBase::SIB_BASE_NONE' data-ref="llvm::X86Disassembler::SIBBase::SIB_BASE_NONE">SIB_BASE_NONE</a>) {</td></tr>
<tr><th id="545">545</th><td>      <b>switch</b> (<a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase">sibBase</a>) {</td></tr>
<tr><th id="546">546</th><td>      <b>default</b>:</td></tr>
<tr><th id="547">547</th><td>        <a class="macro" href="#106" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-disassembler&quot;)) { Debug(&quot;/root/cheri/llvm-project/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp&quot;, 547, &quot;Unexpected sibBase&quot;); } } while (false);" data-ref="_M/debug">debug</a>(<q>"Unexpected sibBase"</q>);</td></tr>
<tr><th id="548">548</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/ENTRY" data-ref="_M/ENTRY">ENTRY</dfn>(x)                                          \</u></td></tr>
<tr><th id="550">550</th><td><u>      case SIB_BASE_##x:                                  \</u></td></tr>
<tr><th id="551">551</th><td><u>        baseReg = MCOperand::createReg(X86::x); break;</u></td></tr>
<tr><th id="552">552</th><td>      <a class="macro" href="X86DisassemblerDecoder.h.html#388" title="case SIB_BASE_EAX: baseReg = MCOperand::createReg(X86::EAX); break; case SIB_BASE_ECX: baseReg = MCOperand::createReg(X86::ECX); break; case SIB_BASE_EDX: baseReg = MCOperand::createReg(X86::EDX); break; case SIB_BASE_EBX: baseReg = MCOperand::createReg(X86::EBX); break; case SIB_BASE_ESP: baseReg = MCOperand::createReg(X86::ESP); break; case SIB_BASE_EBP: baseReg = MCOperand::createReg(X86::EBP); break; case SIB_BASE_ESI: baseReg = MCOperand::createReg(X86::ESI); break; case SIB_BASE_EDI: baseReg = MCOperand::createReg(X86::EDI); break; case SIB_BASE_R8D: baseReg = MCOperand::createReg(X86::R8D); break; case SIB_BASE_R9D: baseReg = MCOperand::createReg(X86::R9D); break; case SIB_BASE_R10D: baseReg = MCOperand::createReg(X86::R10D); break; case SIB_BASE_R11D: baseReg = MCOperand::createReg(X86::R11D); break; case SIB_BASE_R12D: baseReg = MCOperand::createReg(X86::R12D); break; case SIB_BASE_R13D: baseReg = MCOperand::createReg(X86::R13D); break; case SIB_BASE_R14D: baseReg = MCOperand::createReg(X86::R14D); break; case SIB_BASE_R15D: baseReg = MCOperand::createReg(X86::R15D); break; case SIB_BASE_RAX: baseReg = MCOperand::createReg(X86::RAX); break; case SIB_BASE_RCX: baseReg = MCOperand::createReg(X86::RCX); break; case SIB_BASE_RDX: baseReg = MCOperand::createReg(X86::RDX); break; case SIB_BASE_RBX: baseReg = MCOperand::createReg(X86::RBX); break; case SIB_BASE_RSP: baseReg = MCOperand::createReg(X86::RSP); break; case SIB_BASE_RBP: baseReg = MCOperand::createReg(X86::RBP); break; case SIB_BASE_RSI: baseReg = MCOperand::createReg(X86::RSI); break; case SIB_BASE_RDI: baseReg = MCOperand::createReg(X86::RDI); break; case SIB_BASE_R8: baseReg = MCOperand::createReg(X86::R8); break; case SIB_BASE_R9: baseReg = MCOperand::createReg(X86::R9); break; case SIB_BASE_R10: baseReg = MCOperand::createReg(X86::R10); break; case SIB_BASE_R11: baseReg = MCOperand::createReg(X86::R11); break; case SIB_BASE_R12: baseReg = MCOperand::createReg(X86::R12); break; case SIB_BASE_R13: baseReg = MCOperand::createReg(X86::R13); break; case SIB_BASE_R14: baseReg = MCOperand::createReg(X86::R14); break; case SIB_BASE_R15: baseReg = MCOperand::createReg(X86::R15); break;" data-ref="_M/ALL_SIB_BASES">ALL_SIB_BASES</a></td></tr>
<tr><th id="553">553</th><td><u>#undef <a class="macro" href="#549" data-ref="_M/ENTRY">ENTRY</a></u></td></tr>
<tr><th id="554">554</th><td>      }</td></tr>
<tr><th id="555">555</th><td>    } <b>else</b> {</td></tr>
<tr><th id="556">556</th><td>      baseReg = MCOperand::createReg(X86::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::X86&apos;">NoRegister</span>);</td></tr>
<tr><th id="557">557</th><td>    }</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>    <b>if</b> (<a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndex" title='llvm::X86Disassembler::InternalInstruction::sibIndex' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndex">sibIndex</a> != <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIBIndex::SIB_INDEX_NONE" title='llvm::X86Disassembler::SIBIndex::SIB_INDEX_NONE' data-ref="llvm::X86Disassembler::SIBIndex::SIB_INDEX_NONE">SIB_INDEX_NONE</a>) {</td></tr>
<tr><th id="560">560</th><td>      <b>switch</b> (<a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndex" title='llvm::X86Disassembler::InternalInstruction::sibIndex' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndex">sibIndex</a>) {</td></tr>
<tr><th id="561">561</th><td>      <b>default</b>:</td></tr>
<tr><th id="562">562</th><td>        <a class="macro" href="#106" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-disassembler&quot;)) { Debug(&quot;/root/cheri/llvm-project/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp&quot;, 562, &quot;Unexpected sibIndex&quot;); } } while (false);" data-ref="_M/debug">debug</a>(<q>"Unexpected sibIndex"</q>);</td></tr>
<tr><th id="563">563</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/ENTRY" data-ref="_M/ENTRY">ENTRY</dfn>(x)                                          \</u></td></tr>
<tr><th id="565">565</th><td><u>      case SIB_INDEX_##x:                                 \</u></td></tr>
<tr><th id="566">566</th><td><u>        <a class="local col4 ref" href="#104indexReg" title='indexReg' data-ref="104indexReg">indexReg</a> <a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(X86::x); break;</u></td></tr>
<tr><th id="567">567</th><td>      <a class="macro" href="X86DisassemblerDecoder.h.html#133" title="case SIB_INDEX_EAX: indexReg = MCOperand::createReg(X86::EAX); break; case SIB_INDEX_ECX: indexReg = MCOperand::createReg(X86::ECX); break; case SIB_INDEX_EDX: indexReg = MCOperand::createReg(X86::EDX); break; case SIB_INDEX_EBX: indexReg = MCOperand::createReg(X86::EBX); break; case SIB_INDEX_sib: indexReg = MCOperand::createReg(X86::sib); break; case SIB_INDEX_EBP: indexReg = MCOperand::createReg(X86::EBP); break; case SIB_INDEX_ESI: indexReg = MCOperand::createReg(X86::ESI); break; case SIB_INDEX_EDI: indexReg = MCOperand::createReg(X86::EDI); break; case SIB_INDEX_R8D: indexReg = MCOperand::createReg(X86::R8D); break; case SIB_INDEX_R9D: indexReg = MCOperand::createReg(X86::R9D); break; case SIB_INDEX_R10D: indexReg = MCOperand::createReg(X86::R10D); break; case SIB_INDEX_R11D: indexReg = MCOperand::createReg(X86::R11D); break; case SIB_INDEX_R12D: indexReg = MCOperand::createReg(X86::R12D); break; case SIB_INDEX_R13D: indexReg = MCOperand::createReg(X86::R13D); break; case SIB_INDEX_R14D: indexReg = MCOperand::createReg(X86::R14D); break; case SIB_INDEX_R15D: indexReg = MCOperand::createReg(X86::R15D); break;" data-ref="_M/EA_BASES_32BIT">EA_BASES_32BIT</a></td></tr>
<tr><th id="568">568</th><td>      <a class="macro" href="X86DisassemblerDecoder.h.html#169" title="case SIB_INDEX_RAX: indexReg = MCOperand::createReg(X86::RAX); break; case SIB_INDEX_RCX: indexReg = MCOperand::createReg(X86::RCX); break; case SIB_INDEX_RDX: indexReg = MCOperand::createReg(X86::RDX); break; case SIB_INDEX_RBX: indexReg = MCOperand::createReg(X86::RBX); break; case SIB_INDEX_sib64: indexReg = MCOperand::createReg(X86::sib64); break; case SIB_INDEX_RBP: indexReg = MCOperand::createReg(X86::RBP); break; case SIB_INDEX_RSI: indexReg = MCOperand::createReg(X86::RSI); break; case SIB_INDEX_RDI: indexReg = MCOperand::createReg(X86::RDI); break; case SIB_INDEX_R8: indexReg = MCOperand::createReg(X86::R8); break; case SIB_INDEX_R9: indexReg = MCOperand::createReg(X86::R9); break; case SIB_INDEX_R10: indexReg = MCOperand::createReg(X86::R10); break; case SIB_INDEX_R11: indexReg = MCOperand::createReg(X86::R11); break; case SIB_INDEX_R12: indexReg = MCOperand::createReg(X86::R12); break; case SIB_INDEX_R13: indexReg = MCOperand::createReg(X86::R13); break; case SIB_INDEX_R14: indexReg = MCOperand::createReg(X86::R14); break; case SIB_INDEX_R15: indexReg = MCOperand::createReg(X86::R15); break;" data-ref="_M/EA_BASES_64BIT">EA_BASES_64BIT</a></td></tr>
<tr><th id="569">569</th><td>      <a class="macro" href="X86DisassemblerDecoder.h.html#215" title="case SIB_INDEX_XMM0: indexReg = MCOperand::createReg(X86::XMM0); break; case SIB_INDEX_XMM1: indexReg = MCOperand::createReg(X86::XMM1); break; case SIB_INDEX_XMM2: indexReg = MCOperand::createReg(X86::XMM2); break; case SIB_INDEX_XMM3: indexReg = MCOperand::createReg(X86::XMM3); break; case SIB_INDEX_XMM4: indexReg = MCOperand::createReg(X86::XMM4); break; case SIB_INDEX_XMM5: indexReg = MCOperand::createReg(X86::XMM5); break; case SIB_INDEX_XMM6: indexReg = MCOperand::createReg(X86::XMM6); break; case SIB_INDEX_XMM7: indexReg = MCOperand::createReg(X86::XMM7); break; case SIB_INDEX_XMM8: indexReg = MCOperand::createReg(X86::XMM8); break; case SIB_INDEX_XMM9: indexReg = MCOperand::createReg(X86::XMM9); break; case SIB_INDEX_XMM10: indexReg = MCOperand::createReg(X86::XMM10); break; case SIB_INDEX_XMM11: indexReg = MCOperand::createReg(X86::XMM11); break; case SIB_INDEX_XMM12: indexReg = MCOperand::createReg(X86::XMM12); break; case SIB_INDEX_XMM13: indexReg = MCOperand::createReg(X86::XMM13); break; case SIB_INDEX_XMM14: indexReg = MCOperand::createReg(X86::XMM14); break; case SIB_INDEX_XMM15: indexReg = MCOperand::createReg(X86::XMM15); break; case SIB_INDEX_XMM16: indexReg = MCOperand::createReg(X86::XMM16); break; case SIB_INDEX_XMM17: indexReg = MCOperand::createReg(X86::XMM17); break; case SIB_INDEX_XMM18: indexReg = MCOperand::createReg(X86::XMM18); break; case SIB_INDEX_XMM19: indexReg = MCOperand::createReg(X86::XMM19); break; case SIB_INDEX_XMM20: indexReg = MCOperand::createReg(X86::XMM20); break; case SIB_INDEX_XMM21: indexReg = MCOperand::createReg(X86::XMM21); break; case SIB_INDEX_XMM22: indexReg = MCOperand::createReg(X86::XMM22); break; case SIB_INDEX_XMM23: indexReg = MCOperand::createReg(X86::XMM23); break; case SIB_INDEX_XMM24: indexReg = MCOperand::createReg(X86::XMM24); break; case SIB_INDEX_XMM25: indexReg = MCOperand::createReg(X86::XMM25); break; case SIB_INDEX_XMM26: indexReg = MCOperand::createReg(X86::XMM26); break; case SIB_INDEX_XMM27: indexReg = MCOperand::createReg(X86::XMM27); break; case SIB_INDEX_XMM28: indexReg = MCOperand::createReg(X86::XMM28); break; case SIB_INDEX_XMM29: indexReg = MCOperand::createReg(X86::XMM29); break; case SIB_INDEX_XMM30: indexReg = MCOperand::createReg(X86::XMM30); break; case SIB_INDEX_XMM31: indexReg = MCOperand::createReg(X86::XMM31); break;" data-ref="_M/REGS_XMM">REGS_XMM</a></td></tr>
<tr><th id="570">570</th><td>      <a class="macro" href="X86DisassemblerDecoder.h.html#249" title="case SIB_INDEX_YMM0: indexReg = MCOperand::createReg(X86::YMM0); break; case SIB_INDEX_YMM1: indexReg = MCOperand::createReg(X86::YMM1); break; case SIB_INDEX_YMM2: indexReg = MCOperand::createReg(X86::YMM2); break; case SIB_INDEX_YMM3: indexReg = MCOperand::createReg(X86::YMM3); break; case SIB_INDEX_YMM4: indexReg = MCOperand::createReg(X86::YMM4); break; case SIB_INDEX_YMM5: indexReg = MCOperand::createReg(X86::YMM5); break; case SIB_INDEX_YMM6: indexReg = MCOperand::createReg(X86::YMM6); break; case SIB_INDEX_YMM7: indexReg = MCOperand::createReg(X86::YMM7); break; case SIB_INDEX_YMM8: indexReg = MCOperand::createReg(X86::YMM8); break; case SIB_INDEX_YMM9: indexReg = MCOperand::createReg(X86::YMM9); break; case SIB_INDEX_YMM10: indexReg = MCOperand::createReg(X86::YMM10); break; case SIB_INDEX_YMM11: indexReg = MCOperand::createReg(X86::YMM11); break; case SIB_INDEX_YMM12: indexReg = MCOperand::createReg(X86::YMM12); break; case SIB_INDEX_YMM13: indexReg = MCOperand::createReg(X86::YMM13); break; case SIB_INDEX_YMM14: indexReg = MCOperand::createReg(X86::YMM14); break; case SIB_INDEX_YMM15: indexReg = MCOperand::createReg(X86::YMM15); break; case SIB_INDEX_YMM16: indexReg = MCOperand::createReg(X86::YMM16); break; case SIB_INDEX_YMM17: indexReg = MCOperand::createReg(X86::YMM17); break; case SIB_INDEX_YMM18: indexReg = MCOperand::createReg(X86::YMM18); break; case SIB_INDEX_YMM19: indexReg = MCOperand::createReg(X86::YMM19); break; case SIB_INDEX_YMM20: indexReg = MCOperand::createReg(X86::YMM20); break; case SIB_INDEX_YMM21: indexReg = MCOperand::createReg(X86::YMM21); break; case SIB_INDEX_YMM22: indexReg = MCOperand::createReg(X86::YMM22); break; case SIB_INDEX_YMM23: indexReg = MCOperand::createReg(X86::YMM23); break; case SIB_INDEX_YMM24: indexReg = MCOperand::createReg(X86::YMM24); break; case SIB_INDEX_YMM25: indexReg = MCOperand::createReg(X86::YMM25); break; case SIB_INDEX_YMM26: indexReg = MCOperand::createReg(X86::YMM26); break; case SIB_INDEX_YMM27: indexReg = MCOperand::createReg(X86::YMM27); break; case SIB_INDEX_YMM28: indexReg = MCOperand::createReg(X86::YMM28); break; case SIB_INDEX_YMM29: indexReg = MCOperand::createReg(X86::YMM29); break; case SIB_INDEX_YMM30: indexReg = MCOperand::createReg(X86::YMM30); break; case SIB_INDEX_YMM31: indexReg = MCOperand::createReg(X86::YMM31); break;" data-ref="_M/REGS_YMM">REGS_YMM</a></td></tr>
<tr><th id="571">571</th><td>      <a class="macro" href="X86DisassemblerDecoder.h.html#283" title="case SIB_INDEX_ZMM0: indexReg = MCOperand::createReg(X86::ZMM0); break; case SIB_INDEX_ZMM1: indexReg = MCOperand::createReg(X86::ZMM1); break; case SIB_INDEX_ZMM2: indexReg = MCOperand::createReg(X86::ZMM2); break; case SIB_INDEX_ZMM3: indexReg = MCOperand::createReg(X86::ZMM3); break; case SIB_INDEX_ZMM4: indexReg = MCOperand::createReg(X86::ZMM4); break; case SIB_INDEX_ZMM5: indexReg = MCOperand::createReg(X86::ZMM5); break; case SIB_INDEX_ZMM6: indexReg = MCOperand::createReg(X86::ZMM6); break; case SIB_INDEX_ZMM7: indexReg = MCOperand::createReg(X86::ZMM7); break; case SIB_INDEX_ZMM8: indexReg = MCOperand::createReg(X86::ZMM8); break; case SIB_INDEX_ZMM9: indexReg = MCOperand::createReg(X86::ZMM9); break; case SIB_INDEX_ZMM10: indexReg = MCOperand::createReg(X86::ZMM10); break; case SIB_INDEX_ZMM11: indexReg = MCOperand::createReg(X86::ZMM11); break; case SIB_INDEX_ZMM12: indexReg = MCOperand::createReg(X86::ZMM12); break; case SIB_INDEX_ZMM13: indexReg = MCOperand::createReg(X86::ZMM13); break; case SIB_INDEX_ZMM14: indexReg = MCOperand::createReg(X86::ZMM14); break; case SIB_INDEX_ZMM15: indexReg = MCOperand::createReg(X86::ZMM15); break; case SIB_INDEX_ZMM16: indexReg = MCOperand::createReg(X86::ZMM16); break; case SIB_INDEX_ZMM17: indexReg = MCOperand::createReg(X86::ZMM17); break; case SIB_INDEX_ZMM18: indexReg = MCOperand::createReg(X86::ZMM18); break; case SIB_INDEX_ZMM19: indexReg = MCOperand::createReg(X86::ZMM19); break; case SIB_INDEX_ZMM20: indexReg = MCOperand::createReg(X86::ZMM20); break; case SIB_INDEX_ZMM21: indexReg = MCOperand::createReg(X86::ZMM21); break; case SIB_INDEX_ZMM22: indexReg = MCOperand::createReg(X86::ZMM22); break; case SIB_INDEX_ZMM23: indexReg = MCOperand::createReg(X86::ZMM23); break; case SIB_INDEX_ZMM24: indexReg = MCOperand::createReg(X86::ZMM24); break; case SIB_INDEX_ZMM25: indexReg = MCOperand::createReg(X86::ZMM25); break; case SIB_INDEX_ZMM26: indexReg = MCOperand::createReg(X86::ZMM26); break; case SIB_INDEX_ZMM27: indexReg = MCOperand::createReg(X86::ZMM27); break; case SIB_INDEX_ZMM28: indexReg = MCOperand::createReg(X86::ZMM28); break; case SIB_INDEX_ZMM29: indexReg = MCOperand::createReg(X86::ZMM29); break; case SIB_INDEX_ZMM30: indexReg = MCOperand::createReg(X86::ZMM30); break; case SIB_INDEX_ZMM31: indexReg = MCOperand::createReg(X86::ZMM31); break;" data-ref="_M/REGS_ZMM">REGS_ZMM</a></td></tr>
<tr><th id="572">572</th><td><u>#undef <a class="macro" href="#564" data-ref="_M/ENTRY">ENTRY</a></u></td></tr>
<tr><th id="573">573</th><td>      }</td></tr>
<tr><th id="574">574</th><td>    } <b>else</b> {</td></tr>
<tr><th id="575">575</th><td>      <i>// Use EIZ/RIZ for a few ambiguous cases where the SIB byte is present,</i></td></tr>
<tr><th id="576">576</th><td><i>      // but no index is used and modrm alone should have been enough.</i></td></tr>
<tr><th id="577">577</th><td><i>      // -No base register in 32-bit mode. In 64-bit mode this is used to</i></td></tr>
<tr><th id="578">578</th><td><i>      //  avoid rip-relative addressing.</i></td></tr>
<tr><th id="579">579</th><td><i>      // -Any base register used other than ESP/RSP/R12D/R12. Using these as a</i></td></tr>
<tr><th id="580">580</th><td><i>      //  base always requires a SIB byte.</i></td></tr>
<tr><th id="581">581</th><td><i>      // -A scale other than 1 is used.</i></td></tr>
<tr><th id="582">582</th><td>      <b>if</b> (<a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibScale" title='llvm::X86Disassembler::InternalInstruction::sibScale' data-ref="llvm::X86Disassembler::InternalInstruction::sibScale">sibScale</a> != <var>1</var> ||</td></tr>
<tr><th id="583">583</th><td>          (<a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase">sibBase</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIBBase::SIB_BASE_NONE" title='llvm::X86Disassembler::SIBBase::SIB_BASE_NONE' data-ref="llvm::X86Disassembler::SIBBase::SIB_BASE_NONE">SIB_BASE_NONE</a> &amp;&amp; <a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> != <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_64BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_64BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_64BIT">MODE_64BIT</a>) ||</td></tr>
<tr><th id="584">584</th><td>          (<a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase">sibBase</a> != <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIBBase::SIB_BASE_NONE" title='llvm::X86Disassembler::SIBBase::SIB_BASE_NONE' data-ref="llvm::X86Disassembler::SIBBase::SIB_BASE_NONE">SIB_BASE_NONE</a> &amp;&amp;</td></tr>
<tr><th id="585">585</th><td>           <a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase">sibBase</a> != <a class="enum" href="X86DisassemblerDecoder.h.html#443" title='llvm::X86Disassembler::SIBBase::SIB_BASE_ESP' data-ref="llvm::X86Disassembler::SIBBase::SIB_BASE_ESP">SIB_BASE_ESP</a> &amp;&amp; <a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase">sibBase</a> != <a class="enum" href="X86DisassemblerDecoder.h.html#443" title='llvm::X86Disassembler::SIBBase::SIB_BASE_RSP' data-ref="llvm::X86Disassembler::SIBBase::SIB_BASE_RSP">SIB_BASE_RSP</a> &amp;&amp;</td></tr>
<tr><th id="586">586</th><td>           <a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase">sibBase</a> != <a class="enum" href="X86DisassemblerDecoder.h.html#443" title='llvm::X86Disassembler::SIBBase::SIB_BASE_R12D' data-ref="llvm::X86Disassembler::SIBBase::SIB_BASE_R12D">SIB_BASE_R12D</a> &amp;&amp; <a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase">sibBase</a> != <a class="enum" href="X86DisassemblerDecoder.h.html#443" title='llvm::X86Disassembler::SIBBase::SIB_BASE_R12' data-ref="llvm::X86Disassembler::SIBBase::SIB_BASE_R12">SIB_BASE_R12</a>)) {</td></tr>
<tr><th id="587">587</th><td>        indexReg = MCOperand::createReg(insn.addressSize == <var>4</var> ? X86::<span class='error' title="no member named &apos;EIZ&apos; in namespace &apos;llvm::X86&apos;">EIZ</span> :</td></tr>
<tr><th id="588">588</th><td>                                                                X86::<span class='error' title="no member named &apos;RIZ&apos; in namespace &apos;llvm::X86&apos;">RIZ</span>);</td></tr>
<tr><th id="589">589</th><td>      } <b>else</b></td></tr>
<tr><th id="590">590</th><td>        indexReg = MCOperand::createReg(X86::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::X86&apos;">NoRegister</span>);</td></tr>
<tr><th id="591">591</th><td>    }</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>    <a class="local col3 ref" href="#103scaleAmount" title='scaleAmount' data-ref="103scaleAmount">scaleAmount</a> <a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibScale" title='llvm::X86Disassembler::InternalInstruction::sibScale' data-ref="llvm::X86Disassembler::InternalInstruction::sibScale">sibScale</a>);</td></tr>
<tr><th id="594">594</th><td>  } <b>else</b> {</td></tr>
<tr><th id="595">595</th><td>    <b>switch</b> (<a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase">eaBase</a>) {</td></tr>
<tr><th id="596">596</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EABase::EA_BASE_NONE" title='llvm::X86Disassembler::EABase::EA_BASE_NONE' data-ref="llvm::X86Disassembler::EABase::EA_BASE_NONE">EA_BASE_NONE</a>:</td></tr>
<tr><th id="597">597</th><td>      <b>if</b> (<a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement">eaDisplacement</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_NONE" title='llvm::X86Disassembler::EA_DISP_NONE' data-ref="llvm::X86Disassembler::EA_DISP_NONE">EA_DISP_NONE</a>) {</td></tr>
<tr><th id="598">598</th><td>        <a class="macro" href="#106" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-disassembler&quot;)) { Debug(&quot;/root/cheri/llvm-project/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp&quot;, 598, &quot;EA_BASE_NONE and EA_DISP_NONE for ModR/M base&quot;); } } while (false);" data-ref="_M/debug">debug</a>(<q>"EA_BASE_NONE and EA_DISP_NONE for ModR/M base"</q>);</td></tr>
<tr><th id="599">599</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="600">600</th><td>      }</td></tr>
<tr><th id="601">601</th><td>      <b>if</b> (<a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode::MODE_64BIT" title='llvm::X86Disassembler::DisassemblerMode::MODE_64BIT' data-ref="llvm::X86Disassembler::DisassemblerMode::MODE_64BIT">MODE_64BIT</a>){</td></tr>
<tr><th id="602">602</th><td>        <a class="local col7 ref" href="#107pcrel" title='pcrel' data-ref="107pcrel">pcrel</a> = <a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::startLocation" title='llvm::X86Disassembler::InternalInstruction::startLocation' data-ref="llvm::X86Disassembler::InternalInstruction::startLocation">startLocation</a> +</td></tr>
<tr><th id="603">603</th><td>                <a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementOffset" title='llvm::X86Disassembler::InternalInstruction::displacementOffset' data-ref="llvm::X86Disassembler::InternalInstruction::displacementOffset">displacementOffset</a> + <a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementSize" title='llvm::X86Disassembler::InternalInstruction::displacementSize' data-ref="llvm::X86Disassembler::InternalInstruction::displacementSize">displacementSize</a>;</td></tr>
<tr><th id="604">604</th><td>        <a class="tu ref" href="#_ZL31tryAddingPcLoadReferenceCommentmmPKv" title='tryAddingPcLoadReferenceComment' data-use='c' data-ref="_ZL31tryAddingPcLoadReferenceCommentmmPKv">tryAddingPcLoadReferenceComment</a>(<a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::startLocation" title='llvm::X86Disassembler::InternalInstruction::startLocation' data-ref="llvm::X86Disassembler::InternalInstruction::startLocation">startLocation</a> +</td></tr>
<tr><th id="605">605</th><td>                                        <a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementOffset" title='llvm::X86Disassembler::InternalInstruction::displacementOffset' data-ref="llvm::X86Disassembler::InternalInstruction::displacementOffset">displacementOffset</a>,</td></tr>
<tr><th id="606">606</th><td>                                        <a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacement" title='llvm::X86Disassembler::InternalInstruction::displacement' data-ref="llvm::X86Disassembler::InternalInstruction::displacement">displacement</a> + <a class="local col7 ref" href="#107pcrel" title='pcrel' data-ref="107pcrel">pcrel</a>, <a class="local col1 ref" href="#101Dis" title='Dis' data-ref="101Dis">Dis</a>);</td></tr>
<tr><th id="607">607</th><td>        <i>// Section 2.2.1.6</i></td></tr>
<tr><th id="608">608</th><td>        baseReg = MCOperand::createReg(insn.addressSize == <var>4</var> ? X86::<span class='error' title="no member named &apos;EIP&apos; in namespace &apos;llvm::X86&apos;">EIP</span> :</td></tr>
<tr><th id="609">609</th><td>                                                               X86::<span class='error' title="no member named &apos;RIP&apos; in namespace &apos;llvm::X86&apos;">RIP</span>);</td></tr>
<tr><th id="610">610</th><td>      }</td></tr>
<tr><th id="611">611</th><td>      <b>else</b></td></tr>
<tr><th id="612">612</th><td>        baseReg = MCOperand::createReg(X86::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::X86&apos;">NoRegister</span>);</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td>      indexReg = MCOperand::createReg(X86::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::X86&apos;">NoRegister</span>);</td></tr>
<tr><th id="615">615</th><td>      <b>break</b>;</td></tr>
<tr><th id="616">616</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#416" title='llvm::X86Disassembler::EABase::EA_BASE_BX_SI' data-ref="llvm::X86Disassembler::EABase::EA_BASE_BX_SI">EA_BASE_BX_SI</a>:</td></tr>
<tr><th id="617">617</th><td>      baseReg = MCOperand::createReg(X86::<span class='error' title="no member named &apos;BX&apos; in namespace &apos;llvm::X86&apos;">BX</span>);</td></tr>
<tr><th id="618">618</th><td>      indexReg = MCOperand::createReg(X86::<span class='error' title="no member named &apos;SI&apos; in namespace &apos;llvm::X86&apos;">SI</span>);</td></tr>
<tr><th id="619">619</th><td>      <b>break</b>;</td></tr>
<tr><th id="620">620</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#416" title='llvm::X86Disassembler::EABase::EA_BASE_BX_DI' data-ref="llvm::X86Disassembler::EABase::EA_BASE_BX_DI">EA_BASE_BX_DI</a>:</td></tr>
<tr><th id="621">621</th><td>      baseReg = MCOperand::createReg(X86::<span class='error' title="no member named &apos;BX&apos; in namespace &apos;llvm::X86&apos;">BX</span>);</td></tr>
<tr><th id="622">622</th><td>      indexReg = MCOperand::createReg(X86::<span class='error' title="no member named &apos;DI&apos; in namespace &apos;llvm::X86&apos;">DI</span>);</td></tr>
<tr><th id="623">623</th><td>      <b>break</b>;</td></tr>
<tr><th id="624">624</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#416" title='llvm::X86Disassembler::EABase::EA_BASE_BP_SI' data-ref="llvm::X86Disassembler::EABase::EA_BASE_BP_SI">EA_BASE_BP_SI</a>:</td></tr>
<tr><th id="625">625</th><td>      baseReg = MCOperand::createReg(X86::<span class='error' title="no member named &apos;BP&apos; in namespace &apos;llvm::X86&apos;">BP</span>);</td></tr>
<tr><th id="626">626</th><td>      indexReg = MCOperand::createReg(X86::<span class='error' title="no member named &apos;SI&apos; in namespace &apos;llvm::X86&apos;">SI</span>);</td></tr>
<tr><th id="627">627</th><td>      <b>break</b>;</td></tr>
<tr><th id="628">628</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#416" title='llvm::X86Disassembler::EABase::EA_BASE_BP_DI' data-ref="llvm::X86Disassembler::EABase::EA_BASE_BP_DI">EA_BASE_BP_DI</a>:</td></tr>
<tr><th id="629">629</th><td>      baseReg = MCOperand::createReg(X86::<span class='error' title="no member named &apos;BP&apos; in namespace &apos;llvm::X86&apos;">BP</span>);</td></tr>
<tr><th id="630">630</th><td>      indexReg = MCOperand::createReg(X86::<span class='error' title="no member named &apos;DI&apos; in namespace &apos;llvm::X86&apos;">DI</span>);</td></tr>
<tr><th id="631">631</th><td>      <b>break</b>;</td></tr>
<tr><th id="632">632</th><td>    <b>default</b>:</td></tr>
<tr><th id="633">633</th><td>      indexReg = MCOperand::createReg(X86::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::X86&apos;">NoRegister</span>);</td></tr>
<tr><th id="634">634</th><td>      <b>switch</b> (<a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase">eaBase</a>) {</td></tr>
<tr><th id="635">635</th><td>      <b>default</b>:</td></tr>
<tr><th id="636">636</th><td>        <a class="macro" href="#106" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-disassembler&quot;)) { Debug(&quot;/root/cheri/llvm-project/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp&quot;, 636, &quot;Unexpected eaBase&quot;); } } while (false);" data-ref="_M/debug">debug</a>(<q>"Unexpected eaBase"</q>);</td></tr>
<tr><th id="637">637</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="638">638</th><td>        <i>// Here, we will use the fill-ins defined above.  However,</i></td></tr>
<tr><th id="639">639</th><td><i>        //   BX_SI, BX_DI, BP_SI, and BP_DI are all handled above and</i></td></tr>
<tr><th id="640">640</th><td><i>        //   sib and sib64 were handled in the top-level if, so they're only</i></td></tr>
<tr><th id="641">641</th><td><i>        //   placeholders to keep the compiler happy.</i></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/ENTRY" data-ref="_M/ENTRY">ENTRY</dfn>(x)                                        \</u></td></tr>
<tr><th id="643">643</th><td><u>      case EA_BASE_##x:                                 \</u></td></tr>
<tr><th id="644">644</th><td><u>        <a class="local col2 ref" href="#102baseReg" title='baseReg' data-ref="102baseReg">baseReg</a> <a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(X86::x); break;</u></td></tr>
<tr><th id="645">645</th><td>      <a class="macro" href="X86DisassemblerDecoder.h.html#383" title="case EA_BASE_BX_SI: baseReg = MCOperand::createReg(X86::BX_SI); break; case EA_BASE_BX_DI: baseReg = MCOperand::createReg(X86::BX_DI); break; case EA_BASE_BP_SI: baseReg = MCOperand::createReg(X86::BP_SI); break; case EA_BASE_BP_DI: baseReg = MCOperand::createReg(X86::BP_DI); break; case EA_BASE_SI: baseReg = MCOperand::createReg(X86::SI); break; case EA_BASE_DI: baseReg = MCOperand::createReg(X86::DI); break; case EA_BASE_BP: baseReg = MCOperand::createReg(X86::BP); break; case EA_BASE_BX: baseReg = MCOperand::createReg(X86::BX); break; case EA_BASE_R8W: baseReg = MCOperand::createReg(X86::R8W); break; case EA_BASE_R9W: baseReg = MCOperand::createReg(X86::R9W); break; case EA_BASE_R10W: baseReg = MCOperand::createReg(X86::R10W); break; case EA_BASE_R11W: baseReg = MCOperand::createReg(X86::R11W); break; case EA_BASE_R12W: baseReg = MCOperand::createReg(X86::R12W); break; case EA_BASE_R13W: baseReg = MCOperand::createReg(X86::R13W); break; case EA_BASE_R14W: baseReg = MCOperand::createReg(X86::R14W); break; case EA_BASE_R15W: baseReg = MCOperand::createReg(X86::R15W); break; case EA_BASE_EAX: baseReg = MCOperand::createReg(X86::EAX); break; case EA_BASE_ECX: baseReg = MCOperand::createReg(X86::ECX); break; case EA_BASE_EDX: baseReg = MCOperand::createReg(X86::EDX); break; case EA_BASE_EBX: baseReg = MCOperand::createReg(X86::EBX); break; case EA_BASE_sib: baseReg = MCOperand::createReg(X86::sib); break; case EA_BASE_EBP: baseReg = MCOperand::createReg(X86::EBP); break; case EA_BASE_ESI: baseReg = MCOperand::createReg(X86::ESI); break; case EA_BASE_EDI: baseReg = MCOperand::createReg(X86::EDI); break; case EA_BASE_R8D: baseReg = MCOperand::createReg(X86::R8D); break; case EA_BASE_R9D: baseReg = MCOperand::createReg(X86::R9D); break; case EA_BASE_R10D: baseReg = MCOperand::createReg(X86::R10D); break; case EA_BASE_R11D: baseReg = MCOperand::createReg(X86::R11D); break; case EA_BASE_R12D: baseReg = MCOperand::createReg(X86::R12D); break; case EA_BASE_R13D: baseReg = MCOperand::createReg(X86::R13D); break; case EA_BASE_R14D: baseReg = MCOperand::createReg(X86::R14D); break; case EA_BASE_R15D: baseReg = MCOperand::createReg(X86::R15D); break; case EA_BASE_RAX: baseReg = MCOperand::createReg(X86::RAX); break; case EA_BASE_RCX: baseReg = MCOperand::createReg(X86::RCX); break; case EA_BASE_RDX: baseReg = MCOperand::createReg(X86::RDX); break; case EA_BASE_RBX: baseReg = MCOperand::createReg(X86::RBX); break; case EA_BASE_sib64: baseReg = MCOperand::createReg(X86::sib64); break; case EA_BASE_RBP: baseReg = MCOperand::createReg(X86::RBP); break; case EA_BASE_RSI: baseReg = MCOperand::createReg(X86::RSI); break; case EA_BASE_RDI: baseReg = MCOperand::createReg(X86::RDI); break; case EA_BASE_R8: baseReg = MCOperand::createReg(X86::R8); break; case EA_BASE_R9: baseReg = MCOperand::createReg(X86::R9); break; case EA_BASE_R10: baseReg = MCOperand::createReg(X86::R10); break; case EA_BASE_R11: baseReg = MCOperand::createReg(X86::R11); break; case EA_BASE_R12: baseReg = MCOperand::createReg(X86::R12); break; case EA_BASE_R13: baseReg = MCOperand::createReg(X86::R13); break; case EA_BASE_R14: baseReg = MCOperand::createReg(X86::R14); break; case EA_BASE_R15: baseReg = MCOperand::createReg(X86::R15); break;" data-ref="_M/ALL_EA_BASES">ALL_EA_BASES</a></td></tr>
<tr><th id="646">646</th><td><u>#undef <a class="macro" href="#642" data-ref="_M/ENTRY">ENTRY</a></u></td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/ENTRY" data-ref="_M/ENTRY">ENTRY</dfn>(x) case EA_REG_##x:</u></td></tr>
<tr><th id="648">648</th><td>      <a class="macro" href="X86DisassemblerDecoder.h.html#392" title="case EA_REG_AL: case EA_REG_CL: case EA_REG_DL: case EA_REG_BL: case EA_REG_AH: case EA_REG_CH: case EA_REG_DH: case EA_REG_BH: case EA_REG_R8B: case EA_REG_R9B: case EA_REG_R10B: case EA_REG_R11B: case EA_REG_R12B: case EA_REG_R13B: case EA_REG_R14B: case EA_REG_R15B: case EA_REG_SPL: case EA_REG_BPL: case EA_REG_SIL: case EA_REG_DIL: case EA_REG_AX: case EA_REG_CX: case EA_REG_DX: case EA_REG_BX: case EA_REG_SP: case EA_REG_BP: case EA_REG_SI: case EA_REG_DI: case EA_REG_R8W: case EA_REG_R9W: case EA_REG_R10W: case EA_REG_R11W: case EA_REG_R12W: case EA_REG_R13W: case EA_REG_R14W: case EA_REG_R15W: case EA_REG_EAX: case EA_REG_ECX: case EA_REG_EDX: case EA_REG_EBX: case EA_REG_ESP: case EA_REG_EBP: case EA_REG_ESI: case EA_REG_EDI: case EA_REG_R8D: case EA_REG_R9D: case EA_REG_R10D: case EA_REG_R11D: case EA_REG_R12D: case EA_REG_R13D: case EA_REG_R14D: case EA_REG_R15D: case EA_REG_RAX: case EA_REG_RCX: case EA_REG_RDX: case EA_REG_RBX: case EA_REG_RSP: case EA_REG_RBP: case EA_REG_RSI: case EA_REG_RDI: case EA_REG_R8: case EA_REG_R9: case EA_REG_R10: case EA_REG_R11: case EA_REG_R12: case EA_REG_R13: case EA_REG_R14: case EA_REG_R15: case EA_REG_MM0: case EA_REG_MM1: case EA_REG_MM2: case EA_REG_MM3: case EA_REG_MM4: case EA_REG_MM5: case EA_REG_MM6: case EA_REG_MM7: case EA_REG_XMM0: case EA_REG_XMM1: case EA_REG_XMM2: case EA_REG_XMM3: case EA_REG_XMM4: case EA_REG_XMM5: case EA_REG_XMM6: case EA_REG_XMM7: case EA_REG_XMM8: case EA_REG_XMM9: case EA_REG_XMM10: case EA_REG_XMM11: case EA_REG_XMM12: case EA_REG_XMM13: case EA_REG_XMM14: case EA_REG_XMM15: case EA_REG_XMM16: case EA_REG_XMM17: case EA_REG_XMM18: case EA_REG_XMM19: case EA_REG_XMM20: case EA_REG_XMM21: case EA_REG_XMM22: case EA_REG_XMM23: case EA_REG_XMM24: case EA_REG_XMM25: case EA_REG_XMM26: case EA_REG_XMM27: case EA_REG_XMM28: case EA_REG_XMM29: case EA_REG_XMM30: case EA_REG_XMM31: case EA_REG_YMM0: case EA_REG_YMM1: case EA_REG_YMM2: case EA_REG_YMM3: case EA_REG_YMM4: case EA_REG_YMM5: case EA_REG_YMM6: case EA_REG_YMM7: case EA_REG_YMM8: case EA_REG_YMM9: case EA_REG_YMM10: case EA_REG_YMM11: case EA_REG_YMM12: case EA_REG_YMM13: case EA_REG_YMM14: case EA_REG_YMM15: case EA_REG_YMM16: case EA_REG_YMM17: case EA_REG_YMM18: case EA_REG_YMM19: case EA_REG_YMM20: case EA_REG_YMM21: case EA_REG_YMM22: case EA_REG_YMM23: case EA_REG_YMM24: case EA_REG_YMM25: case EA_REG_YMM26: case EA_REG_YMM27: case EA_REG_YMM28: case EA_REG_YMM29: case EA_REG_YMM30: case EA_REG_YMM31: case EA_REG_ZMM0: case EA_REG_ZMM1: case EA_REG_ZMM2: case EA_REG_ZMM3: case EA_REG_ZMM4: case EA_REG_ZMM5: case EA_REG_ZMM6: case EA_REG_ZMM7: case EA_REG_ZMM8: case EA_REG_ZMM9: case EA_REG_ZMM10: case EA_REG_ZMM11: case EA_REG_ZMM12: case EA_REG_ZMM13: case EA_REG_ZMM14: case EA_REG_ZMM15: case EA_REG_ZMM16: case EA_REG_ZMM17: case EA_REG_ZMM18: case EA_REG_ZMM19: case EA_REG_ZMM20: case EA_REG_ZMM21: case EA_REG_ZMM22: case EA_REG_ZMM23: case EA_REG_ZMM24: case EA_REG_ZMM25: case EA_REG_ZMM26: case EA_REG_ZMM27: case EA_REG_ZMM28: case EA_REG_ZMM29: case EA_REG_ZMM30: case EA_REG_ZMM31: case EA_REG_K0: case EA_REG_K1: case EA_REG_K2: case EA_REG_K3: case EA_REG_K4: case EA_REG_K5: case EA_REG_K6: case EA_REG_K7: case EA_REG_K0_K1: case EA_REG_K2_K3: case EA_REG_K4_K5: case EA_REG_K6_K7: case EA_REG_ES: case EA_REG_CS: case EA_REG_SS: case EA_REG_DS: case EA_REG_FS: case EA_REG_GS: case EA_REG_DR0: case EA_REG_DR1: case EA_REG_DR2: case EA_REG_DR3: case EA_REG_DR4: case EA_REG_DR5: case EA_REG_DR6: case EA_REG_DR7: case EA_REG_DR8: case EA_REG_DR9: case EA_REG_DR10: case EA_REG_DR11: case EA_REG_DR12: case EA_REG_DR13: case EA_REG_DR14: case EA_REG_DR15: case EA_REG_CR0: case EA_REG_CR1: case EA_REG_CR2: case EA_REG_CR3: case EA_REG_CR4: case EA_REG_CR5: case EA_REG_CR6: case EA_REG_CR7: case EA_REG_CR8: case EA_REG_CR9: case EA_REG_CR10: case EA_REG_CR11: case EA_REG_CR12: case EA_REG_CR13: case EA_REG_CR14: case EA_REG_CR15: case EA_REG_BND0: case EA_REG_BND1: case EA_REG_BND2: case EA_REG_BND3: case EA_REG_RIP:" data-ref="_M/ALL_REGS">ALL_REGS</a></td></tr>
<tr><th id="649">649</th><td><u>#undef <a class="macro" href="#647" data-ref="_M/ENTRY">ENTRY</a></u></td></tr>
<tr><th id="650">650</th><td>        <a class="macro" href="#106" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-disassembler&quot;)) { Debug(&quot;/root/cheri/llvm-project/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp&quot;, 651, &quot;A R/M memory operand may not be a register; &quot; &quot;the base field must be a base.&quot;); } } while (false);" data-ref="_M/debug">debug</a>(<q>"A R/M memory operand may not be a register; "</q></td></tr>
<tr><th id="651">651</th><td>              <q>"the base field must be a base."</q>);</td></tr>
<tr><th id="652">652</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="653">653</th><td>      }</td></tr>
<tr><th id="654">654</th><td>    }</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>    <a class="local col3 ref" href="#103scaleAmount" title='scaleAmount' data-ref="103scaleAmount">scaleAmount</a> <a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<var>1</var>);</td></tr>
<tr><th id="657">657</th><td>  }</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td>  <a class="local col5 ref" href="#105displacement" title='displacement' data-ref="105displacement">displacement</a> <a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacement" title='llvm::X86Disassembler::InternalInstruction::displacement' data-ref="llvm::X86Disassembler::InternalInstruction::displacement">displacement</a>);</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>  <a class="local col6 ref" href="#106segmentReg" title='segmentReg' data-ref="106segmentReg">segmentReg</a> <a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="tu ref" href="#segmentRegnums" title='segmentRegnums' data-use='r' data-ref="segmentRegnums">segmentRegnums</a>[<a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::segmentOverride" title='llvm::X86Disassembler::InternalInstruction::segmentOverride' data-ref="llvm::X86Disassembler::InternalInstruction::segmentOverride">segmentOverride</a>]);</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>  <a class="local col9 ref" href="#99mcInst" title='mcInst' data-ref="99mcInst">mcInst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col2 ref" href="#102baseReg" title='baseReg' data-ref="102baseReg">baseReg</a>);</td></tr>
<tr><th id="664">664</th><td>  <a class="local col9 ref" href="#99mcInst" title='mcInst' data-ref="99mcInst">mcInst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col3 ref" href="#103scaleAmount" title='scaleAmount' data-ref="103scaleAmount">scaleAmount</a>);</td></tr>
<tr><th id="665">665</th><td>  <a class="local col9 ref" href="#99mcInst" title='mcInst' data-ref="99mcInst">mcInst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col4 ref" href="#104indexReg" title='indexReg' data-ref="104indexReg">indexReg</a>);</td></tr>
<tr><th id="666">666</th><td>  <b>if</b>(!<a class="tu ref" href="#_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE" title='tryAddingSymbolicOperand' data-use='c' data-ref="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">tryAddingSymbolicOperand</a>(<a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacement" title='llvm::X86Disassembler::InternalInstruction::displacement' data-ref="llvm::X86Disassembler::InternalInstruction::displacement">displacement</a> + <a class="local col7 ref" href="#107pcrel" title='pcrel' data-ref="107pcrel">pcrel</a>, <b>false</b>,</td></tr>
<tr><th id="667">667</th><td>                               <a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::startLocation" title='llvm::X86Disassembler::InternalInstruction::startLocation' data-ref="llvm::X86Disassembler::InternalInstruction::startLocation">startLocation</a>, <a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementOffset" title='llvm::X86Disassembler::InternalInstruction::displacementOffset' data-ref="llvm::X86Disassembler::InternalInstruction::displacementOffset">displacementOffset</a>,</td></tr>
<tr><th id="668">668</th><td>                               <a class="local col0 ref" href="#100insn" title='insn' data-ref="100insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementSize" title='llvm::X86Disassembler::InternalInstruction::displacementSize' data-ref="llvm::X86Disassembler::InternalInstruction::displacementSize">displacementSize</a>, <span class='refarg'><a class="local col9 ref" href="#99mcInst" title='mcInst' data-ref="99mcInst">mcInst</a></span>, <a class="local col1 ref" href="#101Dis" title='Dis' data-ref="101Dis">Dis</a>))</td></tr>
<tr><th id="669">669</th><td>    <a class="local col9 ref" href="#99mcInst" title='mcInst' data-ref="99mcInst">mcInst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col5 ref" href="#105displacement" title='displacement' data-ref="105displacement">displacement</a>);</td></tr>
<tr><th id="670">670</th><td>  <a class="local col9 ref" href="#99mcInst" title='mcInst' data-ref="99mcInst">mcInst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col6 ref" href="#106segmentReg" title='segmentReg' data-ref="106segmentReg">segmentReg</a>);</td></tr>
<tr><th id="671">671</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="672">672</th><td>}</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td><i class="doc" data-doc="_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// translateRM - Translates an operand stored in the R/M (and possibly SIB)</i></td></tr>
<tr><th id="675">675</th><td><i class="doc" data-doc="_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">///   byte of an instruction to LLVM form, and appends it to an MCInst.</i></td></tr>
<tr><th id="676">676</th><td><i class="doc" data-doc="_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">///</i></td></tr>
<tr><th id="677">677</th><td><i class="doc" data-doc="_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">mcInst</span>       - The MCInst to append to.</i></td></tr>
<tr><th id="678">678</th><td><i class="doc" data-doc="_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">operand</span>      - The operand, as stored in the descriptor table.</i></td></tr>
<tr><th id="679">679</th><td><i class="doc" data-doc="_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">insn</span>         - The instruction to extract Mod, R/M, and SIB fields</i></td></tr>
<tr><th id="680">680</th><td><i class="doc" data-doc="_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">///                       from.</i></td></tr>
<tr><th id="681">681</th><td><i class="doc" data-doc="_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@return</span>             - 0 on success; nonzero otherwise</i></td></tr>
<tr><th id="682">682</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE" title='translateRM' data-type='bool translateRM(llvm::MCInst &amp; mcInst, const llvm::X86Disassembler::OperandSpecifier &amp; operand, llvm::X86Disassembler::InternalInstruction &amp; insn, const llvm::MCDisassembler * Dis)' data-ref="_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">translateRM</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="108mcInst" title='mcInst' data-type='llvm::MCInst &amp;' data-ref="108mcInst">mcInst</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier" title='llvm::X86Disassembler::OperandSpecifier' data-ref="llvm::X86Disassembler::OperandSpecifier">OperandSpecifier</a> &amp;<dfn class="local col9 decl" id="109operand" title='operand' data-type='const llvm::X86Disassembler::OperandSpecifier &amp;' data-ref="109operand">operand</dfn>,</td></tr>
<tr><th id="683">683</th><td>                        <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a> &amp;<dfn class="local col0 decl" id="110insn" title='insn' data-type='llvm::X86Disassembler::InternalInstruction &amp;' data-ref="110insn">insn</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a> *<dfn class="local col1 decl" id="111Dis" title='Dis' data-type='const llvm::MCDisassembler *' data-ref="111Dis">Dis</dfn>) {</td></tr>
<tr><th id="684">684</th><td>  <b>switch</b> (<a class="local col9 ref" href="#109operand" title='operand' data-ref="109operand">operand</a>.<a class="ref" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::type" title='llvm::X86Disassembler::OperandSpecifier::type' data-ref="llvm::X86Disassembler::OperandSpecifier::type">type</a>) {</td></tr>
<tr><th id="685">685</th><td>  <b>default</b>:</td></tr>
<tr><th id="686">686</th><td>    <a class="macro" href="#106" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-disassembler&quot;)) { Debug(&quot;/root/cheri/llvm-project/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp&quot;, 686, &quot;Unexpected type for a R/M operand&quot;); } } while (false);" data-ref="_M/debug">debug</a>(<q>"Unexpected type for a R/M operand"</q>);</td></tr>
<tr><th id="687">687</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="688">688</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_R8' data-ref="llvm::X86Disassembler::OperandType::TYPE_R8">TYPE_R8</a>:</td></tr>
<tr><th id="689">689</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_R16' data-ref="llvm::X86Disassembler::OperandType::TYPE_R16">TYPE_R16</a>:</td></tr>
<tr><th id="690">690</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_R32' data-ref="llvm::X86Disassembler::OperandType::TYPE_R32">TYPE_R32</a>:</td></tr>
<tr><th id="691">691</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_R64' data-ref="llvm::X86Disassembler::OperandType::TYPE_R64">TYPE_R64</a>:</td></tr>
<tr><th id="692">692</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_Rv' data-ref="llvm::X86Disassembler::OperandType::TYPE_Rv">TYPE_Rv</a>:</td></tr>
<tr><th id="693">693</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MM64' data-ref="llvm::X86Disassembler::OperandType::TYPE_MM64">TYPE_MM64</a>:</td></tr>
<tr><th id="694">694</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_XMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_XMM">TYPE_XMM</a>:</td></tr>
<tr><th id="695">695</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_YMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_YMM">TYPE_YMM</a>:</td></tr>
<tr><th id="696">696</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_ZMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_ZMM">TYPE_ZMM</a>:</td></tr>
<tr><th id="697">697</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_VK_PAIR' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK_PAIR">TYPE_VK_PAIR</a>:</td></tr>
<tr><th id="698">698</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_VK' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK">TYPE_VK</a>:</td></tr>
<tr><th id="699">699</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_DEBUGREG' data-ref="llvm::X86Disassembler::OperandType::TYPE_DEBUGREG">TYPE_DEBUGREG</a>:</td></tr>
<tr><th id="700">700</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_CONTROLREG' data-ref="llvm::X86Disassembler::OperandType::TYPE_CONTROLREG">TYPE_CONTROLREG</a>:</td></tr>
<tr><th id="701">701</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_BNDR' data-ref="llvm::X86Disassembler::OperandType::TYPE_BNDR">TYPE_BNDR</a>:</td></tr>
<tr><th id="702">702</th><td>    <b>return</b> <a class="tu ref" href="#_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE" title='translateRMRegister' data-use='c' data-ref="_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">translateRMRegister</a>(<span class='refarg'><a class="local col8 ref" href="#108mcInst" title='mcInst' data-ref="108mcInst">mcInst</a></span>, <span class='refarg'><a class="local col0 ref" href="#110insn" title='insn' data-ref="110insn">insn</a></span>);</td></tr>
<tr><th id="703">703</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_M' data-ref="llvm::X86Disassembler::OperandType::TYPE_M">TYPE_M</a>:</td></tr>
<tr><th id="704">704</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MVSIBX' data-ref="llvm::X86Disassembler::OperandType::TYPE_MVSIBX">TYPE_MVSIBX</a>:</td></tr>
<tr><th id="705">705</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MVSIBY' data-ref="llvm::X86Disassembler::OperandType::TYPE_MVSIBY">TYPE_MVSIBY</a>:</td></tr>
<tr><th id="706">706</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MVSIBZ' data-ref="llvm::X86Disassembler::OperandType::TYPE_MVSIBZ">TYPE_MVSIBZ</a>:</td></tr>
<tr><th id="707">707</th><td>    <b>return</b> <a class="tu ref" href="#_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE" title='translateRMMemory' data-use='c' data-ref="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">translateRMMemory</a>(<span class='refarg'><a class="local col8 ref" href="#108mcInst" title='mcInst' data-ref="108mcInst">mcInst</a></span>, <span class='refarg'><a class="local col0 ref" href="#110insn" title='insn' data-ref="110insn">insn</a></span>, <a class="local col1 ref" href="#111Dis" title='Dis' data-ref="111Dis">Dis</a>);</td></tr>
<tr><th id="708">708</th><td>  }</td></tr>
<tr><th id="709">709</th><td>}</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td><i class="doc" data-doc="_ZL19translateFPRegisterRN4llvm6MCInstEh">/// translateFPRegister - Translates a stack position on the FPU stack to its</i></td></tr>
<tr><th id="712">712</th><td><i class="doc" data-doc="_ZL19translateFPRegisterRN4llvm6MCInstEh">///   LLVM form, and appends it to an MCInst.</i></td></tr>
<tr><th id="713">713</th><td><i class="doc" data-doc="_ZL19translateFPRegisterRN4llvm6MCInstEh">///</i></td></tr>
<tr><th id="714">714</th><td><i class="doc" data-doc="_ZL19translateFPRegisterRN4llvm6MCInstEh">/// <span class="command">@param</span> <span class="arg">mcInst</span>       - The MCInst to append to.</i></td></tr>
<tr><th id="715">715</th><td><i class="doc" data-doc="_ZL19translateFPRegisterRN4llvm6MCInstEh">/// <span class="command">@param</span> <span class="arg">stackPos</span>     - The stack position to translate.</i></td></tr>
<tr><th id="716">716</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL19translateFPRegisterRN4llvm6MCInstEh" title='translateFPRegister' data-type='void translateFPRegister(llvm::MCInst &amp; mcInst, uint8_t stackPos)' data-ref="_ZL19translateFPRegisterRN4llvm6MCInstEh">translateFPRegister</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="112mcInst" title='mcInst' data-type='llvm::MCInst &amp;' data-ref="112mcInst">mcInst</dfn>,</td></tr>
<tr><th id="717">717</th><td>                                <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col3 decl" id="113stackPos" title='stackPos' data-type='uint8_t' data-ref="113stackPos">stackPos</dfn>) {</td></tr>
<tr><th id="718">718</th><td>  mcInst.addOperand(MCOperand::createReg(X86::<span class='error' title="no member named &apos;ST0&apos; in namespace &apos;llvm::X86&apos;">ST0</span> + stackPos));</td></tr>
<tr><th id="719">719</th><td>}</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td><i class="doc" data-doc="_ZL21translateMaskRegisterRN4llvm6MCInstEh">/// translateMaskRegister - Translates a 3-bit mask register number to</i></td></tr>
<tr><th id="722">722</th><td><i class="doc" data-doc="_ZL21translateMaskRegisterRN4llvm6MCInstEh">///   LLVM form, and appends it to an MCInst.</i></td></tr>
<tr><th id="723">723</th><td><i class="doc" data-doc="_ZL21translateMaskRegisterRN4llvm6MCInstEh">///</i></td></tr>
<tr><th id="724">724</th><td><i class="doc" data-doc="_ZL21translateMaskRegisterRN4llvm6MCInstEh">/// <span class="command">@param</span> <span class="arg">mcInst</span>       - The MCInst to append to.</i></td></tr>
<tr><th id="725">725</th><td><i class="doc" data-doc="_ZL21translateMaskRegisterRN4llvm6MCInstEh">/// <span class="command">@param</span> <span class="arg">maskRegNum</span>   - Number of mask register from 0 to 7.</i></td></tr>
<tr><th id="726">726</th><td><i class="doc" data-doc="_ZL21translateMaskRegisterRN4llvm6MCInstEh">/// <span class="command">@return</span>             - false on success; true otherwise.</i></td></tr>
<tr><th id="727">727</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL21translateMaskRegisterRN4llvm6MCInstEh" title='translateMaskRegister' data-type='bool translateMaskRegister(llvm::MCInst &amp; mcInst, uint8_t maskRegNum)' data-ref="_ZL21translateMaskRegisterRN4llvm6MCInstEh">translateMaskRegister</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="114mcInst" title='mcInst' data-type='llvm::MCInst &amp;' data-ref="114mcInst">mcInst</dfn>,</td></tr>
<tr><th id="728">728</th><td>                                <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col5 decl" id="115maskRegNum" title='maskRegNum' data-type='uint8_t' data-ref="115maskRegNum">maskRegNum</dfn>) {</td></tr>
<tr><th id="729">729</th><td>  <b>if</b> (<a class="local col5 ref" href="#115maskRegNum" title='maskRegNum' data-ref="115maskRegNum">maskRegNum</a> &gt;= <var>8</var>) {</td></tr>
<tr><th id="730">730</th><td>    <a class="macro" href="#106" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-disassembler&quot;)) { Debug(&quot;/root/cheri/llvm-project/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp&quot;, 730, &quot;Invalid mask register number&quot;); } } while (false);" data-ref="_M/debug">debug</a>(<q>"Invalid mask register number"</q>);</td></tr>
<tr><th id="731">731</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="732">732</th><td>  }</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td>  mcInst.addOperand(MCOperand::createReg(X86::<span class='error' title="no member named &apos;K0&apos; in namespace &apos;llvm::X86&apos;">K0</span> + maskRegNum));</td></tr>
<tr><th id="735">735</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="736">736</th><td>}</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td><i class="doc" data-doc="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// translateOperand - Translates an operand stored in an internal instruction</i></td></tr>
<tr><th id="739">739</th><td><i class="doc" data-doc="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">///   to LLVM's format and appends it to an MCInst.</i></td></tr>
<tr><th id="740">740</th><td><i class="doc" data-doc="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">///</i></td></tr>
<tr><th id="741">741</th><td><i class="doc" data-doc="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">mcInst</span>       - The MCInst to append to.</i></td></tr>
<tr><th id="742">742</th><td><i class="doc" data-doc="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">operand</span>      - The operand, as stored in the descriptor table.</i></td></tr>
<tr><th id="743">743</th><td><i class="doc" data-doc="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">insn</span>         - The internal instruction.</i></td></tr>
<tr><th id="744">744</th><td><i class="doc" data-doc="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@return</span>             - false on success; true otherwise.</i></td></tr>
<tr><th id="745">745</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE" title='translateOperand' data-type='bool translateOperand(llvm::MCInst &amp; mcInst, const llvm::X86Disassembler::OperandSpecifier &amp; operand, llvm::X86Disassembler::InternalInstruction &amp; insn, const llvm::MCDisassembler * Dis)' data-ref="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">translateOperand</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="116mcInst" title='mcInst' data-type='llvm::MCInst &amp;' data-ref="116mcInst">mcInst</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier" title='llvm::X86Disassembler::OperandSpecifier' data-ref="llvm::X86Disassembler::OperandSpecifier">OperandSpecifier</a> &amp;<dfn class="local col7 decl" id="117operand" title='operand' data-type='const llvm::X86Disassembler::OperandSpecifier &amp;' data-ref="117operand">operand</dfn>,</td></tr>
<tr><th id="746">746</th><td>                             <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a> &amp;<dfn class="local col8 decl" id="118insn" title='insn' data-type='llvm::X86Disassembler::InternalInstruction &amp;' data-ref="118insn">insn</dfn>,</td></tr>
<tr><th id="747">747</th><td>                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a> *<dfn class="local col9 decl" id="119Dis" title='Dis' data-type='const llvm::MCDisassembler *' data-ref="119Dis">Dis</dfn>) {</td></tr>
<tr><th id="748">748</th><td>  <b>switch</b> (<a class="local col7 ref" href="#117operand" title='operand' data-ref="117operand">operand</a>.<a class="ref" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::encoding" title='llvm::X86Disassembler::OperandSpecifier::encoding' data-ref="llvm::X86Disassembler::OperandSpecifier::encoding">encoding</a>) {</td></tr>
<tr><th id="749">749</th><td>  <b>default</b>:</td></tr>
<tr><th id="750">750</th><td>    <a class="macro" href="#106" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-disassembler&quot;)) { Debug(&quot;/root/cheri/llvm-project/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp&quot;, 750, &quot;Unhandled operand encoding during translation&quot;); } } while (false);" data-ref="_M/debug">debug</a>(<q>"Unhandled operand encoding during translation"</q>);</td></tr>
<tr><th id="751">751</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="752">752</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>:</td></tr>
<tr><th id="753">753</th><td>    <a class="tu ref" href="#_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE" title='translateRegister' data-use='c' data-ref="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE">translateRegister</a>(<span class='refarg'><a class="local col6 ref" href="#116mcInst" title='mcInst' data-ref="116mcInst">mcInst</a></span>, <a class="local col8 ref" href="#118insn" title='insn' data-ref="118insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::reg" title='llvm::X86Disassembler::InternalInstruction::reg' data-ref="llvm::X86Disassembler::InternalInstruction::reg">reg</a>);</td></tr>
<tr><th id="754">754</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="755">755</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_WRITEMASK' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_WRITEMASK">ENCODING_WRITEMASK</a>:</td></tr>
<tr><th id="756">756</th><td>    <b>return</b> <a class="tu ref" href="#_ZL21translateMaskRegisterRN4llvm6MCInstEh" title='translateMaskRegister' data-use='c' data-ref="_ZL21translateMaskRegisterRN4llvm6MCInstEh">translateMaskRegister</a>(<span class='refarg'><a class="local col6 ref" href="#116mcInst" title='mcInst' data-ref="116mcInst">mcInst</a></span>, <a class="local col8 ref" href="#118insn" title='insn' data-ref="118insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::writemask" title='llvm::X86Disassembler::InternalInstruction::writemask' data-ref="llvm::X86Disassembler::InternalInstruction::writemask">writemask</a>);</td></tr>
<tr><th id="757">757</th><td>  <a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#341" title="case ENCODING_RM: case ENCODING_RM_CD2: case ENCODING_RM_CD4: case ENCODING_RM_CD8: case ENCODING_RM_CD16: case ENCODING_RM_CD32: case ENCODING_RM_CD64" data-ref="_M/CASE_ENCODING_RM">CASE_ENCODING_RM</a>:</td></tr>
<tr><th id="758">758</th><td>  <a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#350" title="case ENCODING_VSIB: case ENCODING_VSIB_CD2: case ENCODING_VSIB_CD4: case ENCODING_VSIB_CD8: case ENCODING_VSIB_CD16: case ENCODING_VSIB_CD32: case ENCODING_VSIB_CD64" data-ref="_M/CASE_ENCODING_VSIB">CASE_ENCODING_VSIB</a>:</td></tr>
<tr><th id="759">759</th><td>    <b>return</b> <a class="tu ref" href="#_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE" title='translateRM' data-use='c' data-ref="_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">translateRM</a>(<span class='refarg'><a class="local col6 ref" href="#116mcInst" title='mcInst' data-ref="116mcInst">mcInst</a></span>, <a class="local col7 ref" href="#117operand" title='operand' data-ref="117operand">operand</a>, <span class='refarg'><a class="local col8 ref" href="#118insn" title='insn' data-ref="118insn">insn</a></span>, <a class="local col9 ref" href="#119Dis" title='Dis' data-ref="119Dis">Dis</a>);</td></tr>
<tr><th id="760">760</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>:</td></tr>
<tr><th id="761">761</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IW' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IW">ENCODING_IW</a>:</td></tr>
<tr><th id="762">762</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_ID' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_ID">ENCODING_ID</a>:</td></tr>
<tr><th id="763">763</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IO' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IO">ENCODING_IO</a>:</td></tr>
<tr><th id="764">764</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_Iv' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_Iv">ENCODING_Iv</a>:</td></tr>
<tr><th id="765">765</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_Ia' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_Ia">ENCODING_Ia</a>:</td></tr>
<tr><th id="766">766</th><td>    <a class="tu ref" href="#_ZL18translateImmediateRN4llvm6MCInstEmRKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE" title='translateImmediate' data-use='c' data-ref="_ZL18translateImmediateRN4llvm6MCInstEmRKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">translateImmediate</a>(<span class='refarg'><a class="local col6 ref" href="#116mcInst" title='mcInst' data-ref="116mcInst">mcInst</a></span>,</td></tr>
<tr><th id="767">767</th><td>                       <a class="local col8 ref" href="#118insn" title='insn' data-ref="118insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediates" title='llvm::X86Disassembler::InternalInstruction::immediates' data-ref="llvm::X86Disassembler::InternalInstruction::immediates">immediates</a>[<a class="local col8 ref" href="#118insn" title='insn' data-ref="118insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::numImmediatesTranslated" title='llvm::X86Disassembler::InternalInstruction::numImmediatesTranslated' data-ref="llvm::X86Disassembler::InternalInstruction::numImmediatesTranslated">numImmediatesTranslated</a>++],</td></tr>
<tr><th id="768">768</th><td>                       <a class="local col7 ref" href="#117operand" title='operand' data-ref="117operand">operand</a>,</td></tr>
<tr><th id="769">769</th><td>                       <span class='refarg'><a class="local col8 ref" href="#118insn" title='insn' data-ref="118insn">insn</a></span>,</td></tr>
<tr><th id="770">770</th><td>                       <a class="local col9 ref" href="#119Dis" title='Dis' data-ref="119Dis">Dis</a>);</td></tr>
<tr><th id="771">771</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="772">772</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IRC' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IRC">ENCODING_IRC</a>:</td></tr>
<tr><th id="773">773</th><td>    <a class="local col6 ref" href="#116mcInst" title='mcInst' data-ref="116mcInst">mcInst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col8 ref" href="#118insn" title='insn' data-ref="118insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::RC" title='llvm::X86Disassembler::InternalInstruction::RC' data-ref="llvm::X86Disassembler::InternalInstruction::RC">RC</a>));</td></tr>
<tr><th id="774">774</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="775">775</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_SI' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_SI">ENCODING_SI</a>:</td></tr>
<tr><th id="776">776</th><td>    <b>return</b> <a class="tu ref" href="#_ZL17translateSrcIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE" title='translateSrcIndex' data-use='c' data-ref="_ZL17translateSrcIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">translateSrcIndex</a>(<span class='refarg'><a class="local col6 ref" href="#116mcInst" title='mcInst' data-ref="116mcInst">mcInst</a></span>, <span class='refarg'><a class="local col8 ref" href="#118insn" title='insn' data-ref="118insn">insn</a></span>);</td></tr>
<tr><th id="777">777</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_DI' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_DI">ENCODING_DI</a>:</td></tr>
<tr><th id="778">778</th><td>    <b>return</b> <a class="tu ref" href="#_ZL17translateDstIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE" title='translateDstIndex' data-use='c' data-ref="_ZL17translateDstIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">translateDstIndex</a>(<span class='refarg'><a class="local col6 ref" href="#116mcInst" title='mcInst' data-ref="116mcInst">mcInst</a></span>, <span class='refarg'><a class="local col8 ref" href="#118insn" title='insn' data-ref="118insn">insn</a></span>);</td></tr>
<tr><th id="779">779</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RB">ENCODING_RB</a>:</td></tr>
<tr><th id="780">780</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RW' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RW">ENCODING_RW</a>:</td></tr>
<tr><th id="781">781</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RD' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RD">ENCODING_RD</a>:</td></tr>
<tr><th id="782">782</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RO' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RO">ENCODING_RO</a>:</td></tr>
<tr><th id="783">783</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_Rv' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_Rv">ENCODING_Rv</a>:</td></tr>
<tr><th id="784">784</th><td>    <a class="tu ref" href="#_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE" title='translateRegister' data-use='c' data-ref="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE">translateRegister</a>(<span class='refarg'><a class="local col6 ref" href="#116mcInst" title='mcInst' data-ref="116mcInst">mcInst</a></span>, <a class="local col8 ref" href="#118insn" title='insn' data-ref="118insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeRegister" title='llvm::X86Disassembler::InternalInstruction::opcodeRegister' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeRegister">opcodeRegister</a>);</td></tr>
<tr><th id="785">785</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="786">786</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_CC' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_CC">ENCODING_CC</a>:</td></tr>
<tr><th id="787">787</th><td>    <a class="local col6 ref" href="#116mcInst" title='mcInst' data-ref="116mcInst">mcInst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col8 ref" href="#118insn" title='insn' data-ref="118insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediates" title='llvm::X86Disassembler::InternalInstruction::immediates' data-ref="llvm::X86Disassembler::InternalInstruction::immediates">immediates</a>[<var>1</var>]));</td></tr>
<tr><th id="788">788</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="789">789</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_FP' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_FP">ENCODING_FP</a>:</td></tr>
<tr><th id="790">790</th><td>    <a class="tu ref" href="#_ZL19translateFPRegisterRN4llvm6MCInstEh" title='translateFPRegister' data-use='c' data-ref="_ZL19translateFPRegisterRN4llvm6MCInstEh">translateFPRegister</a>(<span class='refarg'><a class="local col6 ref" href="#116mcInst" title='mcInst' data-ref="116mcInst">mcInst</a></span>, <a class="local col8 ref" href="#118insn" title='insn' data-ref="118insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::modRM" title='llvm::X86Disassembler::InternalInstruction::modRM' data-ref="llvm::X86Disassembler::InternalInstruction::modRM">modRM</a> &amp; <var>7</var>);</td></tr>
<tr><th id="791">791</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="792">792</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>:</td></tr>
<tr><th id="793">793</th><td>    <a class="tu ref" href="#_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE" title='translateRegister' data-use='c' data-ref="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE">translateRegister</a>(<span class='refarg'><a class="local col6 ref" href="#116mcInst" title='mcInst' data-ref="116mcInst">mcInst</a></span>, <a class="local col8 ref" href="#118insn" title='insn' data-ref="118insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vvvv" title='llvm::X86Disassembler::InternalInstruction::vvvv' data-ref="llvm::X86Disassembler::InternalInstruction::vvvv">vvvv</a>);</td></tr>
<tr><th id="794">794</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="795">795</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_DUP' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_DUP">ENCODING_DUP</a>:</td></tr>
<tr><th id="796">796</th><td>    <b>return</b> <a class="tu ref" href="#_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE" title='translateOperand' data-use='c' data-ref="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">translateOperand</a>(<span class='refarg'><a class="local col6 ref" href="#116mcInst" title='mcInst' data-ref="116mcInst">mcInst</a></span>, <a class="local col8 ref" href="#118insn" title='insn' data-ref="118insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::operands" title='llvm::X86Disassembler::InternalInstruction::operands' data-ref="llvm::X86Disassembler::InternalInstruction::operands">operands</a><a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col7 ref" href="#117operand" title='operand' data-ref="117operand">operand</a>.<a class="ref" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::type" title='llvm::X86Disassembler::OperandSpecifier::type' data-ref="llvm::X86Disassembler::OperandSpecifier::type">type</a> - <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_DUP0' data-ref="llvm::X86Disassembler::OperandType::TYPE_DUP0">TYPE_DUP0</a>]</a>,</td></tr>
<tr><th id="797">797</th><td>                            <span class='refarg'><a class="local col8 ref" href="#118insn" title='insn' data-ref="118insn">insn</a></span>, <a class="local col9 ref" href="#119Dis" title='Dis' data-ref="119Dis">Dis</a>);</td></tr>
<tr><th id="798">798</th><td>  }</td></tr>
<tr><th id="799">799</th><td>}</td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td><i class="doc" data-doc="_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">/// translateInstruction - Translates an internal instruction and all its</i></td></tr>
<tr><th id="802">802</th><td><i class="doc" data-doc="_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">///   operands to an MCInst.</i></td></tr>
<tr><th id="803">803</th><td><i class="doc" data-doc="_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">///</i></td></tr>
<tr><th id="804">804</th><td><i class="doc" data-doc="_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">mcInst</span>       - The MCInst to populate with the instruction's data.</i></td></tr>
<tr><th id="805">805</th><td><i class="doc" data-doc="_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">insn</span>         - The internal instruction.</i></td></tr>
<tr><th id="806">806</th><td><i class="doc" data-doc="_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@return</span>             - false on success; true otherwise.</i></td></tr>
<tr><th id="807">807</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE" title='translateInstruction' data-type='bool translateInstruction(llvm::MCInst &amp; mcInst, llvm::X86Disassembler::InternalInstruction &amp; insn, const llvm::MCDisassembler * Dis)' data-ref="_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">translateInstruction</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="120mcInst" title='mcInst' data-type='llvm::MCInst &amp;' data-ref="120mcInst">mcInst</dfn>,</td></tr>
<tr><th id="808">808</th><td>                                <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction">InternalInstruction</a> &amp;<dfn class="local col1 decl" id="121insn" title='insn' data-type='llvm::X86Disassembler::InternalInstruction &amp;' data-ref="121insn">insn</dfn>,</td></tr>
<tr><th id="809">809</th><td>                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a> *<dfn class="local col2 decl" id="122Dis" title='Dis' data-type='const llvm::MCDisassembler *' data-ref="122Dis">Dis</dfn>) {</td></tr>
<tr><th id="810">810</th><td>  <b>if</b> (!<a class="local col1 ref" href="#121insn" title='insn' data-ref="121insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::spec" title='llvm::X86Disassembler::InternalInstruction::spec' data-ref="llvm::X86Disassembler::InternalInstruction::spec">spec</a>) {</td></tr>
<tr><th id="811">811</th><td>    <a class="macro" href="#106" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-disassembler&quot;)) { Debug(&quot;/root/cheri/llvm-project/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp&quot;, 811, &quot;Instruction has no specification&quot;); } } while (false);" data-ref="_M/debug">debug</a>(<q>"Instruction has no specification"</q>);</td></tr>
<tr><th id="812">812</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="813">813</th><td>  }</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>  <a class="local col0 ref" href="#120mcInst" title='mcInst' data-ref="120mcInst">mcInst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst5clearEv" title='llvm::MCInst::clear' data-ref="_ZN4llvm6MCInst5clearEv">clear</a>();</td></tr>
<tr><th id="816">816</th><td>  <a class="local col0 ref" href="#120mcInst" title='mcInst' data-ref="120mcInst">mcInst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col1 ref" href="#121insn" title='insn' data-ref="121insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID">instructionID</a>);</td></tr>
<tr><th id="817">817</th><td>  <i>// If when reading the prefix bytes we determined the overlapping 0xf2 or 0xf3</i></td></tr>
<tr><th id="818">818</th><td><i>  // prefix bytes should be disassembled as xrelease and xacquire then set the</i></td></tr>
<tr><th id="819">819</th><td><i>  // opcode to those instead of the rep and repne opcodes.</i></td></tr>
<tr><th id="820">820</th><td>  <b>if</b> (<a class="local col1 ref" href="#121insn" title='insn' data-ref="121insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::xAcquireRelease" title='llvm::X86Disassembler::InternalInstruction::xAcquireRelease' data-ref="llvm::X86Disassembler::InternalInstruction::xAcquireRelease">xAcquireRelease</a>) {</td></tr>
<tr><th id="821">821</th><td>    <b>if</b>(mcInst.getOpcode() == X86::<span class='error' title="no member named &apos;REP_PREFIX&apos; in namespace &apos;llvm::X86&apos;">REP_PREFIX</span>)</td></tr>
<tr><th id="822">822</th><td>      mcInst.setOpcode(X86::<span class='error' title="no member named &apos;XRELEASE_PREFIX&apos; in namespace &apos;llvm::X86&apos;">XRELEASE_PREFIX</span>);</td></tr>
<tr><th id="823">823</th><td>    <b>else</b> <b>if</b>(mcInst.getOpcode() == X86::<span class='error' title="no member named &apos;REPNE_PREFIX&apos; in namespace &apos;llvm::X86&apos;">REPNE_PREFIX</span>)</td></tr>
<tr><th id="824">824</th><td>      mcInst.setOpcode(X86::<span class='error' title="no member named &apos;XACQUIRE_PREFIX&apos; in namespace &apos;llvm::X86&apos;">XACQUIRE_PREFIX</span>);</td></tr>
<tr><th id="825">825</th><td>  }</td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td>  <a class="local col1 ref" href="#121insn" title='insn' data-ref="121insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::numImmediatesTranslated" title='llvm::X86Disassembler::InternalInstruction::numImmediatesTranslated' data-ref="llvm::X86Disassembler::InternalInstruction::numImmediatesTranslated">numImmediatesTranslated</a> = <var>0</var>;</td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="123Op" title='Op' data-type='const llvm::X86Disassembler::OperandSpecifier &amp;' data-ref="123Op">Op</dfn> : <a class="local col1 ref" href="#121insn" title='insn' data-ref="121insn">insn</a>.<a class="ref" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::operands" title='llvm::X86Disassembler::InternalInstruction::operands' data-ref="llvm::X86Disassembler::InternalInstruction::operands">operands</a>) {</td></tr>
<tr><th id="830">830</th><td>    <b>if</b> (<a class="local col3 ref" href="#123Op" title='Op' data-ref="123Op">Op</a>.<a class="ref" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::encoding" title='llvm::X86Disassembler::OperandSpecifier::encoding' data-ref="llvm::X86Disassembler::OperandSpecifier::encoding">encoding</a> != <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_NONE' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_NONE">ENCODING_NONE</a>) {</td></tr>
<tr><th id="831">831</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE" title='translateOperand' data-use='c' data-ref="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">translateOperand</a>(<span class='refarg'><a class="local col0 ref" href="#120mcInst" title='mcInst' data-ref="120mcInst">mcInst</a></span>, <a class="local col3 ref" href="#123Op" title='Op' data-ref="123Op">Op</a>, <span class='refarg'><a class="local col1 ref" href="#121insn" title='insn' data-ref="121insn">insn</a></span>, <a class="local col2 ref" href="#122Dis" title='Dis' data-ref="122Dis">Dis</a>)) {</td></tr>
<tr><th id="832">832</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="833">833</th><td>      }</td></tr>
<tr><th id="834">834</th><td>    }</td></tr>
<tr><th id="835">835</th><td>  }</td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="838">838</th><td>}</td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a> *<dfn class="tu decl def" id="_ZL21createX86DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createX86Disassembler' data-type='llvm::MCDisassembler * createX86Disassembler(const llvm::Target &amp; T, const llvm::MCSubtargetInfo &amp; STI, llvm::MCContext &amp; Ctx)' data-ref="_ZL21createX86DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createX86Disassembler</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target">Target</a> &amp;<dfn class="local col4 decl" id="124T" title='T' data-type='const llvm::Target &amp;' data-ref="124T">T</dfn>,</td></tr>
<tr><th id="841">841</th><td>                                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="125STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="125STI">STI</dfn>,</td></tr>
<tr><th id="842">842</th><td>                                             <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col6 decl" id="126Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="126Ctx">Ctx</dfn>) {</td></tr>
<tr><th id="843">843</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a>&gt; <dfn class="local col7 decl" id="127MII" title='MII' data-type='std::unique_ptr&lt;const MCInstrInfo&gt;' data-ref="127MII">MII</dfn><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1ENSt15__uniq_ptr_implIT_T0_E7pointerE" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1ENSt15__uniq_ptr_implIT_T0_E7pointerE">(</a><a class="local col4 ref" href="#124T" title='T' data-ref="124T">T</a>.<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZNK4llvm6Target17createMCInstrInfoEv" title='llvm::Target::createMCInstrInfo' data-ref="_ZNK4llvm6Target17createMCInstrInfoEv">createMCInstrInfo</a>());</td></tr>
<tr><th id="844">844</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::X86GenericDisassembler" title='(anonymous namespace)::X86GenericDisassembler' data-ref="(anonymousnamespace)::X86GenericDisassembler">X86GenericDisassembler</a><a class="tu ref" href="#_ZN12_GLOBAL__N_122X86GenericDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextESt10unique_ptrIKNS1_11MCInstrInfoESt14default_deleteIS9_EE" title='(anonymous namespace)::X86GenericDisassembler::X86GenericDisassembler' data-use='c' data-ref="_ZN12_GLOBAL__N_122X86GenericDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextESt10unique_ptrIKNS1_11MCInstrInfoESt14default_deleteIS9_EE">(</a><a class="local col5 ref" href="#125STI" title='STI' data-ref="125STI">STI</a>, <a class="local col6 ref" href="#126Ctx" title='Ctx' data-ref="126Ctx">Ctx</a>, <a class="ref fake" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col7 ref" href="#127MII" title='MII' data-ref="127MII">MII</a></span>));</td></tr>
<tr><th id="845">845</th><td>}</td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td><b>extern</b> <q>"C"</q> <em>void</em> <dfn class="decl def" id="LLVMInitializeX86Disassembler" title='LLVMInitializeX86Disassembler' data-ref="LLVMInitializeX86Disassembler">LLVMInitializeX86Disassembler</dfn>() {</td></tr>
<tr><th id="848">848</th><td>  <i>// Register the disassembler.</i></td></tr>
<tr><th id="849">849</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCDisassembler' data-ref="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE">RegisterMCDisassembler</a>(<span class='refarg'><a class="ref" href="../TargetInfo/X86TargetInfo.h.html#_ZN4llvm18getTheX86_32TargetEv" title='llvm::getTheX86_32Target' data-ref="_ZN4llvm18getTheX86_32TargetEv">getTheX86_32Target</a>()</span>,</td></tr>
<tr><th id="850">850</th><td>                                         <a class="tu ref" href="#_ZL21createX86DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createX86Disassembler' data-use='r' data-ref="_ZL21createX86DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createX86Disassembler</a>);</td></tr>
<tr><th id="851">851</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCDisassembler' data-ref="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE">RegisterMCDisassembler</a>(<span class='refarg'><a class="ref" href="../TargetInfo/X86TargetInfo.h.html#_ZN4llvm18getTheX86_64TargetEv" title='llvm::getTheX86_64Target' data-ref="_ZN4llvm18getTheX86_64TargetEv">getTheX86_64Target</a>()</span>,</td></tr>
<tr><th id="852">852</th><td>                                         <a class="tu ref" href="#_ZL21createX86DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createX86Disassembler' data-use='r' data-ref="_ZL21createX86DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createX86Disassembler</a>);</td></tr>
<tr><th id="853">853</th><td>}</td></tr>
<tr><th id="854">854</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
