<?xml version="1.0" encoding="UTF-8"?>
<?NLS TYPE="org.eclipse.help.toc"?>
<toc label="Standard Delay Format (SDF) Timing Annotation" topic="topics/MGCChap_StandardDelayFormatSdfTimingAnnotation_iddfedd083.html"><topic label="Standard Delay Format&#xA;(SDF) Timing Annotation" href="topics/MGCChap_StandardDelayFormatSdfTimingAnnotation_iddfedd083.html"><topic label="Specifying SDF&#xA;Files for Simulation" href="topics/Contain_SpecifyingSdfFilesSimulation_idbe9b3ae3.html"><topic label="Recommended&#xA;Flows" href="topics/Concept_RecommendedFlows_idb0951650.html"/><topic label="Instance Specification" href="topics/Concept_InstanceSpecification_ida0bfbb41.html"/><topic label="SDF Specification&#xA;with the GUI" href="topics/Concept_SdfSpecificationGui_id20cab854.html"/><topic label="Errors and Warnings" href="topics/Concept_ErrorsWarnings_id2e229668.html"/></topic><topic label="Compiling SDF Files" href="topics/Contain_CompilingSdfFiles_iddcb7a0c7.html"><topic label="Simulating with Compiled&#xA;SDF Files" href="topics/Concept_SimulatingCompiledSdfFiles_idc73d62aa.html"/></topic><topic label="VHDL VITAL SDF" href="topics/Contain_VhdlVitalSdf_id31ace90a.html"><topic label="SDF to VHDL Generic&#xA;Matching" href="topics/Contain_SdfVhdlGenericMatching_id759de4b7.html"><topic label="Resolving Errors" href="topics/General_ResolvingErrors_id3517b273.html"/></topic></topic><topic label="Verilog SDF" href="topics/Contain_VerilogSdf_id981a38df.html"><topic label="$sdf_annotate" href="topics/Command_SdfAnnotate_ida2e402c1.html"/><topic label="SDF to Verilog&#xA;Construct Matching" href="topics/Contain_SdfVerilogConstructMatching_id669a74ea.html"><topic label="Retain Delay Behavior" href="topics/Concept_RetainDelayBehavior_id000a16cb.html"/><topic label="Optional Edge Specifications" href="topics/Concept_OptionalEdgeSpecifications_id0e62c531.html"/><topic label="Optional Conditions" href="topics/Concept_OptionalConditions_ida60a1662.html"/><topic label="Rounded Timing Values" href="topics/Concept_RoundedTimingValues_idf8f6816d.html"/></topic></topic><topic label="SDF for Mixed VHDL&#xA;and Verilog Designs" href="topics/Concept_SdfMixedVhdlVerilogDesigns_id84349d67.html"/><topic label="Interconnect Delays" href="topics/Concept_InterconnectDelays_idf8f971cf.html"/><topic label="Disabling Timing&#xA;Checks" href="topics/Concept_DisablingTimingChecks_id087fb46e.html"/><topic label="Troubleshooting" href="topics/Contain_Troubleshooting_id6a8d53e4.html"><topic label="Specifying the Wrong&#xA;Instance" href="topics/Concept_SpecifyingWrongInstance_id2e3ef1db.html"/><topic label="Matching a Single&#xA;Timing Check" href="topics/Concept_MatchingSingleTimingCheck_id860cc99d.html"/><topic label="Mistaking a Component&#xA;or Module Name for an Instance Label" href="topics/Concept_MistakingComponentModuleNameInstanceLabel_idf47b91d0.html"/><topic label="Forgetting to Specify&#xA;the Instance" href="topics/Concept_ForgettingSpecifyInstance_id816782f3.html"/><topic label="Reporting Unannotated&#xA;Specify Path Objects" href="topics/TaskTop_ReportingUnannotatedSpecifyPathObjects_idf71153dc.html"/><topic label="Failing to Find Matching Specify Module Path" href="topics/Concept_FailingToFindMatchingSpecifyModulePath_id938093c6.html"/></topic></topic><topic label="End-User License Agreement" href="topics/eula1.html"/></toc>