#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul  3 12:49:32 2024
# Process ID: 4216
# Current directory: C:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.runs/ZynqDesign_axi_amm_bridge_0_0_synth_1
# Command line: vivado.exe -log ZynqDesign_axi_amm_bridge_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ZynqDesign_axi_amm_bridge_0_0.tcl
# Log file: C:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.runs/ZynqDesign_axi_amm_bridge_0_0_synth_1/ZynqDesign_axi_amm_bridge_0_0.vds
# Journal file: C:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.runs/ZynqDesign_axi_amm_bridge_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source ZynqDesign_axi_amm_bridge_0_0.tcl -notrace
Command: synth_design -top ZynqDesign_axi_amm_bridge_0_0 -part xc7z030fbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10220 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 410.418 ; gain = 102.172
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_axi_amm_bridge_0_0' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_amm_bridge_0_0/synth/ZynqDesign_axi_amm_bridge_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_amm_bridge_v1_0_5_top' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/dcef/hdl/axi_amm_bridge_v1_0_rfs.v:1768]
	Parameter C_ADDRESS_MODE bound to: 1 - type: integer 
	Parameter C_HAS_FIXED_WAIT bound to: 0 - type: integer 
	Parameter C_HAS_RESPONSE bound to: 0 - type: integer 
	Parameter C_FIXED_WRITE_WAIT bound to: 1 - type: integer 
	Parameter C_FIXED_READ_WAIT bound to: 1 - type: integer 
	Parameter C_HAS_FIXED_READ_LATENCY bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_AVM_BURST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_BURST_LENGTH bound to: 4 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 256 - type: integer 
	Parameter C_NUM_ADDRESS_RANGES bound to: 0 - type: integer 
	Parameter C_NUM_OUTSTANDING bound to: 2 - type: integer 
	Parameter C_PROTOCOL bound to: 0 - type: integer 
	Parameter C_BASE1_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_BASE2_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000100 
	Parameter C_BASE3_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000001000 
	Parameter C_BASE4_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000001100 
	Parameter C_HIGH1_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_HIGH2_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000101 
	Parameter C_HIGH3_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000001001 
	Parameter C_HIGH4_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter All_zero bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_amm_bridge_v1_0_5_lite' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/dcef/hdl/axi_amm_bridge_v1_0_rfs.v:138]
	Parameter C_ADDRESS_MODE bound to: 1 - type: integer 
	Parameter C_HAS_FIXED_WAIT bound to: 0 - type: integer 
	Parameter C_HAS_RESPONSE bound to: 0 - type: integer 
	Parameter C_FIXED_WRITE_WAIT bound to: 1 - type: integer 
	Parameter C_FIXED_READ_WAIT bound to: 1 - type: integer 
	Parameter C_HAS_FIXED_READ_LATENCY bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 256 - type: integer 
	Parameter C_NUM_ADDRESS_RANGES bound to: 0 - type: integer 
	Parameter C_PROTOCOL bound to: 0 - type: integer 
	Parameter C_BASE1_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_BASE2_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000100 
	Parameter C_BASE3_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000001000 
	Parameter C_BASE4_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000001100 
	Parameter C_HIGH1_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_HIGH2_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000101 
	Parameter C_HIGH3_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000001001 
	Parameter C_HIGH4_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter IDLE bound to: 4'b0000 
	Parameter WRITE_AD_DATA bound to: 4'b0001 
	Parameter WRITE_RESP bound to: 4'b0010 
	Parameter READ_ADDRESS bound to: 4'b0011 
	Parameter READ_DATA bound to: 4'b0100 
	Parameter INV_WRITE_ADDRESS bound to: 4'b0101 
	Parameter INV_READ_ADDRESS bound to: 4'b0110 
	Parameter INV_WRITE_DATA bound to: 4'b0111 
	Parameter INV_READ_DATA bound to: 4'b1000 
INFO: [Synth 8-256] done synthesizing module 'axi_amm_bridge_v1_0_5_lite' (1#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/dcef/hdl/axi_amm_bridge_v1_0_rfs.v:138]
WARNING: [Synth 8-3848] Net s_axi_bid in module/entity axi_amm_bridge_v1_0_5_top does not have driver. [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/dcef/hdl/axi_amm_bridge_v1_0_rfs.v:1822]
WARNING: [Synth 8-3848] Net s_axi_rid in module/entity axi_amm_bridge_v1_0_5_top does not have driver. [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/dcef/hdl/axi_amm_bridge_v1_0_rfs.v:1834]
WARNING: [Synth 8-3848] Net s_axi_rlast in module/entity axi_amm_bridge_v1_0_5_top does not have driver. [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/dcef/hdl/axi_amm_bridge_v1_0_rfs.v:1837]
INFO: [Synth 8-256] done synthesizing module 'axi_amm_bridge_v1_0_5_top' (2#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/dcef/hdl/axi_amm_bridge_v1_0_rfs.v:1768]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_axi_amm_bridge_0_0' (3#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_amm_bridge_0_0/synth/ZynqDesign_axi_amm_bridge_0_0.v:58]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_lite has unconnected port s_axi_awaddr[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_lite has unconnected port s_axi_awaddr[0]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_lite has unconnected port s_axi_araddr[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_lite has unconnected port s_axi_araddr[0]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_lite has unconnected port avm_resp[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_lite has unconnected port avm_resp[0]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_lite has unconnected port avm_writeresponsevalid
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_bid[3]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_bid[2]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_bid[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_bid[0]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_rid[3]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_rid[2]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_rid[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_rid[0]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_rlast
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awid[3]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awid[2]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awid[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arid[3]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arid[2]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arid[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arburst[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 463.410 ; gain = 155.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 463.410 ; gain = 155.164
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z030fbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_amm_bridge_0_0/ZynqDesign_axi_amm_bridge_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_amm_bridge_0_0/ZynqDesign_axi_amm_bridge_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_amm_bridge_0_0/ZynqDesign_axi_amm_bridge_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_amm_bridge_0_0/ZynqDesign_axi_amm_bridge_0_0.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.runs/ZynqDesign_axi_amm_bridge_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.runs/ZynqDesign_axi_amm_bridge_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 843.984 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 843.984 ; gain = 535.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030fbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 843.984 ; gain = 535.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.runs/ZynqDesign_axi_amm_bridge_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 843.984 ; gain = 535.738
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'axi_amm_bridge_v1_0_5_lite'
INFO: [Synth 8-5544] ROM "s_axi_awready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_wready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_arready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "avm_read" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "avm_write" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "avm_readdata_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tout_counter_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/dcef/hdl/axi_amm_bridge_v1_0_rfs.v:257]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                        000000001 |                             0000
            READ_ADDRESS |                        000000010 |                             0011
               READ_DATA |                        001000000 |                             0100
        INV_READ_ADDRESS |                        010000000 |                             0110
           INV_READ_DATA |                        100000000 |                             1000
           WRITE_AD_DATA |                        000000100 |                             0001
              WRITE_RESP |                        000001000 |                             0010
       INV_WRITE_ADDRESS |                        000010000 |                             0101
          INV_WRITE_DATA |                        000100000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'axi_amm_bridge_v1_0_5_lite'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 843.984 ; gain = 535.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	  22 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_amm_bridge_v1_0_5_lite 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	  22 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element AXI_LITE.I_AVA_MASTER_LITE/tout_counter_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/dcef/hdl/axi_amm_bridge_v1_0_rfs.v:257]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_bid[3]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_bid[2]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_bid[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_bid[0]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_rid[3]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_rid[2]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_rid[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_rid[0]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_rlast
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awid[3]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awid[2]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awid[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awaddr[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awaddr[0]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arid[3]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arid[2]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arid[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_araddr[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_araddr[0]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_amm_bridge_v1_0_5_top has unconnected port avm_resp[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[30]' (FDRE) to 'inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXI_LITE.I_AVA_MASTER_LITE/s_axi_rresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXI_LITE.I_AVA_MASTER_LITE/s_axi_bresp_reg[0] )
INFO: [Synth 8-3332] Sequential element (AXI_LITE.I_AVA_MASTER_LITE/s_axi_bresp_reg[0]) is unused and will be removed from module axi_amm_bridge_v1_0_5_top.
INFO: [Synth 8-3332] Sequential element (AXI_LITE.I_AVA_MASTER_LITE/s_axi_rresp_reg[0]) is unused and will be removed from module axi_amm_bridge_v1_0_5_top.
INFO: [Synth 8-3332] Sequential element (AXI_LITE.I_AVA_MASTER_LITE/avm_address_reg[31]) is unused and will be removed from module axi_amm_bridge_v1_0_5_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 843.984 ; gain = 535.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 843.984 ; gain = 535.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 864.230 ; gain = 555.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 865.562 ; gain = 557.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 865.562 ; gain = 557.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 865.562 ; gain = 557.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 865.562 ; gain = 557.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 865.562 ; gain = 557.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 865.562 ; gain = 557.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 865.562 ; gain = 557.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     6|
|3     |LUT3 |     7|
|4     |LUT4 |    42|
|5     |LUT5 |    39|
|6     |LUT6 |    94|
|7     |FDRE |   121|
|8     |FDSE |     6|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------------+---------------------------+------+
|      |Instance                         |Module                     |Cells |
+------+---------------------------------+---------------------------+------+
|1     |top                              |                           |   318|
|2     |  inst                           |axi_amm_bridge_v1_0_5_top  |   318|
|3     |    \AXI_LITE.I_AVA_MASTER_LITE  |axi_amm_bridge_v1_0_5_lite |   318|
+------+---------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 865.562 ; gain = 557.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 865.562 ; gain = 176.742
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 865.562 ; gain = 557.316
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 867.457 ; gain = 570.566
INFO: [Common 17-1381] The checkpoint 'C:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.runs/ZynqDesign_axi_amm_bridge_0_0_synth_1/ZynqDesign_axi_amm_bridge_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_amm_bridge_0_0/ZynqDesign_axi_amm_bridge_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.runs/ZynqDesign_axi_amm_bridge_0_0_synth_1/ZynqDesign_axi_amm_bridge_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ZynqDesign_axi_amm_bridge_0_0_utilization_synth.rpt -pb ZynqDesign_axi_amm_bridge_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 867.457 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul  3 12:50:28 2024...
