// Seed: 1541499900
module module_0 (
    output wand  id_0,
    input  tri   id_1,
    input  uwire id_2
);
  wire id_4;
  assign id_4 = 1;
  module_2(
      id_2, id_2, id_0, id_0, id_0, id_1, id_2
  );
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    input wand id_2,
    input logic id_3,
    output tri1 void id_4,
    output wor id_5,
    output tri id_6,
    output supply1 id_7
);
  assign id_6 = id_2;
  always if (id_1) id_0 <= id_3;
  module_0(
      id_7, id_2, id_1
  );
endmodule
module module_2 (
    input supply0 id_0,
    input tri1 id_1,
    output supply1 id_2,
    output supply0 id_3,
    output supply0 id_4,
    input uwire id_5,
    input tri id_6
);
  wire id_8;
  for (id_9 = id_5; 'b0; id_3 = id_6) always return id_0;
  specify
    (id_10 => id_11) = 1;
    specparam id_12 = $display(1, 1, id_9, id_0);
  endspecify
endmodule
