
stm32f103_full_op_a7670C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ee4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000410  08002ff0  08002ff0  00012ff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003400  08003400  00013400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003404  08003404  00013404  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000288  20000000  08003408  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000a94  20000288  08003690  00020288  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  20000d1c  08003690  00020d1c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020288  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000a707  00000000  00000000  000202b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002050  00000000  00000000  0002a9b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000007c8  00000000  00000000  0002ca08  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000860  00000000  00000000  0002d1d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00003dfe  00000000  00000000  0002da30  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000025c4  00000000  00000000  0003182e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00033df2  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001f94  00000000  00000000  00033e70  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00035e04  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000288 	.word	0x20000288
 8000128:	00000000 	.word	0x00000000
 800012c:	08002fd8 	.word	0x08002fd8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000028c 	.word	0x2000028c
 8000148:	08002fd8 	.word	0x08002fd8

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 800015c:	b480      	push	{r7}
 800015e:	b083      	sub	sp, #12
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	2b04      	cmp	r3, #4
 8000168:	d106      	bne.n	8000178 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 800016a:	4a09      	ldr	r2, [pc, #36]	; (8000190 <SysTick_CLKSourceConfig+0x34>)
 800016c:	4b08      	ldr	r3, [pc, #32]	; (8000190 <SysTick_CLKSourceConfig+0x34>)
 800016e:	681b      	ldr	r3, [r3, #0]
 8000170:	f043 0304 	orr.w	r3, r3, #4
 8000174:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
  }
}
 8000176:	e005      	b.n	8000184 <SysTick_CLKSourceConfig+0x28>
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8000178:	4a05      	ldr	r2, [pc, #20]	; (8000190 <SysTick_CLKSourceConfig+0x34>)
 800017a:	4b05      	ldr	r3, [pc, #20]	; (8000190 <SysTick_CLKSourceConfig+0x34>)
 800017c:	681b      	ldr	r3, [r3, #0]
 800017e:	f023 0304 	bic.w	r3, r3, #4
 8000182:	6013      	str	r3, [r2, #0]
}
 8000184:	bf00      	nop
 8000186:	370c      	adds	r7, #12
 8000188:	46bd      	mov	sp, r7
 800018a:	bc80      	pop	{r7}
 800018c:	4770      	bx	lr
 800018e:	bf00      	nop
 8000190:	e000e010 	.word	0xe000e010

08000194 <FLASH_SetLatency>:
  *     @arg FLASH_Latency_1: FLASH One Latency cycle
  *     @arg FLASH_Latency_2: FLASH Two Latency cycles
  * @retval None
  */
void FLASH_SetLatency(uint32_t FLASH_Latency)
{
 8000194:	b480      	push	{r7}
 8000196:	b085      	sub	sp, #20
 8000198:	af00      	add	r7, sp, #0
 800019a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800019c:	2300      	movs	r3, #0
 800019e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Read the ACR register */
  tmpreg = FLASH->ACR;  
 80001a0:	4b09      	ldr	r3, [pc, #36]	; (80001c8 <FLASH_SetLatency+0x34>)
 80001a2:	681b      	ldr	r3, [r3, #0]
 80001a4:	60fb      	str	r3, [r7, #12]
  
  /* Sets the Latency value */
  tmpreg &= ACR_LATENCY_Mask;
 80001a6:	68fb      	ldr	r3, [r7, #12]
 80001a8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80001ac:	60fb      	str	r3, [r7, #12]
  tmpreg |= FLASH_Latency;
 80001ae:	68fa      	ldr	r2, [r7, #12]
 80001b0:	687b      	ldr	r3, [r7, #4]
 80001b2:	4313      	orrs	r3, r2
 80001b4:	60fb      	str	r3, [r7, #12]
  
  /* Write the ACR register */
  FLASH->ACR = tmpreg;
 80001b6:	4a04      	ldr	r2, [pc, #16]	; (80001c8 <FLASH_SetLatency+0x34>)
 80001b8:	68fb      	ldr	r3, [r7, #12]
 80001ba:	6013      	str	r3, [r2, #0]
}
 80001bc:	bf00      	nop
 80001be:	3714      	adds	r7, #20
 80001c0:	46bd      	mov	sp, r7
 80001c2:	bc80      	pop	{r7}
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	40022000 	.word	0x40022000

080001cc <FLASH_PrefetchBufferCmd>:
  *     @arg FLASH_PrefetchBuffer_Enable: FLASH Prefetch Buffer Enable
  *     @arg FLASH_PrefetchBuffer_Disable: FLASH Prefetch Buffer Disable
  * @retval None
  */
void FLASH_PrefetchBufferCmd(uint32_t FLASH_PrefetchBuffer)
{
 80001cc:	b480      	push	{r7}
 80001ce:	b083      	sub	sp, #12
 80001d0:	af00      	add	r7, sp, #0
 80001d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 80001d4:	4a08      	ldr	r2, [pc, #32]	; (80001f8 <FLASH_PrefetchBufferCmd+0x2c>)
 80001d6:	4b08      	ldr	r3, [pc, #32]	; (80001f8 <FLASH_PrefetchBufferCmd+0x2c>)
 80001d8:	681b      	ldr	r3, [r3, #0]
 80001da:	f023 0310 	bic.w	r3, r3, #16
 80001de:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 80001e0:	4905      	ldr	r1, [pc, #20]	; (80001f8 <FLASH_PrefetchBufferCmd+0x2c>)
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <FLASH_PrefetchBufferCmd+0x2c>)
 80001e4:	681a      	ldr	r2, [r3, #0]
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	4313      	orrs	r3, r2
 80001ea:	600b      	str	r3, [r1, #0]
}
 80001ec:	bf00      	nop
 80001ee:	370c      	adds	r7, #12
 80001f0:	46bd      	mov	sp, r7
 80001f2:	bc80      	pop	{r7}
 80001f4:	4770      	bx	lr
 80001f6:	bf00      	nop
 80001f8:	40022000 	.word	0x40022000

080001fc <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80001fc:	b480      	push	{r7}
 80001fe:	b089      	sub	sp, #36	; 0x24
 8000200:	af00      	add	r7, sp, #0
 8000202:	6078      	str	r0, [r7, #4]
 8000204:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8000206:	2300      	movs	r3, #0
 8000208:	61fb      	str	r3, [r7, #28]
 800020a:	2300      	movs	r3, #0
 800020c:	613b      	str	r3, [r7, #16]
 800020e:	2300      	movs	r3, #0
 8000210:	61bb      	str	r3, [r7, #24]
 8000212:	2300      	movs	r3, #0
 8000214:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8000216:	2300      	movs	r3, #0
 8000218:	617b      	str	r3, [r7, #20]
 800021a:	2300      	movs	r3, #0
 800021c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 800021e:	683b      	ldr	r3, [r7, #0]
 8000220:	78db      	ldrb	r3, [r3, #3]
 8000222:	f003 030f 	and.w	r3, r3, #15
 8000226:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000228:	683b      	ldr	r3, [r7, #0]
 800022a:	78db      	ldrb	r3, [r3, #3]
 800022c:	f003 0310 	and.w	r3, r3, #16
 8000230:	2b00      	cmp	r3, #0
 8000232:	d005      	beq.n	8000240 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000234:	683b      	ldr	r3, [r7, #0]
 8000236:	789b      	ldrb	r3, [r3, #2]
 8000238:	461a      	mov	r2, r3
 800023a:	69fb      	ldr	r3, [r7, #28]
 800023c:	4313      	orrs	r3, r2
 800023e:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000240:	683b      	ldr	r3, [r7, #0]
 8000242:	881b      	ldrh	r3, [r3, #0]
 8000244:	b2db      	uxtb	r3, r3
 8000246:	2b00      	cmp	r3, #0
 8000248:	d044      	beq.n	80002d4 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	681b      	ldr	r3, [r3, #0]
 800024e:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000250:	2300      	movs	r3, #0
 8000252:	61bb      	str	r3, [r7, #24]
 8000254:	e038      	b.n	80002c8 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8000256:	2201      	movs	r2, #1
 8000258:	69bb      	ldr	r3, [r7, #24]
 800025a:	fa02 f303 	lsl.w	r3, r2, r3
 800025e:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000260:	683b      	ldr	r3, [r7, #0]
 8000262:	881b      	ldrh	r3, [r3, #0]
 8000264:	461a      	mov	r2, r3
 8000266:	68fb      	ldr	r3, [r7, #12]
 8000268:	4013      	ands	r3, r2
 800026a:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 800026c:	693a      	ldr	r2, [r7, #16]
 800026e:	68fb      	ldr	r3, [r7, #12]
 8000270:	429a      	cmp	r2, r3
 8000272:	d126      	bne.n	80002c2 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8000274:	69bb      	ldr	r3, [r7, #24]
 8000276:	009b      	lsls	r3, r3, #2
 8000278:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800027a:	220f      	movs	r2, #15
 800027c:	68fb      	ldr	r3, [r7, #12]
 800027e:	fa02 f303 	lsl.w	r3, r2, r3
 8000282:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000284:	68bb      	ldr	r3, [r7, #8]
 8000286:	43db      	mvns	r3, r3
 8000288:	697a      	ldr	r2, [r7, #20]
 800028a:	4013      	ands	r3, r2
 800028c:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800028e:	69fa      	ldr	r2, [r7, #28]
 8000290:	68fb      	ldr	r3, [r7, #12]
 8000292:	fa02 f303 	lsl.w	r3, r2, r3
 8000296:	697a      	ldr	r2, [r7, #20]
 8000298:	4313      	orrs	r3, r2
 800029a:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800029c:	683b      	ldr	r3, [r7, #0]
 800029e:	78db      	ldrb	r3, [r3, #3]
 80002a0:	2b28      	cmp	r3, #40	; 0x28
 80002a2:	d105      	bne.n	80002b0 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 80002a4:	2201      	movs	r2, #1
 80002a6:	69bb      	ldr	r3, [r7, #24]
 80002a8:	409a      	lsls	r2, r3
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	615a      	str	r2, [r3, #20]
 80002ae:	e008      	b.n	80002c2 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80002b0:	683b      	ldr	r3, [r7, #0]
 80002b2:	78db      	ldrb	r3, [r3, #3]
 80002b4:	2b48      	cmp	r3, #72	; 0x48
 80002b6:	d104      	bne.n	80002c2 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 80002b8:	2201      	movs	r2, #1
 80002ba:	69bb      	ldr	r3, [r7, #24]
 80002bc:	409a      	lsls	r2, r3
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80002c2:	69bb      	ldr	r3, [r7, #24]
 80002c4:	3301      	adds	r3, #1
 80002c6:	61bb      	str	r3, [r7, #24]
 80002c8:	69bb      	ldr	r3, [r7, #24]
 80002ca:	2b07      	cmp	r3, #7
 80002cc:	d9c3      	bls.n	8000256 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	697a      	ldr	r2, [r7, #20]
 80002d2:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80002d4:	683b      	ldr	r3, [r7, #0]
 80002d6:	881b      	ldrh	r3, [r3, #0]
 80002d8:	2bff      	cmp	r3, #255	; 0xff
 80002da:	d946      	bls.n	800036a <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	685b      	ldr	r3, [r3, #4]
 80002e0:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80002e2:	2300      	movs	r3, #0
 80002e4:	61bb      	str	r3, [r7, #24]
 80002e6:	e03a      	b.n	800035e <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 80002e8:	69bb      	ldr	r3, [r7, #24]
 80002ea:	3308      	adds	r3, #8
 80002ec:	2201      	movs	r2, #1
 80002ee:	fa02 f303 	lsl.w	r3, r2, r3
 80002f2:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80002f4:	683b      	ldr	r3, [r7, #0]
 80002f6:	881b      	ldrh	r3, [r3, #0]
 80002f8:	461a      	mov	r2, r3
 80002fa:	68fb      	ldr	r3, [r7, #12]
 80002fc:	4013      	ands	r3, r2
 80002fe:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000300:	693a      	ldr	r2, [r7, #16]
 8000302:	68fb      	ldr	r3, [r7, #12]
 8000304:	429a      	cmp	r2, r3
 8000306:	d127      	bne.n	8000358 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8000308:	69bb      	ldr	r3, [r7, #24]
 800030a:	009b      	lsls	r3, r3, #2
 800030c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800030e:	220f      	movs	r2, #15
 8000310:	68fb      	ldr	r3, [r7, #12]
 8000312:	fa02 f303 	lsl.w	r3, r2, r3
 8000316:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000318:	68bb      	ldr	r3, [r7, #8]
 800031a:	43db      	mvns	r3, r3
 800031c:	697a      	ldr	r2, [r7, #20]
 800031e:	4013      	ands	r3, r2
 8000320:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000322:	69fa      	ldr	r2, [r7, #28]
 8000324:	68fb      	ldr	r3, [r7, #12]
 8000326:	fa02 f303 	lsl.w	r3, r2, r3
 800032a:	697a      	ldr	r2, [r7, #20]
 800032c:	4313      	orrs	r3, r2
 800032e:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000330:	683b      	ldr	r3, [r7, #0]
 8000332:	78db      	ldrb	r3, [r3, #3]
 8000334:	2b28      	cmp	r3, #40	; 0x28
 8000336:	d105      	bne.n	8000344 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000338:	69bb      	ldr	r3, [r7, #24]
 800033a:	3308      	adds	r3, #8
 800033c:	2201      	movs	r2, #1
 800033e:	409a      	lsls	r2, r3
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000344:	683b      	ldr	r3, [r7, #0]
 8000346:	78db      	ldrb	r3, [r3, #3]
 8000348:	2b48      	cmp	r3, #72	; 0x48
 800034a:	d105      	bne.n	8000358 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800034c:	69bb      	ldr	r3, [r7, #24]
 800034e:	3308      	adds	r3, #8
 8000350:	2201      	movs	r2, #1
 8000352:	409a      	lsls	r2, r3
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000358:	69bb      	ldr	r3, [r7, #24]
 800035a:	3301      	adds	r3, #1
 800035c:	61bb      	str	r3, [r7, #24]
 800035e:	69bb      	ldr	r3, [r7, #24]
 8000360:	2b07      	cmp	r3, #7
 8000362:	d9c1      	bls.n	80002e8 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	697a      	ldr	r2, [r7, #20]
 8000368:	605a      	str	r2, [r3, #4]
  }
}
 800036a:	bf00      	nop
 800036c:	3724      	adds	r7, #36	; 0x24
 800036e:	46bd      	mov	sp, r7
 8000370:	bc80      	pop	{r7}
 8000372:	4770      	bx	lr

08000374 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000374:	b480      	push	{r7}
 8000376:	b083      	sub	sp, #12
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
 800037c:	460b      	mov	r3, r1
 800037e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8000380:	887a      	ldrh	r2, [r7, #2]
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	615a      	str	r2, [r3, #20]
}
 8000386:	bf00      	nop
 8000388:	370c      	adds	r7, #12
 800038a:	46bd      	mov	sp, r7
 800038c:	bc80      	pop	{r7}
 800038e:	4770      	bx	lr

08000390 <RCC_HSEConfig>:
  *     @arg RCC_HSE_ON: HSE oscillator ON
  *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint32_t RCC_HSE)
{
 8000390:	b480      	push	{r7}
 8000392:	b083      	sub	sp, #12
 8000394:	af00      	add	r7, sp, #0
 8000396:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8000398:	4a13      	ldr	r2, [pc, #76]	; (80003e8 <RCC_HSEConfig+0x58>)
 800039a:	4b13      	ldr	r3, [pc, #76]	; (80003e8 <RCC_HSEConfig+0x58>)
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80003a2:	6013      	str	r3, [r2, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 80003a4:	4a10      	ldr	r2, [pc, #64]	; (80003e8 <RCC_HSEConfig+0x58>)
 80003a6:	4b10      	ldr	r3, [pc, #64]	; (80003e8 <RCC_HSEConfig+0x58>)
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80003ae:	6013      	str	r3, [r2, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80003b6:	d003      	beq.n	80003c0 <RCC_HSEConfig+0x30>
 80003b8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80003bc:	d007      	beq.n	80003ce <RCC_HSEConfig+0x3e>
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
      break;
      
    default:
      break;
 80003be:	e00d      	b.n	80003dc <RCC_HSEConfig+0x4c>
      RCC->CR |= CR_HSEON_Set;
 80003c0:	4a09      	ldr	r2, [pc, #36]	; (80003e8 <RCC_HSEConfig+0x58>)
 80003c2:	4b09      	ldr	r3, [pc, #36]	; (80003e8 <RCC_HSEConfig+0x58>)
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80003ca:	6013      	str	r3, [r2, #0]
      break;
 80003cc:	e006      	b.n	80003dc <RCC_HSEConfig+0x4c>
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 80003ce:	4a06      	ldr	r2, [pc, #24]	; (80003e8 <RCC_HSEConfig+0x58>)
 80003d0:	4b05      	ldr	r3, [pc, #20]	; (80003e8 <RCC_HSEConfig+0x58>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 80003d8:	6013      	str	r3, [r2, #0]
      break;
 80003da:	bf00      	nop
  }
}
 80003dc:	bf00      	nop
 80003de:	370c      	adds	r7, #12
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bc80      	pop	{r7}
 80003e4:	4770      	bx	lr
 80003e6:	bf00      	nop
 80003e8:	40021000 	.word	0x40021000

080003ec <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b082      	sub	sp, #8
 80003f0:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0;
 80003f2:	2300      	movs	r3, #0
 80003f4:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 80003f6:	2300      	movs	r3, #0
 80003f8:	71fb      	strb	r3, [r7, #7]
  FlagStatus HSEStatus = RESET;
 80003fa:	2300      	movs	r3, #0
 80003fc:	71bb      	strb	r3, [r7, #6]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 80003fe:	2031      	movs	r0, #49	; 0x31
 8000400:	f000 f9b4 	bl	800076c <RCC_GetFlagStatus>
 8000404:	4603      	mov	r3, r0
 8000406:	71bb      	strb	r3, [r7, #6]
    StartUpCounter++;  
 8000408:	683b      	ldr	r3, [r7, #0]
 800040a:	3301      	adds	r3, #1
 800040c:	603b      	str	r3, [r7, #0]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 800040e:	683b      	ldr	r3, [r7, #0]
 8000410:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000414:	d002      	beq.n	800041c <RCC_WaitForHSEStartUp+0x30>
 8000416:	79bb      	ldrb	r3, [r7, #6]
 8000418:	2b00      	cmp	r3, #0
 800041a:	d0f0      	beq.n	80003fe <RCC_WaitForHSEStartUp+0x12>
  
  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 800041c:	2031      	movs	r0, #49	; 0x31
 800041e:	f000 f9a5 	bl	800076c <RCC_GetFlagStatus>
 8000422:	4603      	mov	r3, r0
 8000424:	2b00      	cmp	r3, #0
 8000426:	d002      	beq.n	800042e <RCC_WaitForHSEStartUp+0x42>
  {
    status = SUCCESS;
 8000428:	2301      	movs	r3, #1
 800042a:	71fb      	strb	r3, [r7, #7]
 800042c:	e001      	b.n	8000432 <RCC_WaitForHSEStartUp+0x46>
  }
  else
  {
    status = ERROR;
 800042e:	2300      	movs	r3, #0
 8000430:	71fb      	strb	r3, [r7, #7]
  }  
  return (status);
 8000432:	79fb      	ldrb	r3, [r7, #7]
}
 8000434:	4618      	mov	r0, r3
 8000436:	3708      	adds	r7, #8
 8000438:	46bd      	mov	sp, r7
 800043a:	bd80      	pop	{r7, pc}

0800043c <RCC_PLLConfig>:
  *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5}
  *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
{
 800043c:	b480      	push	{r7}
 800043e:	b085      	sub	sp, #20
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
 8000444:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000446:	2300      	movs	r3, #0
 8000448:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 800044a:	4b0a      	ldr	r3, [pc, #40]	; (8000474 <RCC_PLLConfig+0x38>)
 800044c:	685b      	ldr	r3, [r3, #4]
 800044e:	60fb      	str	r3, [r7, #12]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8000450:	68fb      	ldr	r3, [r7, #12]
 8000452:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8000456:	60fb      	str	r3, [r7, #12]
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8000458:	687a      	ldr	r2, [r7, #4]
 800045a:	683b      	ldr	r3, [r7, #0]
 800045c:	4313      	orrs	r3, r2
 800045e:	68fa      	ldr	r2, [r7, #12]
 8000460:	4313      	orrs	r3, r2
 8000462:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000464:	4a03      	ldr	r2, [pc, #12]	; (8000474 <RCC_PLLConfig+0x38>)
 8000466:	68fb      	ldr	r3, [r7, #12]
 8000468:	6053      	str	r3, [r2, #4]
}
 800046a:	bf00      	nop
 800046c:	3714      	adds	r7, #20
 800046e:	46bd      	mov	sp, r7
 8000470:	bc80      	pop	{r7}
 8000472:	4770      	bx	lr
 8000474:	40021000 	.word	0x40021000

08000478 <RCC_PLLCmd>:
  * @note   The PLL can not be disabled if it is used as system clock.
  * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 8000478:	b480      	push	{r7}
 800047a:	b083      	sub	sp, #12
 800047c:	af00      	add	r7, sp, #0
 800047e:	4603      	mov	r3, r0
 8000480:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8000482:	4a04      	ldr	r2, [pc, #16]	; (8000494 <RCC_PLLCmd+0x1c>)
 8000484:	79fb      	ldrb	r3, [r7, #7]
 8000486:	6013      	str	r3, [r2, #0]
}
 8000488:	bf00      	nop
 800048a:	370c      	adds	r7, #12
 800048c:	46bd      	mov	sp, r7
 800048e:	bc80      	pop	{r7}
 8000490:	4770      	bx	lr
 8000492:	bf00      	nop
 8000494:	42420060 	.word	0x42420060

08000498 <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 8000498:	b480      	push	{r7}
 800049a:	b085      	sub	sp, #20
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80004a0:	2300      	movs	r3, #0
 80004a2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 80004a4:	4b09      	ldr	r3, [pc, #36]	; (80004cc <RCC_SYSCLKConfig+0x34>)
 80004a6:	685b      	ldr	r3, [r3, #4]
 80004a8:	60fb      	str	r3, [r7, #12]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 80004aa:	68fb      	ldr	r3, [r7, #12]
 80004ac:	f023 0303 	bic.w	r3, r3, #3
 80004b0:	60fb      	str	r3, [r7, #12]
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 80004b2:	68fa      	ldr	r2, [r7, #12]
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	4313      	orrs	r3, r2
 80004b8:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80004ba:	4a04      	ldr	r2, [pc, #16]	; (80004cc <RCC_SYSCLKConfig+0x34>)
 80004bc:	68fb      	ldr	r3, [r7, #12]
 80004be:	6053      	str	r3, [r2, #4]
}
 80004c0:	bf00      	nop
 80004c2:	3714      	adds	r7, #20
 80004c4:	46bd      	mov	sp, r7
 80004c6:	bc80      	pop	{r7}
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop
 80004cc:	40021000 	.word	0x40021000

080004d0 <RCC_GetSYSCLKSource>:
  *     - 0x00: HSI used as system clock
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 80004d0:	b480      	push	{r7}
 80004d2:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 80004d4:	4b04      	ldr	r3, [pc, #16]	; (80004e8 <RCC_GetSYSCLKSource+0x18>)
 80004d6:	685b      	ldr	r3, [r3, #4]
 80004d8:	b2db      	uxtb	r3, r3
 80004da:	f003 030c 	and.w	r3, r3, #12
 80004de:	b2db      	uxtb	r3, r3
}
 80004e0:	4618      	mov	r0, r3
 80004e2:	46bd      	mov	sp, r7
 80004e4:	bc80      	pop	{r7}
 80004e6:	4770      	bx	lr
 80004e8:	40021000 	.word	0x40021000

080004ec <RCC_HCLKConfig>:
  *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 80004ec:	b480      	push	{r7}
 80004ee:	b085      	sub	sp, #20
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80004f4:	2300      	movs	r3, #0
 80004f6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 80004f8:	4b09      	ldr	r3, [pc, #36]	; (8000520 <RCC_HCLKConfig+0x34>)
 80004fa:	685b      	ldr	r3, [r3, #4]
 80004fc:	60fb      	str	r3, [r7, #12]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000504:	60fb      	str	r3, [r7, #12]
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8000506:	68fa      	ldr	r2, [r7, #12]
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	4313      	orrs	r3, r2
 800050c:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800050e:	4a04      	ldr	r2, [pc, #16]	; (8000520 <RCC_HCLKConfig+0x34>)
 8000510:	68fb      	ldr	r3, [r7, #12]
 8000512:	6053      	str	r3, [r2, #4]
}
 8000514:	bf00      	nop
 8000516:	3714      	adds	r7, #20
 8000518:	46bd      	mov	sp, r7
 800051a:	bc80      	pop	{r7}
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop
 8000520:	40021000 	.word	0x40021000

08000524 <RCC_PCLK1Config>:
  *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 8000524:	b480      	push	{r7}
 8000526:	b085      	sub	sp, #20
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800052c:	2300      	movs	r3, #0
 800052e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8000530:	4b09      	ldr	r3, [pc, #36]	; (8000558 <RCC_PCLK1Config+0x34>)
 8000532:	685b      	ldr	r3, [r3, #4]
 8000534:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8000536:	68fb      	ldr	r3, [r7, #12]
 8000538:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800053c:	60fb      	str	r3, [r7, #12]
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 800053e:	68fa      	ldr	r2, [r7, #12]
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	4313      	orrs	r3, r2
 8000544:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000546:	4a04      	ldr	r2, [pc, #16]	; (8000558 <RCC_PCLK1Config+0x34>)
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	6053      	str	r3, [r2, #4]
}
 800054c:	bf00      	nop
 800054e:	3714      	adds	r7, #20
 8000550:	46bd      	mov	sp, r7
 8000552:	bc80      	pop	{r7}
 8000554:	4770      	bx	lr
 8000556:	bf00      	nop
 8000558:	40021000 	.word	0x40021000

0800055c <RCC_PCLK2Config>:
  *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 800055c:	b480      	push	{r7}
 800055e:	b085      	sub	sp, #20
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000564:	2300      	movs	r3, #0
 8000566:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8000568:	4b09      	ldr	r3, [pc, #36]	; (8000590 <RCC_PCLK2Config+0x34>)
 800056a:	685b      	ldr	r3, [r3, #4]
 800056c:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 800056e:	68fb      	ldr	r3, [r7, #12]
 8000570:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000574:	60fb      	str	r3, [r7, #12]
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	00db      	lsls	r3, r3, #3
 800057a:	68fa      	ldr	r2, [r7, #12]
 800057c:	4313      	orrs	r3, r2
 800057e:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000580:	4a03      	ldr	r2, [pc, #12]	; (8000590 <RCC_PCLK2Config+0x34>)
 8000582:	68fb      	ldr	r3, [r7, #12]
 8000584:	6053      	str	r3, [r2, #4]
}
 8000586:	bf00      	nop
 8000588:	3714      	adds	r7, #20
 800058a:	46bd      	mov	sp, r7
 800058c:	bc80      	pop	{r7}
 800058e:	4770      	bx	lr
 8000590:	40021000 	.word	0x40021000

08000594 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000594:	b480      	push	{r7}
 8000596:	b087      	sub	sp, #28
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 800059c:	2300      	movs	r3, #0
 800059e:	617b      	str	r3, [r7, #20]
 80005a0:	2300      	movs	r3, #0
 80005a2:	613b      	str	r3, [r7, #16]
 80005a4:	2300      	movs	r3, #0
 80005a6:	60fb      	str	r3, [r7, #12]
 80005a8:	2300      	movs	r3, #0
 80005aa:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80005ac:	4b4c      	ldr	r3, [pc, #304]	; (80006e0 <RCC_GetClocksFreq+0x14c>)
 80005ae:	685b      	ldr	r3, [r3, #4]
 80005b0:	f003 030c 	and.w	r3, r3, #12
 80005b4:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 80005b6:	697b      	ldr	r3, [r7, #20]
 80005b8:	2b04      	cmp	r3, #4
 80005ba:	d007      	beq.n	80005cc <RCC_GetClocksFreq+0x38>
 80005bc:	2b08      	cmp	r3, #8
 80005be:	d009      	beq.n	80005d4 <RCC_GetClocksFreq+0x40>
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d133      	bne.n	800062c <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	4a47      	ldr	r2, [pc, #284]	; (80006e4 <RCC_GetClocksFreq+0x150>)
 80005c8:	601a      	str	r2, [r3, #0]
      break;
 80005ca:	e033      	b.n	8000634 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	4a45      	ldr	r2, [pc, #276]	; (80006e4 <RCC_GetClocksFreq+0x150>)
 80005d0:	601a      	str	r2, [r3, #0]
      break;
 80005d2:	e02f      	b.n	8000634 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 80005d4:	4b42      	ldr	r3, [pc, #264]	; (80006e0 <RCC_GetClocksFreq+0x14c>)
 80005d6:	685b      	ldr	r3, [r3, #4]
 80005d8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80005dc:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 80005de:	4b40      	ldr	r3, [pc, #256]	; (80006e0 <RCC_GetClocksFreq+0x14c>)
 80005e0:	685b      	ldr	r3, [r3, #4]
 80005e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80005e6:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 80005e8:	693b      	ldr	r3, [r7, #16]
 80005ea:	0c9b      	lsrs	r3, r3, #18
 80005ec:	3302      	adds	r3, #2
 80005ee:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d106      	bne.n	8000604 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 80005f6:	693b      	ldr	r3, [r7, #16]
 80005f8:	4a3b      	ldr	r2, [pc, #236]	; (80006e8 <RCC_GetClocksFreq+0x154>)
 80005fa:	fb02 f203 	mul.w	r2, r2, r3
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8000602:	e017      	b.n	8000634 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8000604:	4b36      	ldr	r3, [pc, #216]	; (80006e0 <RCC_GetClocksFreq+0x14c>)
 8000606:	685b      	ldr	r3, [r3, #4]
 8000608:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800060c:	2b00      	cmp	r3, #0
 800060e:	d006      	beq.n	800061e <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8000610:	693b      	ldr	r3, [r7, #16]
 8000612:	4a35      	ldr	r2, [pc, #212]	; (80006e8 <RCC_GetClocksFreq+0x154>)
 8000614:	fb02 f203 	mul.w	r2, r2, r3
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	601a      	str	r2, [r3, #0]
      break;
 800061c:	e00a      	b.n	8000634 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 800061e:	693b      	ldr	r3, [r7, #16]
 8000620:	4a30      	ldr	r2, [pc, #192]	; (80006e4 <RCC_GetClocksFreq+0x150>)
 8000622:	fb02 f203 	mul.w	r2, r2, r3
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	601a      	str	r2, [r3, #0]
      break;
 800062a:	e003      	b.n	8000634 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	4a2d      	ldr	r2, [pc, #180]	; (80006e4 <RCC_GetClocksFreq+0x150>)
 8000630:	601a      	str	r2, [r3, #0]
      break;
 8000632:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8000634:	4b2a      	ldr	r3, [pc, #168]	; (80006e0 <RCC_GetClocksFreq+0x14c>)
 8000636:	685b      	ldr	r3, [r3, #4]
 8000638:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800063c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 800063e:	697b      	ldr	r3, [r7, #20]
 8000640:	091b      	lsrs	r3, r3, #4
 8000642:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000644:	4a29      	ldr	r2, [pc, #164]	; (80006ec <RCC_GetClocksFreq+0x158>)
 8000646:	697b      	ldr	r3, [r7, #20]
 8000648:	4413      	add	r3, r2
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	b2db      	uxtb	r3, r3
 800064e:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	681a      	ldr	r2, [r3, #0]
 8000654:	68bb      	ldr	r3, [r7, #8]
 8000656:	40da      	lsrs	r2, r3
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 800065c:	4b20      	ldr	r3, [pc, #128]	; (80006e0 <RCC_GetClocksFreq+0x14c>)
 800065e:	685b      	ldr	r3, [r3, #4]
 8000660:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000664:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 8000666:	697b      	ldr	r3, [r7, #20]
 8000668:	0a1b      	lsrs	r3, r3, #8
 800066a:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 800066c:	4a1f      	ldr	r2, [pc, #124]	; (80006ec <RCC_GetClocksFreq+0x158>)
 800066e:	697b      	ldr	r3, [r7, #20]
 8000670:	4413      	add	r3, r2
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	b2db      	uxtb	r3, r3
 8000676:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	685a      	ldr	r2, [r3, #4]
 800067c:	68bb      	ldr	r3, [r7, #8]
 800067e:	40da      	lsrs	r2, r3
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8000684:	4b16      	ldr	r3, [pc, #88]	; (80006e0 <RCC_GetClocksFreq+0x14c>)
 8000686:	685b      	ldr	r3, [r3, #4]
 8000688:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800068c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 800068e:	697b      	ldr	r3, [r7, #20]
 8000690:	0adb      	lsrs	r3, r3, #11
 8000692:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000694:	4a15      	ldr	r2, [pc, #84]	; (80006ec <RCC_GetClocksFreq+0x158>)
 8000696:	697b      	ldr	r3, [r7, #20]
 8000698:	4413      	add	r3, r2
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	b2db      	uxtb	r3, r3
 800069e:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	685a      	ldr	r2, [r3, #4]
 80006a4:	68bb      	ldr	r3, [r7, #8]
 80006a6:	40da      	lsrs	r2, r3
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80006ac:	4b0c      	ldr	r3, [pc, #48]	; (80006e0 <RCC_GetClocksFreq+0x14c>)
 80006ae:	685b      	ldr	r3, [r3, #4]
 80006b0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006b4:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 80006b6:	697b      	ldr	r3, [r7, #20]
 80006b8:	0b9b      	lsrs	r3, r3, #14
 80006ba:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 80006bc:	4a0c      	ldr	r2, [pc, #48]	; (80006f0 <RCC_GetClocksFreq+0x15c>)
 80006be:	697b      	ldr	r3, [r7, #20]
 80006c0:	4413      	add	r3, r2
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	b2db      	uxtb	r3, r3
 80006c6:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	68da      	ldr	r2, [r3, #12]
 80006cc:	68bb      	ldr	r3, [r7, #8]
 80006ce:	fbb2 f2f3 	udiv	r2, r2, r3
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	611a      	str	r2, [r3, #16]
}
 80006d6:	bf00      	nop
 80006d8:	371c      	adds	r7, #28
 80006da:	46bd      	mov	sp, r7
 80006dc:	bc80      	pop	{r7}
 80006de:	4770      	bx	lr
 80006e0:	40021000 	.word	0x40021000
 80006e4:	007a1200 	.word	0x007a1200
 80006e8:	003d0900 	.word	0x003d0900
 80006ec:	20000000 	.word	0x20000000
 80006f0:	20000010 	.word	0x20000010

080006f4 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b083      	sub	sp, #12
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
 80006fc:	460b      	mov	r3, r1
 80006fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000700:	78fb      	ldrb	r3, [r7, #3]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d006      	beq.n	8000714 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000706:	4909      	ldr	r1, [pc, #36]	; (800072c <RCC_APB2PeriphClockCmd+0x38>)
 8000708:	4b08      	ldr	r3, [pc, #32]	; (800072c <RCC_APB2PeriphClockCmd+0x38>)
 800070a:	699a      	ldr	r2, [r3, #24]
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	4313      	orrs	r3, r2
 8000710:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000712:	e006      	b.n	8000722 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000714:	4905      	ldr	r1, [pc, #20]	; (800072c <RCC_APB2PeriphClockCmd+0x38>)
 8000716:	4b05      	ldr	r3, [pc, #20]	; (800072c <RCC_APB2PeriphClockCmd+0x38>)
 8000718:	699a      	ldr	r2, [r3, #24]
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	43db      	mvns	r3, r3
 800071e:	4013      	ands	r3, r2
 8000720:	618b      	str	r3, [r1, #24]
}
 8000722:	bf00      	nop
 8000724:	370c      	adds	r7, #12
 8000726:	46bd      	mov	sp, r7
 8000728:	bc80      	pop	{r7}
 800072a:	4770      	bx	lr
 800072c:	40021000 	.word	0x40021000

08000730 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000730:	b480      	push	{r7}
 8000732:	b083      	sub	sp, #12
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
 8000738:	460b      	mov	r3, r1
 800073a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800073c:	78fb      	ldrb	r3, [r7, #3]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d006      	beq.n	8000750 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000742:	4909      	ldr	r1, [pc, #36]	; (8000768 <RCC_APB1PeriphClockCmd+0x38>)
 8000744:	4b08      	ldr	r3, [pc, #32]	; (8000768 <RCC_APB1PeriphClockCmd+0x38>)
 8000746:	69da      	ldr	r2, [r3, #28]
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	4313      	orrs	r3, r2
 800074c:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800074e:	e006      	b.n	800075e <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000750:	4905      	ldr	r1, [pc, #20]	; (8000768 <RCC_APB1PeriphClockCmd+0x38>)
 8000752:	4b05      	ldr	r3, [pc, #20]	; (8000768 <RCC_APB1PeriphClockCmd+0x38>)
 8000754:	69da      	ldr	r2, [r3, #28]
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	43db      	mvns	r3, r3
 800075a:	4013      	ands	r3, r2
 800075c:	61cb      	str	r3, [r1, #28]
}
 800075e:	bf00      	nop
 8000760:	370c      	adds	r7, #12
 8000762:	46bd      	mov	sp, r7
 8000764:	bc80      	pop	{r7}
 8000766:	4770      	bx	lr
 8000768:	40021000 	.word	0x40021000

0800076c <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  *   
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 800076c:	b480      	push	{r7}
 800076e:	b087      	sub	sp, #28
 8000770:	af00      	add	r7, sp, #0
 8000772:	4603      	mov	r3, r0
 8000774:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8000776:	2300      	movs	r3, #0
 8000778:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 800077a:	2300      	movs	r3, #0
 800077c:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 800077e:	2300      	movs	r3, #0
 8000780:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8000782:	79fb      	ldrb	r3, [r7, #7]
 8000784:	095b      	lsrs	r3, r3, #5
 8000786:	b2db      	uxtb	r3, r3
 8000788:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	2b01      	cmp	r3, #1
 800078e:	d103      	bne.n	8000798 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8000790:	4b12      	ldr	r3, [pc, #72]	; (80007dc <RCC_GetFlagStatus+0x70>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	617b      	str	r3, [r7, #20]
 8000796:	e009      	b.n	80007ac <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	2b02      	cmp	r3, #2
 800079c:	d103      	bne.n	80007a6 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 800079e:	4b0f      	ldr	r3, [pc, #60]	; (80007dc <RCC_GetFlagStatus+0x70>)
 80007a0:	6a1b      	ldr	r3, [r3, #32]
 80007a2:	617b      	str	r3, [r7, #20]
 80007a4:	e002      	b.n	80007ac <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80007a6:	4b0d      	ldr	r3, [pc, #52]	; (80007dc <RCC_GetFlagStatus+0x70>)
 80007a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80007aa:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
 80007ac:	79fb      	ldrb	r3, [r7, #7]
 80007ae:	f003 031f 	and.w	r3, r3, #31
 80007b2:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80007b4:	697a      	ldr	r2, [r7, #20]
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	fa22 f303 	lsr.w	r3, r2, r3
 80007bc:	f003 0301 	and.w	r3, r3, #1
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d002      	beq.n	80007ca <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 80007c4:	2301      	movs	r3, #1
 80007c6:	74fb      	strb	r3, [r7, #19]
 80007c8:	e001      	b.n	80007ce <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 80007ca:	2300      	movs	r3, #0
 80007cc:	74fb      	strb	r3, [r7, #19]
  }

  /* Return the flag status */
  return bitstatus;
 80007ce:	7cfb      	ldrb	r3, [r7, #19]
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	371c      	adds	r7, #28
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bc80      	pop	{r7}
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	40021000 	.word	0x40021000

080007e0 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b08c      	sub	sp, #48	; 0x30
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
 80007e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 80007ea:	2300      	movs	r3, #0
 80007ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80007ee:	2300      	movs	r3, #0
 80007f0:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 80007f2:	2300      	movs	r3, #0
 80007f4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 80007f6:	2300      	movs	r3, #0
 80007f8:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 80007fa:	2300      	movs	r3, #0
 80007fc:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	8a1b      	ldrh	r3, [r3, #16]
 8000806:	b29b      	uxth	r3, r3
 8000808:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 800080a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800080c:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8000810:	4013      	ands	r3, r2
 8000812:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	88db      	ldrh	r3, [r3, #6]
 8000818:	461a      	mov	r2, r3
 800081a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800081c:	4313      	orrs	r3, r2
 800081e:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000822:	b29a      	uxth	r2, r3
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	899b      	ldrh	r3, [r3, #12]
 800082c:	b29b      	uxth	r3, r3
 800082e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8000830:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000832:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 8000836:	4013      	ands	r3, r2
 8000838:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	889a      	ldrh	r2, [r3, #4]
 800083e:	683b      	ldr	r3, [r7, #0]
 8000840:	891b      	ldrh	r3, [r3, #8]
 8000842:	4313      	orrs	r3, r2
 8000844:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000846:	683b      	ldr	r3, [r7, #0]
 8000848:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800084a:	4313      	orrs	r3, r2
 800084c:	b29b      	uxth	r3, r3
 800084e:	461a      	mov	r2, r3
 8000850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000852:	4313      	orrs	r3, r2
 8000854:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000858:	b29a      	uxth	r2, r3
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	8a9b      	ldrh	r3, [r3, #20]
 8000862:	b29b      	uxth	r3, r3
 8000864:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8000866:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000868:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 800086c:	4013      	ands	r3, r2
 800086e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	899b      	ldrh	r3, [r3, #12]
 8000874:	461a      	mov	r2, r3
 8000876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000878:	4313      	orrs	r3, r2
 800087a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800087c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800087e:	b29a      	uxth	r2, r3
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000884:	f107 0308 	add.w	r3, r7, #8
 8000888:	4618      	mov	r0, r3
 800088a:	f7ff fe83 	bl	8000594 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 800088e:	69fb      	ldr	r3, [r7, #28]
 8000890:	4a2e      	ldr	r2, [pc, #184]	; (800094c <USART_Init+0x16c>)
 8000892:	4293      	cmp	r3, r2
 8000894:	d102      	bne.n	800089c <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000896:	697b      	ldr	r3, [r7, #20]
 8000898:	62bb      	str	r3, [r7, #40]	; 0x28
 800089a:	e001      	b.n	80008a0 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800089c:	693b      	ldr	r3, [r7, #16]
 800089e:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	899b      	ldrh	r3, [r3, #12]
 80008a4:	b29b      	uxth	r3, r3
 80008a6:	b21b      	sxth	r3, r3
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	da0c      	bge.n	80008c6 <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80008ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80008ae:	4613      	mov	r3, r2
 80008b0:	009b      	lsls	r3, r3, #2
 80008b2:	4413      	add	r3, r2
 80008b4:	009a      	lsls	r2, r3, #2
 80008b6:	441a      	add	r2, r3
 80008b8:	683b      	ldr	r3, [r7, #0]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	005b      	lsls	r3, r3, #1
 80008be:	fbb2 f3f3 	udiv	r3, r2, r3
 80008c2:	627b      	str	r3, [r7, #36]	; 0x24
 80008c4:	e00b      	b.n	80008de <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80008c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80008c8:	4613      	mov	r3, r2
 80008ca:	009b      	lsls	r3, r3, #2
 80008cc:	4413      	add	r3, r2
 80008ce:	009a      	lsls	r2, r3, #2
 80008d0:	441a      	add	r2, r3
 80008d2:	683b      	ldr	r3, [r7, #0]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	009b      	lsls	r3, r3, #2
 80008d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80008dc:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 80008de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008e0:	4a1b      	ldr	r2, [pc, #108]	; (8000950 <USART_Init+0x170>)
 80008e2:	fba2 2303 	umull	r2, r3, r2, r3
 80008e6:	095b      	lsrs	r3, r3, #5
 80008e8:	011b      	lsls	r3, r3, #4
 80008ea:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80008ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008ee:	091b      	lsrs	r3, r3, #4
 80008f0:	2264      	movs	r2, #100	; 0x64
 80008f2:	fb02 f303 	mul.w	r3, r2, r3
 80008f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80008f8:	1ad3      	subs	r3, r2, r3
 80008fa:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	899b      	ldrh	r3, [r3, #12]
 8000900:	b29b      	uxth	r3, r3
 8000902:	b21b      	sxth	r3, r3
 8000904:	2b00      	cmp	r3, #0
 8000906:	da0c      	bge.n	8000922 <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000908:	6a3b      	ldr	r3, [r7, #32]
 800090a:	00db      	lsls	r3, r3, #3
 800090c:	3332      	adds	r3, #50	; 0x32
 800090e:	4a10      	ldr	r2, [pc, #64]	; (8000950 <USART_Init+0x170>)
 8000910:	fba2 2303 	umull	r2, r3, r2, r3
 8000914:	095b      	lsrs	r3, r3, #5
 8000916:	f003 0307 	and.w	r3, r3, #7
 800091a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800091c:	4313      	orrs	r3, r2
 800091e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000920:	e00b      	b.n	800093a <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000922:	6a3b      	ldr	r3, [r7, #32]
 8000924:	011b      	lsls	r3, r3, #4
 8000926:	3332      	adds	r3, #50	; 0x32
 8000928:	4a09      	ldr	r2, [pc, #36]	; (8000950 <USART_Init+0x170>)
 800092a:	fba2 2303 	umull	r2, r3, r2, r3
 800092e:	095b      	lsrs	r3, r3, #5
 8000930:	f003 030f 	and.w	r3, r3, #15
 8000934:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000936:	4313      	orrs	r3, r2
 8000938:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 800093a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800093c:	b29a      	uxth	r2, r3
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	811a      	strh	r2, [r3, #8]
}
 8000942:	bf00      	nop
 8000944:	3730      	adds	r7, #48	; 0x30
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	40013800 	.word	0x40013800
 8000950:	51eb851f 	.word	0x51eb851f

08000954 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000954:	b480      	push	{r7}
 8000956:	b083      	sub	sp, #12
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
 800095c:	460b      	mov	r3, r1
 800095e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000960:	78fb      	ldrb	r3, [r7, #3]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d008      	beq.n	8000978 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	899b      	ldrh	r3, [r3, #12]
 800096a:	b29b      	uxth	r3, r3
 800096c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000970:	b29a      	uxth	r2, r3
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 8000976:	e007      	b.n	8000988 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	899b      	ldrh	r3, [r3, #12]
 800097c:	b29b      	uxth	r3, r3
 800097e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000982:	b29a      	uxth	r2, r3
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	819a      	strh	r2, [r3, #12]
}
 8000988:	bf00      	nop
 800098a:	370c      	adds	r7, #12
 800098c:	46bd      	mov	sp, r7
 800098e:	bc80      	pop	{r7}
 8000990:	4770      	bx	lr

08000992 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000992:	b480      	push	{r7}
 8000994:	b087      	sub	sp, #28
 8000996:	af00      	add	r7, sp, #0
 8000998:	6078      	str	r0, [r7, #4]
 800099a:	460b      	mov	r3, r1
 800099c:	807b      	strh	r3, [r7, #2]
 800099e:	4613      	mov	r3, r2
 80009a0:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 80009a2:	2300      	movs	r3, #0
 80009a4:	613b      	str	r3, [r7, #16]
 80009a6:	2300      	movs	r3, #0
 80009a8:	60fb      	str	r3, [r7, #12]
 80009aa:	2300      	movs	r3, #0
 80009ac:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 80009ae:	2300      	movs	r3, #0
 80009b0:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80009b6:	887b      	ldrh	r3, [r7, #2]
 80009b8:	b2db      	uxtb	r3, r3
 80009ba:	095b      	lsrs	r3, r3, #5
 80009bc:	b2db      	uxtb	r3, r3
 80009be:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 80009c0:	887b      	ldrh	r3, [r7, #2]
 80009c2:	f003 031f 	and.w	r3, r3, #31
 80009c6:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 80009c8:	2201      	movs	r2, #1
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	fa02 f303 	lsl.w	r3, r2, r3
 80009d0:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80009d2:	693b      	ldr	r3, [r7, #16]
 80009d4:	2b01      	cmp	r3, #1
 80009d6:	d103      	bne.n	80009e0 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	330c      	adds	r3, #12
 80009dc:	617b      	str	r3, [r7, #20]
 80009de:	e009      	b.n	80009f4 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80009e0:	693b      	ldr	r3, [r7, #16]
 80009e2:	2b02      	cmp	r3, #2
 80009e4:	d103      	bne.n	80009ee <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 80009e6:	697b      	ldr	r3, [r7, #20]
 80009e8:	3310      	adds	r3, #16
 80009ea:	617b      	str	r3, [r7, #20]
 80009ec:	e002      	b.n	80009f4 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80009ee:	697b      	ldr	r3, [r7, #20]
 80009f0:	3314      	adds	r3, #20
 80009f2:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 80009f4:	787b      	ldrb	r3, [r7, #1]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d006      	beq.n	8000a08 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80009fa:	697b      	ldr	r3, [r7, #20]
 80009fc:	697a      	ldr	r2, [r7, #20]
 80009fe:	6811      	ldr	r1, [r2, #0]
 8000a00:	68ba      	ldr	r2, [r7, #8]
 8000a02:	430a      	orrs	r2, r1
 8000a04:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000a06:	e006      	b.n	8000a16 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000a08:	697b      	ldr	r3, [r7, #20]
 8000a0a:	697a      	ldr	r2, [r7, #20]
 8000a0c:	6811      	ldr	r1, [r2, #0]
 8000a0e:	68ba      	ldr	r2, [r7, #8]
 8000a10:	43d2      	mvns	r2, r2
 8000a12:	400a      	ands	r2, r1
 8000a14:	601a      	str	r2, [r3, #0]
}
 8000a16:	bf00      	nop
 8000a18:	371c      	adds	r7, #28
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bc80      	pop	{r7}
 8000a1e:	4770      	bx	lr

08000a20 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8000a20:	b480      	push	{r7}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	460b      	mov	r3, r1
 8000a2a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8000a2c:	887b      	ldrh	r3, [r7, #2]
 8000a2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000a32:	b29a      	uxth	r2, r3
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	809a      	strh	r2, [r3, #4]
}
 8000a38:	bf00      	nop
 8000a3a:	370c      	adds	r7, #12
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bc80      	pop	{r7}
 8000a40:	4770      	bx	lr

08000a42 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8000a42:	b480      	push	{r7}
 8000a44:	b083      	sub	sp, #12
 8000a46:	af00      	add	r7, sp, #0
 8000a48:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	889b      	ldrh	r3, [r3, #4]
 8000a4e:	b29b      	uxth	r3, r3
 8000a50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000a54:	b29b      	uxth	r3, r3
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	370c      	adds	r7, #12
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bc80      	pop	{r7}
 8000a5e:	4770      	bx	lr

08000a60 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8000a60:	b480      	push	{r7}
 8000a62:	b085      	sub	sp, #20
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
 8000a68:	460b      	mov	r3, r1
 8000a6a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	881b      	ldrh	r3, [r3, #0]
 8000a74:	b29a      	uxth	r2, r3
 8000a76:	887b      	ldrh	r3, [r7, #2]
 8000a78:	4013      	ands	r3, r2
 8000a7a:	b29b      	uxth	r3, r3
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d002      	beq.n	8000a86 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8000a80:	2301      	movs	r3, #1
 8000a82:	73fb      	strb	r3, [r7, #15]
 8000a84:	e001      	b.n	8000a8a <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8000a86:	2300      	movs	r3, #0
 8000a88:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000a8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	3714      	adds	r7, #20
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bc80      	pop	{r7}
 8000a94:	4770      	bx	lr

08000a96 <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000a96:	b480      	push	{r7}
 8000a98:	b087      	sub	sp, #28
 8000a9a:	af00      	add	r7, sp, #0
 8000a9c:	6078      	str	r0, [r7, #4]
 8000a9e:	460b      	mov	r3, r1
 8000aa0:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	60fb      	str	r3, [r7, #12]
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	617b      	str	r3, [r7, #20]
 8000aaa:	2300      	movs	r3, #0
 8000aac:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000ab2:	887b      	ldrh	r3, [r7, #2]
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	095b      	lsrs	r3, r3, #5
 8000ab8:	b2db      	uxtb	r3, r3
 8000aba:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 8000abc:	887b      	ldrh	r3, [r7, #2]
 8000abe:	f003 031f 	and.w	r3, r3, #31
 8000ac2:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	697b      	ldr	r3, [r7, #20]
 8000ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8000acc:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000ace:	68bb      	ldr	r3, [r7, #8]
 8000ad0:	2b01      	cmp	r3, #1
 8000ad2:	d107      	bne.n	8000ae4 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	899b      	ldrh	r3, [r3, #12]
 8000ad8:	b29b      	uxth	r3, r3
 8000ada:	461a      	mov	r2, r3
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	4013      	ands	r3, r2
 8000ae0:	617b      	str	r3, [r7, #20]
 8000ae2:	e011      	b.n	8000b08 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8000ae4:	68bb      	ldr	r3, [r7, #8]
 8000ae6:	2b02      	cmp	r3, #2
 8000ae8:	d107      	bne.n	8000afa <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	8a1b      	ldrh	r3, [r3, #16]
 8000aee:	b29b      	uxth	r3, r3
 8000af0:	461a      	mov	r2, r3
 8000af2:	697b      	ldr	r3, [r7, #20]
 8000af4:	4013      	ands	r3, r2
 8000af6:	617b      	str	r3, [r7, #20]
 8000af8:	e006      	b.n	8000b08 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	8a9b      	ldrh	r3, [r3, #20]
 8000afe:	b29b      	uxth	r3, r3
 8000b00:	461a      	mov	r2, r3
 8000b02:	697b      	ldr	r3, [r7, #20]
 8000b04:	4013      	ands	r3, r2
 8000b06:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8000b08:	887b      	ldrh	r3, [r7, #2]
 8000b0a:	0a1b      	lsrs	r3, r3, #8
 8000b0c:	b29b      	uxth	r3, r3
 8000b0e:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8000b10:	2201      	movs	r2, #1
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	fa02 f303 	lsl.w	r3, r2, r3
 8000b18:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	881b      	ldrh	r3, [r3, #0]
 8000b1e:	b29b      	uxth	r3, r3
 8000b20:	461a      	mov	r2, r3
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	4013      	ands	r3, r2
 8000b26:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000b28:	697b      	ldr	r3, [r7, #20]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d005      	beq.n	8000b3a <USART_GetITStatus+0xa4>
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d002      	beq.n	8000b3a <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8000b34:	2301      	movs	r3, #1
 8000b36:	74fb      	strb	r3, [r7, #19]
 8000b38:	e001      	b.n	8000b3e <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8000b3e:	7cfb      	ldrb	r3, [r7, #19]
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	371c      	adds	r7, #28
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bc80      	pop	{r7}
 8000b48:	4770      	bx	lr

08000b4a <USART_ClearITPendingBit>:
  *   - TXE pending bit is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000b4a:	b480      	push	{r7}
 8000b4c:	b085      	sub	sp, #20
 8000b4e:	af00      	add	r7, sp, #0
 8000b50:	6078      	str	r0, [r7, #4]
 8000b52:	460b      	mov	r3, r1
 8000b54:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8000b56:	2300      	movs	r3, #0
 8000b58:	81fb      	strh	r3, [r7, #14]
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  bitpos = USART_IT >> 0x08;
 8000b5e:	887b      	ldrh	r3, [r7, #2]
 8000b60:	0a1b      	lsrs	r3, r3, #8
 8000b62:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8000b64:	89fb      	ldrh	r3, [r7, #14]
 8000b66:	2201      	movs	r2, #1
 8000b68:	fa02 f303 	lsl.w	r3, r2, r3
 8000b6c:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8000b6e:	89bb      	ldrh	r3, [r7, #12]
 8000b70:	43db      	mvns	r3, r3
 8000b72:	b29a      	uxth	r2, r3
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	801a      	strh	r2, [r3, #0]
}
 8000b78:	bf00      	nop
 8000b7a:	3714      	adds	r7, #20
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bc80      	pop	{r7}
 8000b80:	4770      	bx	lr

08000b82 <main>:
#include "gsm_network/gsm_nw.h"
#include "gsm_sms/gsm_sms_send.h"
#include "gsm_sms/gsm_sms_recive.h"
#include "gsm_http/gsm_http.h"

int main(void) {
 8000b82:	b580      	push	{r7, lr}
 8000b84:	af00      	add	r7, sp, #0
    rcc_config();
 8000b86:	f000 fbb5 	bl	80012f4 <rcc_config>
    systick_config();
 8000b8a:	f000 fbf1 	bl	8001370 <systick_config>
    gsm_gpio_init();
 8000b8e:	f000 fc0d 	bl	80013ac <gsm_gpio_init>
    uart_init();
 8000b92:	f000 fc69 	bl	8001468 <uart_init>
    gsm_nw_init(NULL, NULL);
 8000b96:	2100      	movs	r1, #0
 8000b98:	2000      	movs	r0, #0
 8000b9a:	f001 fa39 	bl	8002010 <gsm_nw_init>
    gsm_sms_send_init(NULL, NULL);
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	2000      	movs	r0, #0
 8000ba2:	f001 fe5f 	bl	8002864 <gsm_sms_send_init>
    // while(!gsm_power_on()) {}
    gsm_hardware_init();
 8000ba6:	f000 fd91 	bl	80016cc <gsm_hardware_init>
    gsm_sms_recive_init(NULL,NULL);
 8000baa:	2100      	movs	r1, #0
 8000bac:	2000      	movs	r0, #0
 8000bae:	f001 fe29 	bl	8002804 <gsm_sms_recive_init>
    gsm_http_init(NULL, NULL);
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	2000      	movs	r0, #0
 8000bb6:	f000 ff0f 	bl	80019d8 <gsm_http_init>
    
    while(1) {
        gsm_hardware_process_urc();
 8000bba:	f000 fe21 	bl	8001800 <gsm_hardware_process_urc>
        gsm_nw_process();
 8000bbe:	f001 fa47 	bl	8002050 <gsm_nw_process>
        if(gsm_nw_is_ready()){
 8000bc2:	f001 fe0f 	bl	80027e4 <gsm_nw_is_ready>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <main+0x4e>
        	gsm_http_process();
 8000bcc:	f000 ff32 	bl	8001a34 <gsm_http_process>
        }
        delay_ms(1000);        
 8000bd0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bd4:	f000 fb7a 	bl	80012cc <delay_ms>
        gsm_hardware_process_urc();
 8000bd8:	e7ef      	b.n	8000bba <main+0x38>
	...

08000bdc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000bdc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c14 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000be0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000be2:	e003      	b.n	8000bec <LoopCopyDataInit>

08000be4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000be4:	4b0c      	ldr	r3, [pc, #48]	; (8000c18 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8000be6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000be8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000bea:	3104      	adds	r1, #4

08000bec <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000bec:	480b      	ldr	r0, [pc, #44]	; (8000c1c <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8000bee:	4b0c      	ldr	r3, [pc, #48]	; (8000c20 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8000bf0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000bf2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000bf4:	d3f6      	bcc.n	8000be4 <CopyDataInit>
	ldr	r2, =_sbss
 8000bf6:	4a0b      	ldr	r2, [pc, #44]	; (8000c24 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8000bf8:	e002      	b.n	8000c00 <LoopFillZerobss>

08000bfa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000bfa:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000bfc:	f842 3b04 	str.w	r3, [r2], #4

08000c00 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000c00:	4b09      	ldr	r3, [pc, #36]	; (8000c28 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8000c02:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000c04:	d3f9      	bcc.n	8000bfa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000c06:	f000 f87d 	bl	8000d04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c0a:	f002 f8c1 	bl	8002d90 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c0e:	f7ff ffb8 	bl	8000b82 <main>
	bx	lr
 8000c12:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000c14:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8000c18:	08003408 	.word	0x08003408
	ldr	r0, =_sdata
 8000c1c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000c20:	20000288 	.word	0x20000288
	ldr	r2, =_sbss
 8000c24:	20000288 	.word	0x20000288
	ldr	r3, = _ebss
 8000c28:	20000d1c 	.word	0x20000d1c

08000c2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c2c:	e7fe      	b.n	8000c2c <ADC1_2_IRQHandler>

08000c2e <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000c2e:	b480      	push	{r7}
 8000c30:	af00      	add	r7, sp, #0
}
 8000c32:	bf00      	nop
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bc80      	pop	{r7}
 8000c38:	4770      	bx	lr

08000c3a <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000c3a:	b480      	push	{r7}
 8000c3c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000c3e:	e7fe      	b.n	8000c3e <HardFault_Handler+0x4>

08000c40 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000c44:	e7fe      	b.n	8000c44 <MemManage_Handler+0x4>

08000c46 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000c46:	b480      	push	{r7}
 8000c48:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000c4a:	e7fe      	b.n	8000c4a <BusFault_Handler+0x4>

08000c4c <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000c50:	e7fe      	b.n	8000c50 <UsageFault_Handler+0x4>

08000c52 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000c52:	b480      	push	{r7}
 8000c54:	af00      	add	r7, sp, #0
}
 8000c56:	bf00      	nop
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bc80      	pop	{r7}
 8000c5c:	4770      	bx	lr

08000c5e <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000c5e:	b480      	push	{r7}
 8000c60:	af00      	add	r7, sp, #0
}
 8000c62:	bf00      	nop
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bc80      	pop	{r7}
 8000c68:	4770      	bx	lr

08000c6a <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000c6a:	b480      	push	{r7}
 8000c6c:	af00      	add	r7, sp, #0
}
 8000c6e:	bf00      	nop
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bc80      	pop	{r7}
 8000c74:	4770      	bx	lr

08000c76 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000c76:	b580      	push	{r7, lr}
 8000c78:	af00      	add	r7, sp, #0
    tick_ms_increment();  // Tng bin m mili giy
 8000c7a:	f000 fb19 	bl	80012b0 <tick_ms_increment>
}
 8000c7e:	bf00      	nop
 8000c80:	bd80      	pop	{r7, pc}
	...

08000c84 <USART1_IRQHandler>:
/*  file (startup_stm32f10x_md.s).                                            */
/******************************************************************************/


void USART1_IRQHandler(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0

    if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) {
 8000c8a:	f240 5125 	movw	r1, #1317	; 0x525
 8000c8e:	480c      	ldr	r0, [pc, #48]	; (8000cc0 <USART1_IRQHandler+0x3c>)
 8000c90:	f7ff ff01 	bl	8000a96 <USART_GetITStatus>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d00d      	beq.n	8000cb6 <USART1_IRQHandler+0x32>

        uint8_t data = USART_ReceiveData(USART1);
 8000c9a:	4809      	ldr	r0, [pc, #36]	; (8000cc0 <USART1_IRQHandler+0x3c>)
 8000c9c:	f7ff fed1 	bl	8000a42 <USART_ReceiveData>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	71fb      	strb	r3, [r7, #7]
        

        uart_sim_rx_handler(data);
 8000ca4:	79fb      	ldrb	r3, [r7, #7]
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f000 fc9a 	bl	80015e0 <uart_sim_rx_handler>
        

        USART_ClearITPendingBit(USART1, USART_IT_RXNE);
 8000cac:	f240 5125 	movw	r1, #1317	; 0x525
 8000cb0:	4803      	ldr	r0, [pc, #12]	; (8000cc0 <USART1_IRQHandler+0x3c>)
 8000cb2:	f7ff ff4a 	bl	8000b4a <USART_ClearITPendingBit>
    }
}
 8000cb6:	bf00      	nop
 8000cb8:	3708      	adds	r7, #8
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	40013800 	.word	0x40013800

08000cc4 <USART2_IRQHandler>:


void USART2_IRQHandler(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0

    if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET) {
 8000cca:	f240 5125 	movw	r1, #1317	; 0x525
 8000cce:	480c      	ldr	r0, [pc, #48]	; (8000d00 <USART2_IRQHandler+0x3c>)
 8000cd0:	f7ff fee1 	bl	8000a96 <USART_GetITStatus>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d00d      	beq.n	8000cf6 <USART2_IRQHandler+0x32>

        uint8_t data = USART_ReceiveData(USART2);
 8000cda:	4809      	ldr	r0, [pc, #36]	; (8000d00 <USART2_IRQHandler+0x3c>)
 8000cdc:	f7ff feb1 	bl	8000a42 <USART_ReceiveData>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	71fb      	strb	r3, [r7, #7]
        

        uart_debug_rx_handler(data);
 8000ce4:	79fb      	ldrb	r3, [r7, #7]
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f000 fc68 	bl	80015bc <uart_debug_rx_handler>
        
        USART_ClearITPendingBit(USART2, USART_IT_RXNE);
 8000cec:	f240 5125 	movw	r1, #1317	; 0x525
 8000cf0:	4803      	ldr	r0, [pc, #12]	; (8000d00 <USART2_IRQHandler+0x3c>)
 8000cf2:	f7ff ff2a 	bl	8000b4a <USART_ClearITPendingBit>
    }
}
 8000cf6:	bf00      	nop
 8000cf8:	3708      	adds	r7, #8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	40004400 	.word	0x40004400

08000d04 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000d08:	4a15      	ldr	r2, [pc, #84]	; (8000d60 <SystemInit+0x5c>)
 8000d0a:	4b15      	ldr	r3, [pc, #84]	; (8000d60 <SystemInit+0x5c>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f043 0301 	orr.w	r3, r3, #1
 8000d12:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8000d14:	4912      	ldr	r1, [pc, #72]	; (8000d60 <SystemInit+0x5c>)
 8000d16:	4b12      	ldr	r3, [pc, #72]	; (8000d60 <SystemInit+0x5c>)
 8000d18:	685a      	ldr	r2, [r3, #4]
 8000d1a:	4b12      	ldr	r3, [pc, #72]	; (8000d64 <SystemInit+0x60>)
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000d20:	4a0f      	ldr	r2, [pc, #60]	; (8000d60 <SystemInit+0x5c>)
 8000d22:	4b0f      	ldr	r3, [pc, #60]	; (8000d60 <SystemInit+0x5c>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000d2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d2e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000d30:	4a0b      	ldr	r2, [pc, #44]	; (8000d60 <SystemInit+0x5c>)
 8000d32:	4b0b      	ldr	r3, [pc, #44]	; (8000d60 <SystemInit+0x5c>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d3a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000d3c:	4a08      	ldr	r2, [pc, #32]	; (8000d60 <SystemInit+0x5c>)
 8000d3e:	4b08      	ldr	r3, [pc, #32]	; (8000d60 <SystemInit+0x5c>)
 8000d40:	685b      	ldr	r3, [r3, #4]
 8000d42:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000d46:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8000d48:	4b05      	ldr	r3, [pc, #20]	; (8000d60 <SystemInit+0x5c>)
 8000d4a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000d4e:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8000d50:	f000 f878 	bl	8000e44 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000d54:	4b04      	ldr	r3, [pc, #16]	; (8000d68 <SystemInit+0x64>)
 8000d56:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d5a:	609a      	str	r2, [r3, #8]
#endif 
}
 8000d5c:	bf00      	nop
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	40021000 	.word	0x40021000
 8000d64:	f8ff0000 	.word	0xf8ff0000
 8000d68:	e000ed00 	.word	0xe000ed00

08000d6c <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b085      	sub	sp, #20
 8000d70:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8000d72:	2300      	movs	r3, #0
 8000d74:	60fb      	str	r3, [r7, #12]
 8000d76:	2300      	movs	r3, #0
 8000d78:	60bb      	str	r3, [r7, #8]
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	607b      	str	r3, [r7, #4]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000d7e:	4b2c      	ldr	r3, [pc, #176]	; (8000e30 <SystemCoreClockUpdate+0xc4>)
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	f003 030c 	and.w	r3, r3, #12
 8000d86:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	2b04      	cmp	r3, #4
 8000d8c:	d007      	beq.n	8000d9e <SystemCoreClockUpdate+0x32>
 8000d8e:	2b08      	cmp	r3, #8
 8000d90:	d009      	beq.n	8000da6 <SystemCoreClockUpdate+0x3a>
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d133      	bne.n	8000dfe <SystemCoreClockUpdate+0x92>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8000d96:	4b27      	ldr	r3, [pc, #156]	; (8000e34 <SystemCoreClockUpdate+0xc8>)
 8000d98:	4a27      	ldr	r2, [pc, #156]	; (8000e38 <SystemCoreClockUpdate+0xcc>)
 8000d9a:	601a      	str	r2, [r3, #0]
      break;
 8000d9c:	e033      	b.n	8000e06 <SystemCoreClockUpdate+0x9a>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8000d9e:	4b25      	ldr	r3, [pc, #148]	; (8000e34 <SystemCoreClockUpdate+0xc8>)
 8000da0:	4a25      	ldr	r2, [pc, #148]	; (8000e38 <SystemCoreClockUpdate+0xcc>)
 8000da2:	601a      	str	r2, [r3, #0]
      break;
 8000da4:	e02f      	b.n	8000e06 <SystemCoreClockUpdate+0x9a>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8000da6:	4b22      	ldr	r3, [pc, #136]	; (8000e30 <SystemCoreClockUpdate+0xc4>)
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000dae:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8000db0:	4b1f      	ldr	r3, [pc, #124]	; (8000e30 <SystemCoreClockUpdate+0xc4>)
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000db8:	607b      	str	r3, [r7, #4]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8000dba:	68bb      	ldr	r3, [r7, #8]
 8000dbc:	0c9b      	lsrs	r3, r3, #18
 8000dbe:	3302      	adds	r3, #2
 8000dc0:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d106      	bne.n	8000dd6 <SystemCoreClockUpdate+0x6a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8000dc8:	68bb      	ldr	r3, [r7, #8]
 8000dca:	4a1c      	ldr	r2, [pc, #112]	; (8000e3c <SystemCoreClockUpdate+0xd0>)
 8000dcc:	fb02 f303 	mul.w	r3, r2, r3
 8000dd0:	4a18      	ldr	r2, [pc, #96]	; (8000e34 <SystemCoreClockUpdate+0xc8>)
 8000dd2:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8000dd4:	e017      	b.n	8000e06 <SystemCoreClockUpdate+0x9a>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8000dd6:	4b16      	ldr	r3, [pc, #88]	; (8000e30 <SystemCoreClockUpdate+0xc4>)
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d006      	beq.n	8000df0 <SystemCoreClockUpdate+0x84>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8000de2:	68bb      	ldr	r3, [r7, #8]
 8000de4:	4a15      	ldr	r2, [pc, #84]	; (8000e3c <SystemCoreClockUpdate+0xd0>)
 8000de6:	fb02 f303 	mul.w	r3, r2, r3
 8000dea:	4a12      	ldr	r2, [pc, #72]	; (8000e34 <SystemCoreClockUpdate+0xc8>)
 8000dec:	6013      	str	r3, [r2, #0]
      break;
 8000dee:	e00a      	b.n	8000e06 <SystemCoreClockUpdate+0x9a>
          SystemCoreClock = HSE_VALUE * pllmull;
 8000df0:	68bb      	ldr	r3, [r7, #8]
 8000df2:	4a11      	ldr	r2, [pc, #68]	; (8000e38 <SystemCoreClockUpdate+0xcc>)
 8000df4:	fb02 f303 	mul.w	r3, r2, r3
 8000df8:	4a0e      	ldr	r2, [pc, #56]	; (8000e34 <SystemCoreClockUpdate+0xc8>)
 8000dfa:	6013      	str	r3, [r2, #0]
      break;
 8000dfc:	e003      	b.n	8000e06 <SystemCoreClockUpdate+0x9a>

    default:
      SystemCoreClock = HSI_VALUE;
 8000dfe:	4b0d      	ldr	r3, [pc, #52]	; (8000e34 <SystemCoreClockUpdate+0xc8>)
 8000e00:	4a0d      	ldr	r2, [pc, #52]	; (8000e38 <SystemCoreClockUpdate+0xcc>)
 8000e02:	601a      	str	r2, [r3, #0]
      break;
 8000e04:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000e06:	4b0a      	ldr	r3, [pc, #40]	; (8000e30 <SystemCoreClockUpdate+0xc4>)
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	091b      	lsrs	r3, r3, #4
 8000e0c:	f003 030f 	and.w	r3, r3, #15
 8000e10:	4a0b      	ldr	r2, [pc, #44]	; (8000e40 <SystemCoreClockUpdate+0xd4>)
 8000e12:	5cd3      	ldrb	r3, [r2, r3]
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8000e18:	4b06      	ldr	r3, [pc, #24]	; (8000e34 <SystemCoreClockUpdate+0xc8>)
 8000e1a:	681a      	ldr	r2, [r3, #0]
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	fa22 f303 	lsr.w	r3, r2, r3
 8000e22:	4a04      	ldr	r2, [pc, #16]	; (8000e34 <SystemCoreClockUpdate+0xc8>)
 8000e24:	6013      	str	r3, [r2, #0]
}
 8000e26:	bf00      	nop
 8000e28:	3714      	adds	r7, #20
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bc80      	pop	{r7}
 8000e2e:	4770      	bx	lr
 8000e30:	40021000 	.word	0x40021000
 8000e34:	20000014 	.word	0x20000014
 8000e38:	007a1200 	.word	0x007a1200
 8000e3c:	003d0900 	.word	0x003d0900
 8000e40:	20000018 	.word	0x20000018

08000e44 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8000e48:	f000 f802 	bl	8000e50 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8000e4c:	bf00      	nop
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000e56:	2300      	movs	r3, #0
 8000e58:	607b      	str	r3, [r7, #4]
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000e5e:	4a3a      	ldr	r2, [pc, #232]	; (8000f48 <SetSysClockTo72+0xf8>)
 8000e60:	4b39      	ldr	r3, [pc, #228]	; (8000f48 <SetSysClockTo72+0xf8>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e68:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000e6a:	4b37      	ldr	r3, [pc, #220]	; (8000f48 <SetSysClockTo72+0xf8>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e72:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	3301      	adds	r3, #1
 8000e78:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d103      	bne.n	8000e88 <SetSysClockTo72+0x38>
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000e86:	d1f0      	bne.n	8000e6a <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000e88:	4b2f      	ldr	r3, [pc, #188]	; (8000f48 <SetSysClockTo72+0xf8>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d002      	beq.n	8000e9a <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000e94:	2301      	movs	r3, #1
 8000e96:	603b      	str	r3, [r7, #0]
 8000e98:	e001      	b.n	8000e9e <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	2b01      	cmp	r3, #1
 8000ea2:	d14b      	bne.n	8000f3c <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8000ea4:	4a29      	ldr	r2, [pc, #164]	; (8000f4c <SetSysClockTo72+0xfc>)
 8000ea6:	4b29      	ldr	r3, [pc, #164]	; (8000f4c <SetSysClockTo72+0xfc>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f043 0310 	orr.w	r3, r3, #16
 8000eae:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8000eb0:	4a26      	ldr	r2, [pc, #152]	; (8000f4c <SetSysClockTo72+0xfc>)
 8000eb2:	4b26      	ldr	r3, [pc, #152]	; (8000f4c <SetSysClockTo72+0xfc>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f023 0303 	bic.w	r3, r3, #3
 8000eba:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8000ebc:	4a23      	ldr	r2, [pc, #140]	; (8000f4c <SetSysClockTo72+0xfc>)
 8000ebe:	4b23      	ldr	r3, [pc, #140]	; (8000f4c <SetSysClockTo72+0xfc>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	f043 0302 	orr.w	r3, r3, #2
 8000ec6:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8000ec8:	4a1f      	ldr	r2, [pc, #124]	; (8000f48 <SetSysClockTo72+0xf8>)
 8000eca:	4b1f      	ldr	r3, [pc, #124]	; (8000f48 <SetSysClockTo72+0xf8>)
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8000ed0:	4a1d      	ldr	r2, [pc, #116]	; (8000f48 <SetSysClockTo72+0xf8>)
 8000ed2:	4b1d      	ldr	r3, [pc, #116]	; (8000f48 <SetSysClockTo72+0xf8>)
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8000ed8:	4a1b      	ldr	r2, [pc, #108]	; (8000f48 <SetSysClockTo72+0xf8>)
 8000eda:	4b1b      	ldr	r3, [pc, #108]	; (8000f48 <SetSysClockTo72+0xf8>)
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ee2:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8000ee4:	4a18      	ldr	r2, [pc, #96]	; (8000f48 <SetSysClockTo72+0xf8>)
 8000ee6:	4b18      	ldr	r3, [pc, #96]	; (8000f48 <SetSysClockTo72+0xf8>)
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8000eee:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8000ef0:	4a15      	ldr	r2, [pc, #84]	; (8000f48 <SetSysClockTo72+0xf8>)
 8000ef2:	4b15      	ldr	r3, [pc, #84]	; (8000f48 <SetSysClockTo72+0xf8>)
 8000ef4:	685b      	ldr	r3, [r3, #4]
 8000ef6:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8000efa:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000efc:	4a12      	ldr	r2, [pc, #72]	; (8000f48 <SetSysClockTo72+0xf8>)
 8000efe:	4b12      	ldr	r3, [pc, #72]	; (8000f48 <SetSysClockTo72+0xf8>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f06:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000f08:	bf00      	nop
 8000f0a:	4b0f      	ldr	r3, [pc, #60]	; (8000f48 <SetSysClockTo72+0xf8>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d0f9      	beq.n	8000f0a <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000f16:	4a0c      	ldr	r2, [pc, #48]	; (8000f48 <SetSysClockTo72+0xf8>)
 8000f18:	4b0b      	ldr	r3, [pc, #44]	; (8000f48 <SetSysClockTo72+0xf8>)
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	f023 0303 	bic.w	r3, r3, #3
 8000f20:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8000f22:	4a09      	ldr	r2, [pc, #36]	; (8000f48 <SetSysClockTo72+0xf8>)
 8000f24:	4b08      	ldr	r3, [pc, #32]	; (8000f48 <SetSysClockTo72+0xf8>)
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f043 0302 	orr.w	r3, r3, #2
 8000f2c:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8000f2e:	bf00      	nop
 8000f30:	4b05      	ldr	r3, [pc, #20]	; (8000f48 <SetSysClockTo72+0xf8>)
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	f003 030c 	and.w	r3, r3, #12
 8000f38:	2b08      	cmp	r3, #8
 8000f3a:	d1f9      	bne.n	8000f30 <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8000f3c:	bf00      	nop
 8000f3e:	370c      	adds	r7, #12
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bc80      	pop	{r7}
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	40021000 	.word	0x40021000
 8000f4c:	40022000 	.word	0x40022000

08000f50 <ringbuff_init>:
 * \param[in]       size: Size of `buffdata` in units of bytes
 *                  Maximum number of bytes buffer can hold is `size - 1`
 * \return          `1` on success, `0` otherwise
 */
uint8_t
BUF_PREF(buff_init)(BUF_PREF(buff_t)* buff, void* buffdata, size_t size) {
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	60f8      	str	r0, [r7, #12]
 8000f58:	60b9      	str	r1, [r7, #8]
 8000f5a:	607a      	str	r2, [r7, #4]
    if (buff == NULL || buffdata == NULL || size == 0) {
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d005      	beq.n	8000f6e <ringbuff_init+0x1e>
 8000f62:	68bb      	ldr	r3, [r7, #8]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d002      	beq.n	8000f6e <ringbuff_init+0x1e>
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d101      	bne.n	8000f72 <ringbuff_init+0x22>
        return 0;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	e00b      	b.n	8000f8a <ringbuff_init+0x3a>
    }

    BUF_MEMSET(buff, 0x00, sizeof(*buff));
 8000f72:	2210      	movs	r2, #16
 8000f74:	2100      	movs	r1, #0
 8000f76:	68f8      	ldr	r0, [r7, #12]
 8000f78:	f001 ff39 	bl	8002dee <memset>

    buff->size = size;
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	687a      	ldr	r2, [r7, #4]
 8000f80:	605a      	str	r2, [r3, #4]
    buff->buff = buffdata;
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	68ba      	ldr	r2, [r7, #8]
 8000f86:	601a      	str	r2, [r3, #0]

    return 1;
 8000f88:	2301      	movs	r3, #1
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	3710      	adds	r7, #16
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}

08000f92 <ringbuff_write>:
 * \return          Number of bytes written to buffer.
 *                  When returned value is less than `btw`, there was no enough memory available
 *                  to copy full data array
 */
size_t
BUF_PREF(buff_write)(BUF_PREF(buff_t)* buff, const void* data, size_t btw) {
 8000f92:	b580      	push	{r7, lr}
 8000f94:	b088      	sub	sp, #32
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	60f8      	str	r0, [r7, #12]
 8000f9a:	60b9      	str	r1, [r7, #8]
 8000f9c:	607a      	str	r2, [r7, #4]
    size_t tocopy, free;
    const uint8_t* d = data;
 8000f9e:	68bb      	ldr	r3, [r7, #8]
 8000fa0:	61fb      	str	r3, [r7, #28]

    if (!BUF_IS_VALID(buff) || data == NULL || btw == 0) {
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d00d      	beq.n	8000fc4 <ringbuff_write+0x32>
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d009      	beq.n	8000fc4 <ringbuff_write+0x32>
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d005      	beq.n	8000fc4 <ringbuff_write+0x32>
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d002      	beq.n	8000fc4 <ringbuff_write+0x32>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d101      	bne.n	8000fc8 <ringbuff_write+0x36>
        return 0;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	e047      	b.n	8001058 <ringbuff_write+0xc6>
    }

    /* Calculate maximum number of bytes available to write */
    free = BUF_PREF(buff_get_free)(buff);
 8000fc8:	68f8      	ldr	r0, [r7, #12]
 8000fca:	f000 f8b0 	bl	800112e <ringbuff_get_free>
 8000fce:	61b8      	str	r0, [r7, #24]
    btw = BUF_MIN(free, btw);
 8000fd0:	687a      	ldr	r2, [r7, #4]
 8000fd2:	69bb      	ldr	r3, [r7, #24]
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	bf28      	it	cs
 8000fd8:	4613      	movcs	r3, r2
 8000fda:	607b      	str	r3, [r7, #4]
    if (btw == 0) {
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d101      	bne.n	8000fe6 <ringbuff_write+0x54>
        return 0;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	e038      	b.n	8001058 <ringbuff_write+0xc6>
    }

    /* Step 1: Write data to linear part of buffer */
    tocopy = BUF_MIN(buff->size - buff->w, btw);
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	685a      	ldr	r2, [r3, #4]
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	68db      	ldr	r3, [r3, #12]
 8000fee:	1ad2      	subs	r2, r2, r3
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	bf28      	it	cs
 8000ff6:	4613      	movcs	r3, r2
 8000ff8:	617b      	str	r3, [r7, #20]
    BUF_MEMCPY(&buff->buff[buff->w], d, tocopy);
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	681a      	ldr	r2, [r3, #0]
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	68db      	ldr	r3, [r3, #12]
 8001002:	4413      	add	r3, r2
 8001004:	697a      	ldr	r2, [r7, #20]
 8001006:	69f9      	ldr	r1, [r7, #28]
 8001008:	4618      	mov	r0, r3
 800100a:	f001 fee5 	bl	8002dd8 <memcpy>
    buff->w += tocopy;
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	68da      	ldr	r2, [r3, #12]
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	441a      	add	r2, r3
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	60da      	str	r2, [r3, #12]
    btw -= tocopy;
 800101a:	687a      	ldr	r2, [r7, #4]
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	1ad3      	subs	r3, r2, r3
 8001020:	607b      	str	r3, [r7, #4]

    /* Step 2: Write data to beginning of buffer (overflow part) */
    if (btw > 0) {
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d00b      	beq.n	8001040 <ringbuff_write+0xae>
        BUF_MEMCPY(buff->buff, &d[tocopy], btw);
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	6818      	ldr	r0, [r3, #0]
 800102c:	69fa      	ldr	r2, [r7, #28]
 800102e:	697b      	ldr	r3, [r7, #20]
 8001030:	4413      	add	r3, r2
 8001032:	687a      	ldr	r2, [r7, #4]
 8001034:	4619      	mov	r1, r3
 8001036:	f001 fecf 	bl	8002dd8 <memcpy>
        buff->w = btw;
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	687a      	ldr	r2, [r7, #4]
 800103e:	60da      	str	r2, [r3, #12]
    }

    if (buff->w >= buff->size) {
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	68da      	ldr	r2, [r3, #12]
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	429a      	cmp	r2, r3
 800104a:	d302      	bcc.n	8001052 <ringbuff_write+0xc0>
        buff->w = 0;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	2200      	movs	r2, #0
 8001050:	60da      	str	r2, [r3, #12]
    }
    return tocopy + btw;
 8001052:	697a      	ldr	r2, [r7, #20]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	4413      	add	r3, r2
}
 8001058:	4618      	mov	r0, r3
 800105a:	3720      	adds	r7, #32
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}

08001060 <ringbuff_read>:
 * \param[out]      data: Pointer to output memory to copy buffer data to
 * \param[in]       btr: Number of bytes to read
 * \return          Number of bytes read and copied to data array
 */
size_t
BUF_PREF(buff_read)(BUF_PREF(buff_t)* buff, void* data, size_t btr) {
 8001060:	b580      	push	{r7, lr}
 8001062:	b088      	sub	sp, #32
 8001064:	af00      	add	r7, sp, #0
 8001066:	60f8      	str	r0, [r7, #12]
 8001068:	60b9      	str	r1, [r7, #8]
 800106a:	607a      	str	r2, [r7, #4]
    size_t tocopy, full;
    uint8_t *d = data;
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	61fb      	str	r3, [r7, #28]

    if (!BUF_IS_VALID(buff) || data == NULL || btr == 0) {
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d00d      	beq.n	8001092 <ringbuff_read+0x32>
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d009      	beq.n	8001092 <ringbuff_read+0x32>
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d005      	beq.n	8001092 <ringbuff_read+0x32>
 8001086:	68bb      	ldr	r3, [r7, #8]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d002      	beq.n	8001092 <ringbuff_read+0x32>
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d101      	bne.n	8001096 <ringbuff_read+0x36>
        return 0;
 8001092:	2300      	movs	r3, #0
 8001094:	e047      	b.n	8001126 <ringbuff_read+0xc6>
    }

    /* Calculate maximum number of bytes available to read */
    full = BUF_PREF(buff_get_full)(buff);
 8001096:	68f8      	ldr	r0, [r7, #12]
 8001098:	f000 f87f 	bl	800119a <ringbuff_get_full>
 800109c:	61b8      	str	r0, [r7, #24]
    btr = BUF_MIN(full, btr);
 800109e:	687a      	ldr	r2, [r7, #4]
 80010a0:	69bb      	ldr	r3, [r7, #24]
 80010a2:	4293      	cmp	r3, r2
 80010a4:	bf28      	it	cs
 80010a6:	4613      	movcs	r3, r2
 80010a8:	607b      	str	r3, [r7, #4]
    if (btr == 0) {
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d101      	bne.n	80010b4 <ringbuff_read+0x54>
        return 0;
 80010b0:	2300      	movs	r3, #0
 80010b2:	e038      	b.n	8001126 <ringbuff_read+0xc6>
    }

    /* Step 1: Read data from linear part of buffer */
    tocopy = BUF_MIN(buff->size - buff->r, btr);
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	685a      	ldr	r2, [r3, #4]
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	689b      	ldr	r3, [r3, #8]
 80010bc:	1ad2      	subs	r2, r2, r3
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4293      	cmp	r3, r2
 80010c2:	bf28      	it	cs
 80010c4:	4613      	movcs	r3, r2
 80010c6:	617b      	str	r3, [r7, #20]
    BUF_MEMCPY(d, &buff->buff[buff->r], tocopy);
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	681a      	ldr	r2, [r3, #0]
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	689b      	ldr	r3, [r3, #8]
 80010d0:	4413      	add	r3, r2
 80010d2:	697a      	ldr	r2, [r7, #20]
 80010d4:	4619      	mov	r1, r3
 80010d6:	69f8      	ldr	r0, [r7, #28]
 80010d8:	f001 fe7e 	bl	8002dd8 <memcpy>
    buff->r += tocopy;
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	689a      	ldr	r2, [r3, #8]
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	441a      	add	r2, r3
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	609a      	str	r2, [r3, #8]
    btr -= tocopy;
 80010e8:	687a      	ldr	r2, [r7, #4]
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	607b      	str	r3, [r7, #4]

    /* Step 2: Read data from beginning of buffer (overflow part) */
    if (btr > 0) {
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d00b      	beq.n	800110e <ringbuff_read+0xae>
        BUF_MEMCPY(&d[tocopy], buff->buff, btr);
 80010f6:	69fa      	ldr	r2, [r7, #28]
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	18d0      	adds	r0, r2, r3
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	687a      	ldr	r2, [r7, #4]
 8001102:	4619      	mov	r1, r3
 8001104:	f001 fe68 	bl	8002dd8 <memcpy>
        buff->r = btr;
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	687a      	ldr	r2, [r7, #4]
 800110c:	609a      	str	r2, [r3, #8]
    }

    /* Step 3: Check end of buffer */
    if (buff->r >= buff->size) {
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	689a      	ldr	r2, [r3, #8]
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	429a      	cmp	r2, r3
 8001118:	d302      	bcc.n	8001120 <ringbuff_read+0xc0>
        buff->r = 0;
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	2200      	movs	r2, #0
 800111e:	609a      	str	r2, [r3, #8]
    }
    return tocopy + btr;
 8001120:	697a      	ldr	r2, [r7, #20]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	4413      	add	r3, r2
}
 8001126:	4618      	mov	r0, r3
 8001128:	3720      	adds	r7, #32
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}

0800112e <ringbuff_get_free>:
 * \brief           Get available size in buffer for write operation
 * \param[in]       buff: Buffer handle
 * \return          Number of free bytes in memory
 */
size_t
BUF_PREF(buff_get_free)(BUF_PREF(buff_t)* buff) {
 800112e:	b480      	push	{r7}
 8001130:	b087      	sub	sp, #28
 8001132:	af00      	add	r7, sp, #0
 8001134:	6078      	str	r0, [r7, #4]
    size_t size, w, r;

    if (!BUF_IS_VALID(buff)) {
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d007      	beq.n	800114c <ringbuff_get_free+0x1e>
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d003      	beq.n	800114c <ringbuff_get_free+0x1e>
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d101      	bne.n	8001150 <ringbuff_get_free+0x22>
        return 0;
 800114c:	2300      	movs	r3, #0
 800114e:	e01f      	b.n	8001190 <ringbuff_get_free+0x62>
    }

    /* Use temporary values in case they are changed during operations */
    w = buff->w;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	68db      	ldr	r3, [r3, #12]
 8001154:	613b      	str	r3, [r7, #16]
    r = buff->r;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	689b      	ldr	r3, [r3, #8]
 800115a:	60fb      	str	r3, [r7, #12]
    if (w == r) {
 800115c:	693a      	ldr	r2, [r7, #16]
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	429a      	cmp	r2, r3
 8001162:	d103      	bne.n	800116c <ringbuff_get_free+0x3e>
        size = buff->size;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	617b      	str	r3, [r7, #20]
 800116a:	e00f      	b.n	800118c <ringbuff_get_free+0x5e>
    } else if (r > w) {
 800116c:	68fa      	ldr	r2, [r7, #12]
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	429a      	cmp	r2, r3
 8001172:	d904      	bls.n	800117e <ringbuff_get_free+0x50>
        size = r - w;
 8001174:	68fa      	ldr	r2, [r7, #12]
 8001176:	693b      	ldr	r3, [r7, #16]
 8001178:	1ad3      	subs	r3, r2, r3
 800117a:	617b      	str	r3, [r7, #20]
 800117c:	e006      	b.n	800118c <ringbuff_get_free+0x5e>
    } else {
        size = buff->size - (w - r);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	685a      	ldr	r2, [r3, #4]
 8001182:	68f9      	ldr	r1, [r7, #12]
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	1acb      	subs	r3, r1, r3
 8001188:	4413      	add	r3, r2
 800118a:	617b      	str	r3, [r7, #20]
    }

    /* Buffer free size is always 1 less than actual size */
    return size - 1;
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	3b01      	subs	r3, #1
}
 8001190:	4618      	mov	r0, r3
 8001192:	371c      	adds	r7, #28
 8001194:	46bd      	mov	sp, r7
 8001196:	bc80      	pop	{r7}
 8001198:	4770      	bx	lr

0800119a <ringbuff_get_full>:
 * \brief           Get number of bytes currently available in buffer
 * \param[in]       buff: Buffer handle
 * \return          Number of bytes ready to be read
 */
size_t
BUF_PREF(buff_get_full)(BUF_PREF(buff_t)* buff) {
 800119a:	b480      	push	{r7}
 800119c:	b087      	sub	sp, #28
 800119e:	af00      	add	r7, sp, #0
 80011a0:	6078      	str	r0, [r7, #4]
    size_t w, r, size;

    if (!BUF_IS_VALID(buff)) {
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d007      	beq.n	80011b8 <ringbuff_get_full+0x1e>
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d003      	beq.n	80011b8 <ringbuff_get_full+0x1e>
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d101      	bne.n	80011bc <ringbuff_get_full+0x22>
        return 0;
 80011b8:	2300      	movs	r3, #0
 80011ba:	e01d      	b.n	80011f8 <ringbuff_get_full+0x5e>
    }

    /* Use temporary values in case they are changed during operations */
    w = buff->w;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	68db      	ldr	r3, [r3, #12]
 80011c0:	613b      	str	r3, [r7, #16]
    r = buff->r;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	689b      	ldr	r3, [r3, #8]
 80011c6:	60fb      	str	r3, [r7, #12]
    if (w == r) {
 80011c8:	693a      	ldr	r2, [r7, #16]
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	429a      	cmp	r2, r3
 80011ce:	d102      	bne.n	80011d6 <ringbuff_get_full+0x3c>
        size = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	617b      	str	r3, [r7, #20]
 80011d4:	e00f      	b.n	80011f6 <ringbuff_get_full+0x5c>
    } else if (w > r) {
 80011d6:	693a      	ldr	r2, [r7, #16]
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	429a      	cmp	r2, r3
 80011dc:	d904      	bls.n	80011e8 <ringbuff_get_full+0x4e>
        size = w - r;
 80011de:	693a      	ldr	r2, [r7, #16]
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	1ad3      	subs	r3, r2, r3
 80011e4:	617b      	str	r3, [r7, #20]
 80011e6:	e006      	b.n	80011f6 <ringbuff_get_full+0x5c>
    } else {
        size = buff->size - (r - w);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	685a      	ldr	r2, [r3, #4]
 80011ec:	6939      	ldr	r1, [r7, #16]
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	1acb      	subs	r3, r1, r3
 80011f2:	4413      	add	r3, r2
 80011f4:	617b      	str	r3, [r7, #20]
    }
    return size;
 80011f6:	697b      	ldr	r3, [r7, #20]
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	371c      	adds	r7, #28
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bc80      	pop	{r7}
 8001200:	4770      	bx	lr
	...

08001204 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	4603      	mov	r3, r0
 800120c:	6039      	str	r1, [r7, #0]
 800120e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001210:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001214:	2b00      	cmp	r3, #0
 8001216:	da0b      	bge.n	8001230 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001218:	490d      	ldr	r1, [pc, #52]	; (8001250 <NVIC_SetPriority+0x4c>)
 800121a:	79fb      	ldrb	r3, [r7, #7]
 800121c:	f003 030f 	and.w	r3, r3, #15
 8001220:	3b04      	subs	r3, #4
 8001222:	683a      	ldr	r2, [r7, #0]
 8001224:	b2d2      	uxtb	r2, r2
 8001226:	0112      	lsls	r2, r2, #4
 8001228:	b2d2      	uxtb	r2, r2
 800122a:	440b      	add	r3, r1
 800122c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800122e:	e009      	b.n	8001244 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001230:	4908      	ldr	r1, [pc, #32]	; (8001254 <NVIC_SetPriority+0x50>)
 8001232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001236:	683a      	ldr	r2, [r7, #0]
 8001238:	b2d2      	uxtb	r2, r2
 800123a:	0112      	lsls	r2, r2, #4
 800123c:	b2d2      	uxtb	r2, r2
 800123e:	440b      	add	r3, r1
 8001240:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001244:	bf00      	nop
 8001246:	370c      	adds	r7, #12
 8001248:	46bd      	mov	sp, r7
 800124a:	bc80      	pop	{r7}
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	e000ed00 	.word	0xe000ed00
 8001254:	e000e100 	.word	0xe000e100

08001258 <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001266:	d301      	bcc.n	800126c <SysTick_Config+0x14>
 8001268:	2301      	movs	r3, #1
 800126a:	e011      	b.n	8001290 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 800126c:	4a0a      	ldr	r2, [pc, #40]	; (8001298 <SysTick_Config+0x40>)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001274:	3b01      	subs	r3, #1
 8001276:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 8001278:	210f      	movs	r1, #15
 800127a:	f04f 30ff 	mov.w	r0, #4294967295
 800127e:	f7ff ffc1 	bl	8001204 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8001282:	4b05      	ldr	r3, [pc, #20]	; (8001298 <SysTick_Config+0x40>)
 8001284:	2200      	movs	r2, #0
 8001286:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001288:	4b03      	ldr	r3, [pc, #12]	; (8001298 <SysTick_Config+0x40>)
 800128a:	2207      	movs	r2, #7
 800128c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 800128e:	2300      	movs	r3, #0
}
 8001290:	4618      	mov	r0, r3
 8001292:	3708      	adds	r7, #8
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	e000e010 	.word	0xe000e010

0800129c <get_tick_ms>:
static uint32_t tick_ms = 0;

/*
    IT WILL NUMBER OF S 
*/
uint32_t get_tick_ms(void) {
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
    return tick_ms;
 80012a0:	4b02      	ldr	r3, [pc, #8]	; (80012ac <get_tick_ms+0x10>)
 80012a2:	681b      	ldr	r3, [r3, #0]
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bc80      	pop	{r7}
 80012aa:	4770      	bx	lr
 80012ac:	200002a4 	.word	0x200002a4

080012b0 <tick_ms_increment>:

void tick_ms_increment(void) {
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
    tick_ms++;
 80012b4:	4b04      	ldr	r3, [pc, #16]	; (80012c8 <tick_ms_increment+0x18>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	3301      	adds	r3, #1
 80012ba:	4a03      	ldr	r2, [pc, #12]	; (80012c8 <tick_ms_increment+0x18>)
 80012bc:	6013      	str	r3, [r2, #0]
}
 80012be:	bf00      	nop
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bc80      	pop	{r7}
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	200002a4 	.word	0x200002a4

080012cc <delay_ms>:

void delay_ms(uint32_t ms) {
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
    uint32_t start_time = get_tick_ms();
 80012d4:	f7ff ffe2 	bl	800129c <get_tick_ms>
 80012d8:	60f8      	str	r0, [r7, #12]
    while((get_tick_ms() - start_time) < ms) {}
 80012da:	bf00      	nop
 80012dc:	f7ff ffde 	bl	800129c <get_tick_ms>
 80012e0:	4602      	mov	r2, r0
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	1ad2      	subs	r2, r2, r3
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d3f7      	bcc.n	80012dc <delay_ms+0x10>
}
 80012ec:	bf00      	nop
 80012ee:	3710      	adds	r7, #16
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}

080012f4 <rcc_config>:

/*
    RCC CONFIG 
*/
void rcc_config(void){
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
    
    RCC_HSEConfig(RCC_HSE_ON);
 80012fa:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80012fe:	f7ff f847 	bl	8000390 <RCC_HSEConfig>
    
    ErrorStatus HSEStatus = RCC_WaitForHSEStartUp();
 8001302:	f7ff f873 	bl	80003ec <RCC_WaitForHSEStartUp>
 8001306:	4603      	mov	r3, r0
 8001308:	71fb      	strb	r3, [r7, #7]
    
    if(HSEStatus == SUCCESS) {
 800130a:	79fb      	ldrb	r3, [r7, #7]
 800130c:	2b01      	cmp	r3, #1
 800130e:	d128      	bne.n	8001362 <rcc_config+0x6e>
        
        FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);  
 8001310:	2010      	movs	r0, #16
 8001312:	f7fe ff5b 	bl	80001cc <FLASH_PrefetchBufferCmd>
        FLASH_SetLatency(FLASH_Latency_2); 
 8001316:	2002      	movs	r0, #2
 8001318:	f7fe ff3c 	bl	8000194 <FLASH_SetLatency>
        RCC_HCLKConfig(RCC_SYSCLK_Div1);
 800131c:	2000      	movs	r0, #0
 800131e:	f7ff f8e5 	bl	80004ec <RCC_HCLKConfig>
        RCC_PCLK2Config(RCC_HCLK_Div1);
 8001322:	2000      	movs	r0, #0
 8001324:	f7ff f91a 	bl	800055c <RCC_PCLK2Config>
        RCC_PCLK1Config(RCC_HCLK_Div2);
 8001328:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800132c:	f7ff f8fa 	bl	8000524 <RCC_PCLK1Config>
        RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8001330:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8001334:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8001338:	f7ff f880 	bl	800043c <RCC_PLLConfig>
        RCC_PLLCmd(ENABLE);
 800133c:	2001      	movs	r0, #1
 800133e:	f7ff f89b 	bl	8000478 <RCC_PLLCmd>
        
        while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET) {}
 8001342:	bf00      	nop
 8001344:	2039      	movs	r0, #57	; 0x39
 8001346:	f7ff fa11 	bl	800076c <RCC_GetFlagStatus>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d0f9      	beq.n	8001344 <rcc_config+0x50>
        RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8001350:	2002      	movs	r0, #2
 8001352:	f7ff f8a1 	bl	8000498 <RCC_SYSCLKConfig>
        
        while(RCC_GetSYSCLKSource() != 0x08) {}
 8001356:	bf00      	nop
 8001358:	f7ff f8ba 	bl	80004d0 <RCC_GetSYSCLKSource>
 800135c:	4603      	mov	r3, r0
 800135e:	2b08      	cmp	r3, #8
 8001360:	d1fa      	bne.n	8001358 <rcc_config+0x64>
        
    }
    
    SystemCoreClockUpdate();
 8001362:	f7ff fd03 	bl	8000d6c <SystemCoreClockUpdate>
}
 8001366:	bf00      	nop
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
	...

08001370 <systick_config>:

/*
    SYSTICK_CONFIG
*/

void systick_config(void){
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
    
    SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK);
 8001374:	2004      	movs	r0, #4
 8001376:	f7fe fef1 	bl	800015c <SysTick_CLKSourceConfig>
    
    if(SysTick_Config(SystemCoreClock / 1000) != 0) {
 800137a:	4b0a      	ldr	r3, [pc, #40]	; (80013a4 <systick_config+0x34>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a0a      	ldr	r2, [pc, #40]	; (80013a8 <systick_config+0x38>)
 8001380:	fba2 2303 	umull	r2, r3, r2, r3
 8001384:	099b      	lsrs	r3, r3, #6
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff ff66 	bl	8001258 <SysTick_Config>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d000      	beq.n	8001394 <systick_config+0x24>
        
        while(1) {
 8001392:	e7fe      	b.n	8001392 <systick_config+0x22>
            
        }
    }
    
    NVIC_SetPriority(SysTick_IRQn, (1 << __NVIC_PRIO_BITS) - 1);
 8001394:	210f      	movs	r1, #15
 8001396:	f04f 30ff 	mov.w	r0, #4294967295
 800139a:	f7ff ff33 	bl	8001204 <NVIC_SetPriority>
}
 800139e:	bf00      	nop
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	20000014 	.word	0x20000014
 80013a8:	10624dd3 	.word	0x10624dd3

080013ac <gsm_gpio_init>:

/*
    INIT GSM_GPIO
*/

void gsm_gpio_init(void){
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
    // POWER
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 80013b2:	2101      	movs	r1, #1
 80013b4:	2008      	movs	r0, #8
 80013b6:	f7ff f99d 	bl	80006f4 <RCC_APB2PeriphClockCmd>
    GPIO_InitTypeDef gsm_power;

    gsm_power.GPIO_Pin = GSM_PWKEY_Pin;
 80013ba:	2301      	movs	r3, #1
 80013bc:	80bb      	strh	r3, [r7, #4]
    gsm_power.GPIO_Speed = GPIO_Speed_50MHz;
 80013be:	2303      	movs	r3, #3
 80013c0:	71bb      	strb	r3, [r7, #6]
    gsm_power.GPIO_Mode = GPIO_Mode_Out_PP;
 80013c2:	2310      	movs	r3, #16
 80013c4:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GSM_PWKEY_GPIO, &gsm_power);
 80013c6:	1d3b      	adds	r3, r7, #4
 80013c8:	4619      	mov	r1, r3
 80013ca:	4805      	ldr	r0, [pc, #20]	; (80013e0 <gsm_gpio_init+0x34>)
 80013cc:	f7fe ff16 	bl	80001fc <GPIO_Init>

    GSM_PWKEY_HIGH();
 80013d0:	2101      	movs	r1, #1
 80013d2:	4803      	ldr	r0, [pc, #12]	; (80013e0 <gsm_gpio_init+0x34>)
 80013d4:	f7fe ffce 	bl	8000374 <GPIO_ResetBits>

    //STATUS

}
 80013d8:	bf00      	nop
 80013da:	3708      	adds	r7, #8
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	40010c00 	.word	0x40010c00

080013e4 <NVIC_EnableIRQ>:
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 80013ee:	4908      	ldr	r1, [pc, #32]	; (8001410 <NVIC_EnableIRQ+0x2c>)
 80013f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f4:	095b      	lsrs	r3, r3, #5
 80013f6:	79fa      	ldrb	r2, [r7, #7]
 80013f8:	f002 021f 	and.w	r2, r2, #31
 80013fc:	2001      	movs	r0, #1
 80013fe:	fa00 f202 	lsl.w	r2, r0, r2
 8001402:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001406:	bf00      	nop
 8001408:	370c      	adds	r7, #12
 800140a:	46bd      	mov	sp, r7
 800140c:	bc80      	pop	{r7}
 800140e:	4770      	bx	lr
 8001410:	e000e100 	.word	0xe000e100

08001414 <NVIC_SetPriority>:
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	4603      	mov	r3, r0
 800141c:	6039      	str	r1, [r7, #0]
 800141e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001420:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001424:	2b00      	cmp	r3, #0
 8001426:	da0b      	bge.n	8001440 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001428:	490d      	ldr	r1, [pc, #52]	; (8001460 <NVIC_SetPriority+0x4c>)
 800142a:	79fb      	ldrb	r3, [r7, #7]
 800142c:	f003 030f 	and.w	r3, r3, #15
 8001430:	3b04      	subs	r3, #4
 8001432:	683a      	ldr	r2, [r7, #0]
 8001434:	b2d2      	uxtb	r2, r2
 8001436:	0112      	lsls	r2, r2, #4
 8001438:	b2d2      	uxtb	r2, r2
 800143a:	440b      	add	r3, r1
 800143c:	761a      	strb	r2, [r3, #24]
}
 800143e:	e009      	b.n	8001454 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001440:	4908      	ldr	r1, [pc, #32]	; (8001464 <NVIC_SetPriority+0x50>)
 8001442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001446:	683a      	ldr	r2, [r7, #0]
 8001448:	b2d2      	uxtb	r2, r2
 800144a:	0112      	lsls	r2, r2, #4
 800144c:	b2d2      	uxtb	r2, r2
 800144e:	440b      	add	r3, r1
 8001450:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	bc80      	pop	{r7}
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	e000ed00 	.word	0xe000ed00
 8001464:	e000e100 	.word	0xe000e100

08001468 <uart_init>:

#define UART_SIM_BUFFER_SIZE 256
static uint8_t uart_sim_buffer_data[UART_SIM_BUFFER_SIZE];
static ringbuff_t uart_sim_rx_buff;

void uart_init (void){
 8001468:	b580      	push	{r7, lr}
 800146a:	b08a      	sub	sp, #40	; 0x28
 800146c:	af00      	add	r7, sp, #0

    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 800146e:	2101      	movs	r1, #1
 8001470:	2004      	movs	r0, #4
 8001472:	f7ff f93f 	bl	80006f4 <RCC_APB2PeriphClockCmd>
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 8001476:	2101      	movs	r1, #1
 8001478:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800147c:	f7ff f93a 	bl	80006f4 <RCC_APB2PeriphClockCmd>
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2,ENABLE);
 8001480:	2101      	movs	r1, #1
 8001482:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001486:	f7ff f953 	bl	8000730 <RCC_APB1PeriphClockCmd>
    GPIO_InitTypeDef gpio_debug_config;
    
    gpio_debug_config.GPIO_Pin = DEBUG_TX;
 800148a:	2304      	movs	r3, #4
 800148c:	84bb      	strh	r3, [r7, #36]	; 0x24
    gpio_debug_config.GPIO_Speed = GPIO_Speed_50MHz;
 800148e:	2303      	movs	r3, #3
 8001490:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    gpio_debug_config.GPIO_Mode = GPIO_Mode_AF_PP;
 8001494:	2318      	movs	r3, #24
 8001496:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    GPIO_Init(DEBUG, &gpio_debug_config);
 800149a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800149e:	4619      	mov	r1, r3
 80014a0:	483f      	ldr	r0, [pc, #252]	; (80015a0 <uart_init+0x138>)
 80014a2:	f7fe feab 	bl	80001fc <GPIO_Init>

    gpio_debug_config.GPIO_Pin =DEBUG_RX;
 80014a6:	2308      	movs	r3, #8
 80014a8:	84bb      	strh	r3, [r7, #36]	; 0x24
    gpio_debug_config.GPIO_Mode= GPIO_Mode_IN_FLOATING;
 80014aa:	2304      	movs	r3, #4
 80014ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    GPIO_Init(DEBUG, &gpio_debug_config);
 80014b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014b4:	4619      	mov	r1, r3
 80014b6:	483a      	ldr	r0, [pc, #232]	; (80015a0 <uart_init+0x138>)
 80014b8:	f7fe fea0 	bl	80001fc <GPIO_Init>


    gpio_debug_config.GPIO_Pin = SIM_TX;
 80014bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80014c0:	84bb      	strh	r3, [r7, #36]	; 0x24
    gpio_debug_config.GPIO_Speed = GPIO_Speed_50MHz;
 80014c2:	2303      	movs	r3, #3
 80014c4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    gpio_debug_config.GPIO_Mode = GPIO_Mode_AF_PP;
 80014c8:	2318      	movs	r3, #24
 80014ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    GPIO_Init(SIM, &gpio_debug_config);
 80014ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014d2:	4619      	mov	r1, r3
 80014d4:	4832      	ldr	r0, [pc, #200]	; (80015a0 <uart_init+0x138>)
 80014d6:	f7fe fe91 	bl	80001fc <GPIO_Init>

    gpio_debug_config.GPIO_Pin =SIM_RX;
 80014da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014de:	84bb      	strh	r3, [r7, #36]	; 0x24
    gpio_debug_config.GPIO_Mode= GPIO_Mode_IN_FLOATING;
 80014e0:	2304      	movs	r3, #4
 80014e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    GPIO_Init(SIM, &gpio_debug_config);
 80014e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014ea:	4619      	mov	r1, r3
 80014ec:	482c      	ldr	r0, [pc, #176]	; (80015a0 <uart_init+0x138>)
 80014ee:	f7fe fe85 	bl	80001fc <GPIO_Init>

    ringbuff_init(&uart_debug_rx_buff, uart_debug_buffer_data, UART_DEBUG_BUFFER_SIZE);
 80014f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014f6:	492b      	ldr	r1, [pc, #172]	; (80015a4 <uart_init+0x13c>)
 80014f8:	482b      	ldr	r0, [pc, #172]	; (80015a8 <uart_init+0x140>)
 80014fa:	f7ff fd29 	bl	8000f50 <ringbuff_init>
    

    ringbuff_init(&uart_sim_rx_buff, uart_sim_buffer_data, UART_SIM_BUFFER_SIZE);
 80014fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001502:	492a      	ldr	r1, [pc, #168]	; (80015ac <uart_init+0x144>)
 8001504:	482a      	ldr	r0, [pc, #168]	; (80015b0 <uart_init+0x148>)
 8001506:	f7ff fd23 	bl	8000f50 <ringbuff_init>

  
    USART_InitTypeDef uart_debug_config;
    uart_debug_config.USART_BaudRate = 115200;
 800150a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800150e:	617b      	str	r3, [r7, #20]
    uart_debug_config.USART_Parity = USART_Parity_No;
 8001510:	2300      	movs	r3, #0
 8001512:	83bb      	strh	r3, [r7, #28]
    uart_debug_config.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001514:	230c      	movs	r3, #12
 8001516:	83fb      	strh	r3, [r7, #30]
    uart_debug_config.USART_StopBits = USART_StopBits_1;
 8001518:	2300      	movs	r3, #0
 800151a:	837b      	strh	r3, [r7, #26]
    uart_debug_config.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800151c:	2300      	movs	r3, #0
 800151e:	843b      	strh	r3, [r7, #32]
    uart_debug_config.USART_WordLength = USART_WordLength_8b;
 8001520:	2300      	movs	r3, #0
 8001522:	833b      	strh	r3, [r7, #24]
    USART_Init(DEBUG_UART, &uart_debug_config);
 8001524:	f107 0314 	add.w	r3, r7, #20
 8001528:	4619      	mov	r1, r3
 800152a:	4822      	ldr	r0, [pc, #136]	; (80015b4 <uart_init+0x14c>)
 800152c:	f7ff f958 	bl	80007e0 <USART_Init>
    

    USART_ITConfig(DEBUG_UART, USART_IT_RXNE, ENABLE);
 8001530:	2201      	movs	r2, #1
 8001532:	f240 5125 	movw	r1, #1317	; 0x525
 8001536:	481f      	ldr	r0, [pc, #124]	; (80015b4 <uart_init+0x14c>)
 8001538:	f7ff fa2b 	bl	8000992 <USART_ITConfig>
    NVIC_SetPriority(USART2_IRQn, 1);  
 800153c:	2101      	movs	r1, #1
 800153e:	2026      	movs	r0, #38	; 0x26
 8001540:	f7ff ff68 	bl	8001414 <NVIC_SetPriority>
    NVIC_EnableIRQ(USART2_IRQn);
 8001544:	2026      	movs	r0, #38	; 0x26
 8001546:	f7ff ff4d 	bl	80013e4 <NVIC_EnableIRQ>
    
    USART_Cmd(DEBUG_UART, ENABLE);
 800154a:	2101      	movs	r1, #1
 800154c:	4819      	ldr	r0, [pc, #100]	; (80015b4 <uart_init+0x14c>)
 800154e:	f7ff fa01 	bl	8000954 <USART_Cmd>

   
    USART_InitTypeDef uart_sim_config;
    uart_sim_config.USART_BaudRate = 115200;
 8001552:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001556:	607b      	str	r3, [r7, #4]
    uart_sim_config.USART_Parity = USART_Parity_No;
 8001558:	2300      	movs	r3, #0
 800155a:	81bb      	strh	r3, [r7, #12]
    uart_sim_config.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800155c:	230c      	movs	r3, #12
 800155e:	81fb      	strh	r3, [r7, #14]
    uart_sim_config.USART_StopBits = USART_StopBits_1;
 8001560:	2300      	movs	r3, #0
 8001562:	817b      	strh	r3, [r7, #10]
    uart_sim_config.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001564:	2300      	movs	r3, #0
 8001566:	823b      	strh	r3, [r7, #16]
    uart_sim_config.USART_WordLength = USART_WordLength_8b;
 8001568:	2300      	movs	r3, #0
 800156a:	813b      	strh	r3, [r7, #8]
    USART_Init(SIM_UART, &uart_sim_config);
 800156c:	1d3b      	adds	r3, r7, #4
 800156e:	4619      	mov	r1, r3
 8001570:	4811      	ldr	r0, [pc, #68]	; (80015b8 <uart_init+0x150>)
 8001572:	f7ff f935 	bl	80007e0 <USART_Init>
    
  
    USART_ITConfig(SIM_UART, USART_IT_RXNE, ENABLE);
 8001576:	2201      	movs	r2, #1
 8001578:	f240 5125 	movw	r1, #1317	; 0x525
 800157c:	480e      	ldr	r0, [pc, #56]	; (80015b8 <uart_init+0x150>)
 800157e:	f7ff fa08 	bl	8000992 <USART_ITConfig>
    NVIC_SetPriority(USART1_IRQn, 2);  
 8001582:	2102      	movs	r1, #2
 8001584:	2025      	movs	r0, #37	; 0x25
 8001586:	f7ff ff45 	bl	8001414 <NVIC_SetPriority>
    NVIC_EnableIRQ(USART1_IRQn);
 800158a:	2025      	movs	r0, #37	; 0x25
 800158c:	f7ff ff2a 	bl	80013e4 <NVIC_EnableIRQ>
    
    USART_Cmd(SIM_UART, ENABLE);
 8001590:	2101      	movs	r1, #1
 8001592:	4809      	ldr	r0, [pc, #36]	; (80015b8 <uart_init+0x150>)
 8001594:	f7ff f9de 	bl	8000954 <USART_Cmd>
}
 8001598:	bf00      	nop
 800159a:	3728      	adds	r7, #40	; 0x28
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40010800 	.word	0x40010800
 80015a4:	200002a8 	.word	0x200002a8
 80015a8:	200003a8 	.word	0x200003a8
 80015ac:	200003b8 	.word	0x200003b8
 80015b0:	200004b8 	.word	0x200004b8
 80015b4:	40004400 	.word	0x40004400
 80015b8:	40013800 	.word	0x40013800

080015bc <uart_debug_rx_handler>:


void uart_debug_rx_handler(uint8_t data) {
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	71fb      	strb	r3, [r7, #7]
   
    ringbuff_write(&uart_debug_rx_buff, &data, 1);
 80015c6:	1dfb      	adds	r3, r7, #7
 80015c8:	2201      	movs	r2, #1
 80015ca:	4619      	mov	r1, r3
 80015cc:	4803      	ldr	r0, [pc, #12]	; (80015dc <uart_debug_rx_handler+0x20>)
 80015ce:	f7ff fce0 	bl	8000f92 <ringbuff_write>
}
 80015d2:	bf00      	nop
 80015d4:	3708      	adds	r7, #8
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	200003a8 	.word	0x200003a8

080015e0 <uart_sim_rx_handler>:


void uart_sim_rx_handler(uint8_t data) {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	4603      	mov	r3, r0
 80015e8:	71fb      	strb	r3, [r7, #7]
   
    ringbuff_write(&uart_sim_rx_buff, &data, 1);
 80015ea:	1dfb      	adds	r3, r7, #7
 80015ec:	2201      	movs	r2, #1
 80015ee:	4619      	mov	r1, r3
 80015f0:	4803      	ldr	r0, [pc, #12]	; (8001600 <uart_sim_rx_handler+0x20>)
 80015f2:	f7ff fcce 	bl	8000f92 <ringbuff_write>
}
 80015f6:	bf00      	nop
 80015f8:	3708      	adds	r7, #8
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	200004b8 	.word	0x200004b8

08001604 <uart_sim_read>:
uint16_t uart_debug_read(uint8_t *data, uint16_t len) {
    return (uint16_t)ringbuff_read(&uart_debug_rx_buff, data, len);
}


uint16_t uart_sim_read(uint8_t *data, uint16_t len) {
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	460b      	mov	r3, r1
 800160e:	807b      	strh	r3, [r7, #2]
    return (uint16_t)ringbuff_read(&uart_sim_rx_buff, data, len);
 8001610:	887b      	ldrh	r3, [r7, #2]
 8001612:	461a      	mov	r2, r3
 8001614:	6879      	ldr	r1, [r7, #4]
 8001616:	4804      	ldr	r0, [pc, #16]	; (8001628 <uart_sim_read+0x24>)
 8001618:	f7ff fd22 	bl	8001060 <ringbuff_read>
 800161c:	4603      	mov	r3, r0
 800161e:	b29b      	uxth	r3, r3
}
 8001620:	4618      	mov	r0, r3
 8001622:	3708      	adds	r7, #8
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	200004b8 	.word	0x200004b8

0800162c <uart_send_byte>:
uint16_t uart_sim_available(void) {
    return (uint16_t)ringbuff_get_full(&uart_sim_rx_buff);
}


void uart_send_byte(char data) {
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	4603      	mov	r3, r0
 8001634:	71fb      	strb	r3, [r7, #7]
    while(USART_GetFlagStatus(DEBUG_UART, USART_FLAG_TXE) == RESET);
 8001636:	bf00      	nop
 8001638:	2180      	movs	r1, #128	; 0x80
 800163a:	4808      	ldr	r0, [pc, #32]	; (800165c <uart_send_byte+0x30>)
 800163c:	f7ff fa10 	bl	8000a60 <USART_GetFlagStatus>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d0f8      	beq.n	8001638 <uart_send_byte+0xc>
    USART_SendData(DEBUG_UART, (uint16_t)data);
 8001646:	79fb      	ldrb	r3, [r7, #7]
 8001648:	b29b      	uxth	r3, r3
 800164a:	4619      	mov	r1, r3
 800164c:	4803      	ldr	r0, [pc, #12]	; (800165c <uart_send_byte+0x30>)
 800164e:	f7ff f9e7 	bl	8000a20 <USART_SendData>
}
 8001652:	bf00      	nop
 8001654:	3708      	adds	r7, #8
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	40004400 	.word	0x40004400

08001660 <uart_sim_send_byte>:
        uart_send_byte(data[i]);
    }
}


void uart_sim_send_byte(uint8_t data) {
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	71fb      	strb	r3, [r7, #7]
    while(USART_GetFlagStatus(SIM_UART, USART_FLAG_TXE) == RESET);
 800166a:	bf00      	nop
 800166c:	2180      	movs	r1, #128	; 0x80
 800166e:	4808      	ldr	r0, [pc, #32]	; (8001690 <uart_sim_send_byte+0x30>)
 8001670:	f7ff f9f6 	bl	8000a60 <USART_GetFlagStatus>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d0f8      	beq.n	800166c <uart_sim_send_byte+0xc>
    USART_SendData(SIM_UART, (uint16_t)data);
 800167a:	79fb      	ldrb	r3, [r7, #7]
 800167c:	b29b      	uxth	r3, r3
 800167e:	4619      	mov	r1, r3
 8001680:	4803      	ldr	r0, [pc, #12]	; (8001690 <uart_sim_send_byte+0x30>)
 8001682:	f7ff f9cd 	bl	8000a20 <USART_SendData>
}
 8001686:	bf00      	nop
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	40013800 	.word	0x40013800

08001694 <uart_sim_send_string>:

void uart_sim_send_string(char *data, uint16_t length) {
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
 800169c:	460b      	mov	r3, r1
 800169e:	807b      	strh	r3, [r7, #2]
    uint16_t i;
    for(i = 0; i < length; i++) {
 80016a0:	2300      	movs	r3, #0
 80016a2:	81fb      	strh	r3, [r7, #14]
 80016a4:	e009      	b.n	80016ba <uart_sim_send_string+0x26>
        uart_sim_send_byte(data[i]);
 80016a6:	89fb      	ldrh	r3, [r7, #14]
 80016a8:	687a      	ldr	r2, [r7, #4]
 80016aa:	4413      	add	r3, r2
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7ff ffd6 	bl	8001660 <uart_sim_send_byte>
    for(i = 0; i < length; i++) {
 80016b4:	89fb      	ldrh	r3, [r7, #14]
 80016b6:	3301      	adds	r3, #1
 80016b8:	81fb      	strh	r3, [r7, #14]
 80016ba:	89fa      	ldrh	r2, [r7, #14]
 80016bc:	887b      	ldrh	r3, [r7, #2]
 80016be:	429a      	cmp	r2, r3
 80016c0:	d3f1      	bcc.n	80016a6 <uart_sim_send_string+0x12>
    }
 80016c2:	bf00      	nop
 80016c4:	3710      	adds	r7, #16
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
	...

080016cc <gsm_hardware_init>:
static gsm_urc_queue_t gsm_urc_queue;

static char gsm_urc_line_buffer[GSM_URC_LINE_MAX_LEN];
static uint16_t gsm_urc_line_index = 0;

void gsm_hardware_init(void) {
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
    memset(&gsm_urc_queue, 0, sizeof(gsm_urc_queue_t));
 80016d0:	f240 5203 	movw	r2, #1283	; 0x503
 80016d4:	2100      	movs	r1, #0
 80016d6:	4804      	ldr	r0, [pc, #16]	; (80016e8 <gsm_hardware_init+0x1c>)
 80016d8:	f001 fb89 	bl	8002dee <memset>
    gsm_urc_line_index = 0;
 80016dc:	4b03      	ldr	r3, [pc, #12]	; (80016ec <gsm_hardware_init+0x20>)
 80016de:	2200      	movs	r2, #0
 80016e0:	801a      	strh	r2, [r3, #0]
}
 80016e2:	bf00      	nop
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	200004c8 	.word	0x200004c8
 80016ec:	20000a4c 	.word	0x20000a4c

080016f0 <gsm_urc_queue_push>:

static bool gsm_urc_queue_push(const char *line) {
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
    if(gsm_urc_queue.count >= GSM_URC_QUEUE_SIZE) {
 80016f8:	4b1d      	ldr	r3, [pc, #116]	; (8001770 <gsm_urc_queue_push+0x80>)
 80016fa:	f893 3502 	ldrb.w	r3, [r3, #1282]	; 0x502
 80016fe:	2b09      	cmp	r3, #9
 8001700:	d901      	bls.n	8001706 <gsm_urc_queue_push+0x16>
        return false;
 8001702:	2300      	movs	r3, #0
 8001704:	e02f      	b.n	8001766 <gsm_urc_queue_push+0x76>
    }
    
    strncpy(gsm_urc_queue.lines[gsm_urc_queue.head], line, GSM_URC_LINE_MAX_LEN - 1);
 8001706:	4b1a      	ldr	r3, [pc, #104]	; (8001770 <gsm_urc_queue_push+0x80>)
 8001708:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
 800170c:	01db      	lsls	r3, r3, #7
 800170e:	4a18      	ldr	r2, [pc, #96]	; (8001770 <gsm_urc_queue_push+0x80>)
 8001710:	4413      	add	r3, r2
 8001712:	227f      	movs	r2, #127	; 0x7f
 8001714:	6879      	ldr	r1, [r7, #4]
 8001716:	4618      	mov	r0, r3
 8001718:	f001 fb91 	bl	8002e3e <strncpy>
    gsm_urc_queue.lines[gsm_urc_queue.head][GSM_URC_LINE_MAX_LEN - 1] = '\0';
 800171c:	4b14      	ldr	r3, [pc, #80]	; (8001770 <gsm_urc_queue_push+0x80>)
 800171e:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
 8001722:	4a13      	ldr	r2, [pc, #76]	; (8001770 <gsm_urc_queue_push+0x80>)
 8001724:	01db      	lsls	r3, r3, #7
 8001726:	4413      	add	r3, r2
 8001728:	337f      	adds	r3, #127	; 0x7f
 800172a:	2200      	movs	r2, #0
 800172c:	701a      	strb	r2, [r3, #0]
    
    gsm_urc_queue.head = (gsm_urc_queue.head + 1) % GSM_URC_QUEUE_SIZE;
 800172e:	4b10      	ldr	r3, [pc, #64]	; (8001770 <gsm_urc_queue_push+0x80>)
 8001730:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
 8001734:	1c5a      	adds	r2, r3, #1
 8001736:	4b0f      	ldr	r3, [pc, #60]	; (8001774 <gsm_urc_queue_push+0x84>)
 8001738:	fb83 1302 	smull	r1, r3, r3, r2
 800173c:	1099      	asrs	r1, r3, #2
 800173e:	17d3      	asrs	r3, r2, #31
 8001740:	1ac9      	subs	r1, r1, r3
 8001742:	460b      	mov	r3, r1
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	440b      	add	r3, r1
 8001748:	005b      	lsls	r3, r3, #1
 800174a:	1ad1      	subs	r1, r2, r3
 800174c:	b2ca      	uxtb	r2, r1
 800174e:	4b08      	ldr	r3, [pc, #32]	; (8001770 <gsm_urc_queue_push+0x80>)
 8001750:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
    gsm_urc_queue.count++;
 8001754:	4b06      	ldr	r3, [pc, #24]	; (8001770 <gsm_urc_queue_push+0x80>)
 8001756:	f893 3502 	ldrb.w	r3, [r3, #1282]	; 0x502
 800175a:	3301      	adds	r3, #1
 800175c:	b2da      	uxtb	r2, r3
 800175e:	4b04      	ldr	r3, [pc, #16]	; (8001770 <gsm_urc_queue_push+0x80>)
 8001760:	f883 2502 	strb.w	r2, [r3, #1282]	; 0x502
    
    return true;
 8001764:	2301      	movs	r3, #1
}
 8001766:	4618      	mov	r0, r3
 8001768:	3708      	adds	r7, #8
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	200004c8 	.word	0x200004c8
 8001774:	66666667 	.word	0x66666667

08001778 <gsm_urc_queue_pop>:

static bool gsm_urc_queue_pop(char *line, uint16_t max_len) {
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
 8001780:	460b      	mov	r3, r1
 8001782:	807b      	strh	r3, [r7, #2]
    if(gsm_urc_queue.count == 0) {
 8001784:	4b1c      	ldr	r3, [pc, #112]	; (80017f8 <gsm_urc_queue_pop+0x80>)
 8001786:	f893 3502 	ldrb.w	r3, [r3, #1282]	; 0x502
 800178a:	2b00      	cmp	r3, #0
 800178c:	d101      	bne.n	8001792 <gsm_urc_queue_pop+0x1a>
        return false;
 800178e:	2300      	movs	r3, #0
 8001790:	e02d      	b.n	80017ee <gsm_urc_queue_pop+0x76>
    }
    
    strncpy(line, gsm_urc_queue.lines[gsm_urc_queue.tail], max_len - 1);
 8001792:	4b19      	ldr	r3, [pc, #100]	; (80017f8 <gsm_urc_queue_pop+0x80>)
 8001794:	f893 3501 	ldrb.w	r3, [r3, #1281]	; 0x501
 8001798:	01db      	lsls	r3, r3, #7
 800179a:	4a17      	ldr	r2, [pc, #92]	; (80017f8 <gsm_urc_queue_pop+0x80>)
 800179c:	1899      	adds	r1, r3, r2
 800179e:	887b      	ldrh	r3, [r7, #2]
 80017a0:	3b01      	subs	r3, #1
 80017a2:	461a      	mov	r2, r3
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	f001 fb4a 	bl	8002e3e <strncpy>
    line[max_len - 1] = '\0';
 80017aa:	887b      	ldrh	r3, [r7, #2]
 80017ac:	3b01      	subs	r3, #1
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	4413      	add	r3, r2
 80017b2:	2200      	movs	r2, #0
 80017b4:	701a      	strb	r2, [r3, #0]
    
    gsm_urc_queue.tail = (gsm_urc_queue.tail + 1) % GSM_URC_QUEUE_SIZE;
 80017b6:	4b10      	ldr	r3, [pc, #64]	; (80017f8 <gsm_urc_queue_pop+0x80>)
 80017b8:	f893 3501 	ldrb.w	r3, [r3, #1281]	; 0x501
 80017bc:	1c5a      	adds	r2, r3, #1
 80017be:	4b0f      	ldr	r3, [pc, #60]	; (80017fc <gsm_urc_queue_pop+0x84>)
 80017c0:	fb83 1302 	smull	r1, r3, r3, r2
 80017c4:	1099      	asrs	r1, r3, #2
 80017c6:	17d3      	asrs	r3, r2, #31
 80017c8:	1ac9      	subs	r1, r1, r3
 80017ca:	460b      	mov	r3, r1
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	440b      	add	r3, r1
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	1ad1      	subs	r1, r2, r3
 80017d4:	b2ca      	uxtb	r2, r1
 80017d6:	4b08      	ldr	r3, [pc, #32]	; (80017f8 <gsm_urc_queue_pop+0x80>)
 80017d8:	f883 2501 	strb.w	r2, [r3, #1281]	; 0x501
    gsm_urc_queue.count--;
 80017dc:	4b06      	ldr	r3, [pc, #24]	; (80017f8 <gsm_urc_queue_pop+0x80>)
 80017de:	f893 3502 	ldrb.w	r3, [r3, #1282]	; 0x502
 80017e2:	3b01      	subs	r3, #1
 80017e4:	b2da      	uxtb	r2, r3
 80017e6:	4b04      	ldr	r3, [pc, #16]	; (80017f8 <gsm_urc_queue_pop+0x80>)
 80017e8:	f883 2502 	strb.w	r2, [r3, #1282]	; 0x502
    
    return true;
 80017ec:	2301      	movs	r3, #1
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3708      	adds	r7, #8
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	200004c8 	.word	0x200004c8
 80017fc:	66666667 	.word	0x66666667

08001800 <gsm_hardware_process_urc>:

void gsm_hardware_process_urc(void) {
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
    uint8_t data;
    uint16_t len;
    
    while((len = uart_sim_read(&data, 1)) > 0) {
 8001806:	e040      	b.n	800188a <gsm_hardware_process_urc+0x8a>
        if(data == '>' && gsm_urc_line_index == 0) {
 8001808:	797b      	ldrb	r3, [r7, #5]
 800180a:	2b3e      	cmp	r3, #62	; 0x3e
 800180c:	d10d      	bne.n	800182a <gsm_hardware_process_urc+0x2a>
 800180e:	4b26      	ldr	r3, [pc, #152]	; (80018a8 <gsm_hardware_process_urc+0xa8>)
 8001810:	881b      	ldrh	r3, [r3, #0]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d109      	bne.n	800182a <gsm_hardware_process_urc+0x2a>
            gsm_urc_line_buffer[0] = '>';
 8001816:	4b25      	ldr	r3, [pc, #148]	; (80018ac <gsm_hardware_process_urc+0xac>)
 8001818:	223e      	movs	r2, #62	; 0x3e
 800181a:	701a      	strb	r2, [r3, #0]
            gsm_urc_line_buffer[1] = '\0';
 800181c:	4b23      	ldr	r3, [pc, #140]	; (80018ac <gsm_hardware_process_urc+0xac>)
 800181e:	2200      	movs	r2, #0
 8001820:	705a      	strb	r2, [r3, #1]
            gsm_urc_queue_push(gsm_urc_line_buffer);
 8001822:	4822      	ldr	r0, [pc, #136]	; (80018ac <gsm_hardware_process_urc+0xac>)
 8001824:	f7ff ff64 	bl	80016f0 <gsm_urc_queue_push>
            continue;
 8001828:	e02f      	b.n	800188a <gsm_hardware_process_urc+0x8a>
        }
        
        if(data == '\r' || data == '\n') {
 800182a:	797b      	ldrb	r3, [r7, #5]
 800182c:	2b0d      	cmp	r3, #13
 800182e:	d002      	beq.n	8001836 <gsm_hardware_process_urc+0x36>
 8001830:	797b      	ldrb	r3, [r7, #5]
 8001832:	2b0a      	cmp	r3, #10
 8001834:	d110      	bne.n	8001858 <gsm_hardware_process_urc+0x58>
            if(gsm_urc_line_index > 0) {
 8001836:	4b1c      	ldr	r3, [pc, #112]	; (80018a8 <gsm_hardware_process_urc+0xa8>)
 8001838:	881b      	ldrh	r3, [r3, #0]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d025      	beq.n	800188a <gsm_hardware_process_urc+0x8a>
                gsm_urc_line_buffer[gsm_urc_line_index] = '\0';
 800183e:	4b1a      	ldr	r3, [pc, #104]	; (80018a8 <gsm_hardware_process_urc+0xa8>)
 8001840:	881b      	ldrh	r3, [r3, #0]
 8001842:	461a      	mov	r2, r3
 8001844:	4b19      	ldr	r3, [pc, #100]	; (80018ac <gsm_hardware_process_urc+0xac>)
 8001846:	2100      	movs	r1, #0
 8001848:	5499      	strb	r1, [r3, r2]
                gsm_urc_queue_push(gsm_urc_line_buffer);
 800184a:	4818      	ldr	r0, [pc, #96]	; (80018ac <gsm_hardware_process_urc+0xac>)
 800184c:	f7ff ff50 	bl	80016f0 <gsm_urc_queue_push>
                gsm_urc_line_index = 0;
 8001850:	4b15      	ldr	r3, [pc, #84]	; (80018a8 <gsm_hardware_process_urc+0xa8>)
 8001852:	2200      	movs	r2, #0
 8001854:	801a      	strh	r2, [r3, #0]
            if(gsm_urc_line_index > 0) {
 8001856:	e018      	b.n	800188a <gsm_hardware_process_urc+0x8a>
            }
        }
        else {
            if(gsm_urc_line_index < (GSM_URC_LINE_MAX_LEN - 1)) {
 8001858:	4b13      	ldr	r3, [pc, #76]	; (80018a8 <gsm_hardware_process_urc+0xa8>)
 800185a:	881b      	ldrh	r3, [r3, #0]
 800185c:	2b7e      	cmp	r3, #126	; 0x7e
 800185e:	d80a      	bhi.n	8001876 <gsm_hardware_process_urc+0x76>
                gsm_urc_line_buffer[gsm_urc_line_index++] = data;
 8001860:	4b11      	ldr	r3, [pc, #68]	; (80018a8 <gsm_hardware_process_urc+0xa8>)
 8001862:	881b      	ldrh	r3, [r3, #0]
 8001864:	1c5a      	adds	r2, r3, #1
 8001866:	b291      	uxth	r1, r2
 8001868:	4a0f      	ldr	r2, [pc, #60]	; (80018a8 <gsm_hardware_process_urc+0xa8>)
 800186a:	8011      	strh	r1, [r2, #0]
 800186c:	461a      	mov	r2, r3
 800186e:	7979      	ldrb	r1, [r7, #5]
 8001870:	4b0e      	ldr	r3, [pc, #56]	; (80018ac <gsm_hardware_process_urc+0xac>)
 8001872:	5499      	strb	r1, [r3, r2]
 8001874:	e009      	b.n	800188a <gsm_hardware_process_urc+0x8a>
            }
            else {
                gsm_urc_line_buffer[GSM_URC_LINE_MAX_LEN - 1] = '\0';
 8001876:	4b0d      	ldr	r3, [pc, #52]	; (80018ac <gsm_hardware_process_urc+0xac>)
 8001878:	2200      	movs	r2, #0
 800187a:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
                gsm_urc_queue_push(gsm_urc_line_buffer);
 800187e:	480b      	ldr	r0, [pc, #44]	; (80018ac <gsm_hardware_process_urc+0xac>)
 8001880:	f7ff ff36 	bl	80016f0 <gsm_urc_queue_push>
                gsm_urc_line_index = 0;
 8001884:	4b08      	ldr	r3, [pc, #32]	; (80018a8 <gsm_hardware_process_urc+0xa8>)
 8001886:	2200      	movs	r2, #0
 8001888:	801a      	strh	r2, [r3, #0]
    while((len = uart_sim_read(&data, 1)) > 0) {
 800188a:	1d7b      	adds	r3, r7, #5
 800188c:	2101      	movs	r1, #1
 800188e:	4618      	mov	r0, r3
 8001890:	f7ff feb8 	bl	8001604 <uart_sim_read>
 8001894:	4603      	mov	r3, r0
 8001896:	80fb      	strh	r3, [r7, #6]
 8001898:	88fb      	ldrh	r3, [r7, #6]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d1b4      	bne.n	8001808 <gsm_hardware_process_urc+0x8>
            }
        }
    }
}
 800189e:	bf00      	nop
 80018a0:	3708      	adds	r7, #8
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	20000a4c 	.word	0x20000a4c
 80018ac:	200009cc 	.word	0x200009cc

080018b0 <gsm_hardware_urc_get_line>:

bool gsm_hardware_urc_get_line(char *line, uint16_t max_len) {
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	460b      	mov	r3, r1
 80018ba:	807b      	strh	r3, [r7, #2]
    return gsm_urc_queue_pop(line, max_len);
 80018bc:	887b      	ldrh	r3, [r7, #2]
 80018be:	4619      	mov	r1, r3
 80018c0:	6878      	ldr	r0, [r7, #4]
 80018c2:	f7ff ff59 	bl	8001778 <gsm_urc_queue_pop>
 80018c6:	4603      	mov	r3, r0
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	3708      	adds	r7, #8
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}

080018d0 <gsm_hardware_urc_available>:

uint8_t gsm_hardware_urc_available(void) {
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
    return gsm_urc_queue.count;
 80018d4:	4b03      	ldr	r3, [pc, #12]	; (80018e4 <gsm_hardware_urc_available+0x14>)
 80018d6:	f893 3502 	ldrb.w	r3, [r3, #1282]	; 0x502
}
 80018da:	4618      	mov	r0, r3
 80018dc:	46bd      	mov	sp, r7
 80018de:	bc80      	pop	{r7}
 80018e0:	4770      	bx	lr
 80018e2:	bf00      	nop
 80018e4:	200004c8 	.word	0x200004c8

080018e8 <send_at_comand>:

void gsm_hardware_send(uint8_t *data, uint16_t len) {
    uart_sim_send_string((char*)data, len);
}

void send_at_comand(const char *data){
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
    uart_sim_send_string((char*)data, strlen(data));
 80018f0:	6878      	ldr	r0, [r7, #4]
 80018f2:	f7fe fc2b 	bl	800014c <strlen>
 80018f6:	4603      	mov	r3, r0
 80018f8:	b29b      	uxth	r3, r3
 80018fa:	4619      	mov	r1, r3
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	f7ff fec9 	bl	8001694 <uart_sim_send_string>
}
 8001902:	bf00      	nop
 8001904:	3708      	adds	r7, #8
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}

0800190a <send_to_debug>:

void send_to_debug(char *data){
 800190a:	b590      	push	{r4, r7, lr}
 800190c:	b085      	sub	sp, #20
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
    uint16_t i;
    for(i = 0; i < strlen(data); i++) {
 8001912:	2300      	movs	r3, #0
 8001914:	81fb      	strh	r3, [r7, #14]
 8001916:	e009      	b.n	800192c <send_to_debug+0x22>
        uart_send_byte(data[i]);
 8001918:	89fb      	ldrh	r3, [r7, #14]
 800191a:	687a      	ldr	r2, [r7, #4]
 800191c:	4413      	add	r3, r2
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	4618      	mov	r0, r3
 8001922:	f7ff fe83 	bl	800162c <uart_send_byte>
    for(i = 0; i < strlen(data); i++) {
 8001926:	89fb      	ldrh	r3, [r7, #14]
 8001928:	3301      	adds	r3, #1
 800192a:	81fb      	strh	r3, [r7, #14]
 800192c:	89fc      	ldrh	r4, [r7, #14]
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	f7fe fc0c 	bl	800014c <strlen>
 8001934:	4603      	mov	r3, r0
 8001936:	429c      	cmp	r4, r3
 8001938:	d3ee      	bcc.n	8001918 <send_to_debug+0xe>
    }
}
 800193a:	bf00      	nop
 800193c:	3714      	adds	r7, #20
 800193e:	46bd      	mov	sp, r7
 8001940:	bd90      	pop	{r4, r7, pc}

08001942 <gsm_fetch_line>:
void gsm_hardware_send_byte(uint8_t data) {
    uart_sim_send_byte(data);
}


bool gsm_fetch_line(char *buf, uint16_t len){
 8001942:	b580      	push	{r7, lr}
 8001944:	b082      	sub	sp, #8
 8001946:	af00      	add	r7, sp, #0
 8001948:	6078      	str	r0, [r7, #4]
 800194a:	460b      	mov	r3, r1
 800194c:	807b      	strh	r3, [r7, #2]
    if (!buf || len == 0) return false;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d002      	beq.n	800195a <gsm_fetch_line+0x18>
 8001954:	887b      	ldrh	r3, [r7, #2]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d101      	bne.n	800195e <gsm_fetch_line+0x1c>
 800195a:	2300      	movs	r3, #0
 800195c:	e014      	b.n	8001988 <gsm_fetch_line+0x46>
    if (!gsm_hardware_urc_available()) return false;
 800195e:	f7ff ffb7 	bl	80018d0 <gsm_hardware_urc_available>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d101      	bne.n	800196c <gsm_fetch_line+0x2a>
 8001968:	2300      	movs	r3, #0
 800196a:	e00d      	b.n	8001988 <gsm_fetch_line+0x46>
    if (!gsm_hardware_urc_get_line(buf, len)) return false;
 800196c:	887b      	ldrh	r3, [r7, #2]
 800196e:	4619      	mov	r1, r3
 8001970:	6878      	ldr	r0, [r7, #4]
 8001972:	f7ff ff9d 	bl	80018b0 <gsm_hardware_urc_get_line>
 8001976:	4603      	mov	r3, r0
 8001978:	f083 0301 	eor.w	r3, r3, #1
 800197c:	b2db      	uxtb	r3, r3
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <gsm_fetch_line+0x44>
 8001982:	2300      	movs	r3, #0
 8001984:	e000      	b.n	8001988 <gsm_fetch_line+0x46>
    return true;
 8001986:	2301      	movs	r3, #1
}
 8001988:	4618      	mov	r0, r3
 800198a:	3708      	adds	r7, #8
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}

08001990 <log_raw_line>:


void log_raw_line(const char *line) {
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
    send_to_debug(line);
 8001998:	6878      	ldr	r0, [r7, #4]
 800199a:	f7ff ffb6 	bl	800190a <send_to_debug>
    send_to_debug("\r\n");
 800199e:	4803      	ldr	r0, [pc, #12]	; (80019ac <log_raw_line+0x1c>)
 80019a0:	f7ff ffb3 	bl	800190a <send_to_debug>
 80019a4:	bf00      	nop
 80019a6:	3708      	adds	r7, #8
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	08002ff0 	.word	0x08002ff0

080019b0 <is_timeout>:

#define TIME_OUT 10000

gsm_http_t gsm_http_ctx;

static bool is_timeout(uint32_t start_ms, uint32_t timeout_ms) {
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
 80019b8:	6039      	str	r1, [r7, #0]
    return (get_tick_ms() - start_ms) >= timeout_ms;
 80019ba:	f7ff fc6f 	bl	800129c <get_tick_ms>
 80019be:	4602      	mov	r2, r0
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	1ad2      	subs	r2, r2, r3
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	429a      	cmp	r2, r3
 80019c8:	bf2c      	ite	cs
 80019ca:	2301      	movcs	r3, #1
 80019cc:	2300      	movcc	r3, #0
 80019ce:	b2db      	uxtb	r3, r3
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3708      	adds	r7, #8
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}

080019d8 <gsm_http_init>:

void gsm_http_init(gsm_http_cb_t http_get_done_cb, gsm_http_cb_t http_get_error_cb){
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]
    gsm_http_ctx.url[0]= '\0';
 80019e2:	4b13      	ldr	r3, [pc, #76]	; (8001a30 <gsm_http_init+0x58>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	751a      	strb	r2, [r3, #20]
    gsm_http_ctx.method [0] = '\0';
 80019e8:	4b11      	ldr	r3, [pc, #68]	; (8001a30 <gsm_http_init+0x58>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    gsm_http_ctx.body [0]= '\0';
 80019f0:	4b0f      	ldr	r3, [pc, #60]	; (8001a30 <gsm_http_init+0x58>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    gsm_http_ctx.retry = 0 ;
 80019f8:	4b0d      	ldr	r3, [pc, #52]	; (8001a30 <gsm_http_init+0x58>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	705a      	strb	r2, [r3, #1]
    gsm_http_ctx.on_http_done = http_get_done_cb;
 80019fe:	4a0c      	ldr	r2, [pc, #48]	; (8001a30 <gsm_http_init+0x58>)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	60d3      	str	r3, [r2, #12]
    gsm_http_ctx.on_http_error = http_get_error_cb;
 8001a04:	4a0a      	ldr	r2, [pc, #40]	; (8001a30 <gsm_http_init+0x58>)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	6113      	str	r3, [r2, #16]
    gsm_http_ctx.status[0]='\0';
 8001a0a:	4b09      	ldr	r3, [pc, #36]	; (8001a30 <gsm_http_init+0x58>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
    gsm_http_ctx.time_stamp = get_tick_ms();
 8001a12:	f7ff fc43 	bl	800129c <get_tick_ms>
 8001a16:	4602      	mov	r2, r0
 8001a18:	4b05      	ldr	r3, [pc, #20]	; (8001a30 <gsm_http_init+0x58>)
 8001a1a:	605a      	str	r2, [r3, #4]
    gsm_http_ctx.timeout_ms = 0;
 8001a1c:	4b04      	ldr	r3, [pc, #16]	; (8001a30 <gsm_http_init+0x58>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	609a      	str	r2, [r3, #8]
    gsm_http_ctx.step = 0;    
 8001a22:	4b03      	ldr	r3, [pc, #12]	; (8001a30 <gsm_http_init+0x58>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	701a      	strb	r2, [r3, #0]
}
 8001a28:	bf00      	nop
 8001a2a:	3708      	adds	r7, #8
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	20000a50 	.word	0x20000a50

08001a34 <gsm_http_process>:


void gsm_http_process(void){
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b0b6      	sub	sp, #216	; 0xd8
 8001a38:	af00      	add	r7, sp, #0
    char line [128];
    urc_t urc;
    switch (gsm_http_ctx.step)
 8001a3a:	4bd1      	ldr	r3, [pc, #836]	; (8001d80 <gsm_http_process+0x34c>)
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	2b64      	cmp	r3, #100	; 0x64
 8001a40:	f200 82b4 	bhi.w	8001fac <gsm_http_process+0x578>
 8001a44:	a201      	add	r2, pc, #4	; (adr r2, 8001a4c <gsm_http_process+0x18>)
 8001a46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a4a:	bf00      	nop
 8001a4c:	08001be1 	.word	0x08001be1
 8001a50:	08001bff 	.word	0x08001bff
 8001a54:	08001c9d 	.word	0x08001c9d
 8001a58:	08001cbb 	.word	0x08001cbb
 8001a5c:	08001d59 	.word	0x08001d59
 8001a60:	08001d77 	.word	0x08001d77
 8001a64:	08001e37 	.word	0x08001e37
 8001a68:	08001e53 	.word	0x08001e53
 8001a6c:	08001eed 	.word	0x08001eed
 8001a70:	08001f0b 	.word	0x08001f0b
 8001a74:	08001fad 	.word	0x08001fad
 8001a78:	08001fad 	.word	0x08001fad
 8001a7c:	08001fad 	.word	0x08001fad
 8001a80:	08001fad 	.word	0x08001fad
 8001a84:	08001fad 	.word	0x08001fad
 8001a88:	08001fad 	.word	0x08001fad
 8001a8c:	08001fad 	.word	0x08001fad
 8001a90:	08001fad 	.word	0x08001fad
 8001a94:	08001fad 	.word	0x08001fad
 8001a98:	08001fad 	.word	0x08001fad
 8001a9c:	08001fa5 	.word	0x08001fa5
 8001aa0:	08001fad 	.word	0x08001fad
 8001aa4:	08001fad 	.word	0x08001fad
 8001aa8:	08001fad 	.word	0x08001fad
 8001aac:	08001fad 	.word	0x08001fad
 8001ab0:	08001fad 	.word	0x08001fad
 8001ab4:	08001fad 	.word	0x08001fad
 8001ab8:	08001fad 	.word	0x08001fad
 8001abc:	08001fad 	.word	0x08001fad
 8001ac0:	08001fad 	.word	0x08001fad
 8001ac4:	08001fad 	.word	0x08001fad
 8001ac8:	08001fad 	.word	0x08001fad
 8001acc:	08001fad 	.word	0x08001fad
 8001ad0:	08001fad 	.word	0x08001fad
 8001ad4:	08001fad 	.word	0x08001fad
 8001ad8:	08001fad 	.word	0x08001fad
 8001adc:	08001fad 	.word	0x08001fad
 8001ae0:	08001fad 	.word	0x08001fad
 8001ae4:	08001fad 	.word	0x08001fad
 8001ae8:	08001fad 	.word	0x08001fad
 8001aec:	08001fad 	.word	0x08001fad
 8001af0:	08001fad 	.word	0x08001fad
 8001af4:	08001fad 	.word	0x08001fad
 8001af8:	08001fad 	.word	0x08001fad
 8001afc:	08001fad 	.word	0x08001fad
 8001b00:	08001fad 	.word	0x08001fad
 8001b04:	08001fad 	.word	0x08001fad
 8001b08:	08001fad 	.word	0x08001fad
 8001b0c:	08001fad 	.word	0x08001fad
 8001b10:	08001fad 	.word	0x08001fad
 8001b14:	08001fad 	.word	0x08001fad
 8001b18:	08001fad 	.word	0x08001fad
 8001b1c:	08001fad 	.word	0x08001fad
 8001b20:	08001fad 	.word	0x08001fad
 8001b24:	08001fad 	.word	0x08001fad
 8001b28:	08001fad 	.word	0x08001fad
 8001b2c:	08001fad 	.word	0x08001fad
 8001b30:	08001fad 	.word	0x08001fad
 8001b34:	08001fad 	.word	0x08001fad
 8001b38:	08001fad 	.word	0x08001fad
 8001b3c:	08001fad 	.word	0x08001fad
 8001b40:	08001fad 	.word	0x08001fad
 8001b44:	08001fad 	.word	0x08001fad
 8001b48:	08001fad 	.word	0x08001fad
 8001b4c:	08001fad 	.word	0x08001fad
 8001b50:	08001fad 	.word	0x08001fad
 8001b54:	08001fad 	.word	0x08001fad
 8001b58:	08001fad 	.word	0x08001fad
 8001b5c:	08001fad 	.word	0x08001fad
 8001b60:	08001fad 	.word	0x08001fad
 8001b64:	08001fad 	.word	0x08001fad
 8001b68:	08001fad 	.word	0x08001fad
 8001b6c:	08001fad 	.word	0x08001fad
 8001b70:	08001fad 	.word	0x08001fad
 8001b74:	08001fad 	.word	0x08001fad
 8001b78:	08001fad 	.word	0x08001fad
 8001b7c:	08001fad 	.word	0x08001fad
 8001b80:	08001fad 	.word	0x08001fad
 8001b84:	08001fad 	.word	0x08001fad
 8001b88:	08001fad 	.word	0x08001fad
 8001b8c:	08001fad 	.word	0x08001fad
 8001b90:	08001fad 	.word	0x08001fad
 8001b94:	08001fad 	.word	0x08001fad
 8001b98:	08001fad 	.word	0x08001fad
 8001b9c:	08001fad 	.word	0x08001fad
 8001ba0:	08001fad 	.word	0x08001fad
 8001ba4:	08001fad 	.word	0x08001fad
 8001ba8:	08001fad 	.word	0x08001fad
 8001bac:	08001fad 	.word	0x08001fad
 8001bb0:	08001fad 	.word	0x08001fad
 8001bb4:	08001fad 	.word	0x08001fad
 8001bb8:	08001fad 	.word	0x08001fad
 8001bbc:	08001fad 	.word	0x08001fad
 8001bc0:	08001fad 	.word	0x08001fad
 8001bc4:	08001fad 	.word	0x08001fad
 8001bc8:	08001fad 	.word	0x08001fad
 8001bcc:	08001fad 	.word	0x08001fad
 8001bd0:	08001fad 	.word	0x08001fad
 8001bd4:	08001fad 	.word	0x08001fad
 8001bd8:	08001fad 	.word	0x08001fad
 8001bdc:	08001fad 	.word	0x08001fad
    {
    case 0:
        send_to_debug(">>> set gprs \r\n");
 8001be0:	4868      	ldr	r0, [pc, #416]	; (8001d84 <gsm_http_process+0x350>)
 8001be2:	f7ff fe92 	bl	800190a <send_to_debug>
        send_at_comand("AT+CGATT=1\r\n");
 8001be6:	4868      	ldr	r0, [pc, #416]	; (8001d88 <gsm_http_process+0x354>)
 8001be8:	f7ff fe7e 	bl	80018e8 <send_at_comand>
        gsm_http_ctx.time_stamp = get_tick_ms();
 8001bec:	f7ff fb56 	bl	800129c <get_tick_ms>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	4b63      	ldr	r3, [pc, #396]	; (8001d80 <gsm_http_process+0x34c>)
 8001bf4:	605a      	str	r2, [r3, #4]
        gsm_http_ctx.step = 1;
 8001bf6:	4b62      	ldr	r3, [pc, #392]	; (8001d80 <gsm_http_process+0x34c>)
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	701a      	strb	r2, [r3, #0]
        break;
 8001bfc:	e1e1      	b.n	8001fc2 <gsm_http_process+0x58e>

    case 1:{
        bool handled = false;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
        while (gsm_fetch_line(line, sizeof(line))) {
 8001c04:	e027      	b.n	8001c56 <gsm_http_process+0x222>
            log_raw_line(line);
 8001c06:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff fec0 	bl	8001990 <log_raw_line>
            if (at_parse_line(line, &urc)) {
 8001c10:	463a      	mov	r2, r7
 8001c12:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001c16:	4611      	mov	r1, r2
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f000 fe55 	bl	80028c8 <at_parse_line>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d018      	beq.n	8001c56 <gsm_http_process+0x222>
                if (urc.type == URC_OK) {
 8001c24:	783b      	ldrb	r3, [r7, #0]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d10b      	bne.n	8001c42 <gsm_http_process+0x20e>
                    gsm_http_ctx.step = 2;
 8001c2a:	4b55      	ldr	r3, [pc, #340]	; (8001d80 <gsm_http_process+0x34c>)
 8001c2c:	2202      	movs	r2, #2
 8001c2e:	701a      	strb	r2, [r3, #0]
                    gsm_http_ctx.time_stamp = get_tick_ms();
 8001c30:	f7ff fb34 	bl	800129c <get_tick_ms>
 8001c34:	4602      	mov	r2, r0
 8001c36:	4b52      	ldr	r3, [pc, #328]	; (8001d80 <gsm_http_process+0x34c>)
 8001c38:	605a      	str	r2, [r3, #4]
                    handled = true;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
                    break;
 8001c40:	e012      	b.n	8001c68 <gsm_http_process+0x234>
                } else if (urc.type == URC_ERROR) {
 8001c42:	783b      	ldrb	r3, [r7, #0]
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	d106      	bne.n	8001c56 <gsm_http_process+0x222>
                    gsm_http_ctx.step = 20;
 8001c48:	4b4d      	ldr	r3, [pc, #308]	; (8001d80 <gsm_http_process+0x34c>)
 8001c4a:	2214      	movs	r2, #20
 8001c4c:	701a      	strb	r2, [r3, #0]
                    handled = true;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
                    break;
 8001c54:	e008      	b.n	8001c68 <gsm_http_process+0x234>
        while (gsm_fetch_line(line, sizeof(line))) {
 8001c56:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001c5a:	2180      	movs	r1, #128	; 0x80
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7ff fe70 	bl	8001942 <gsm_fetch_line>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d1ce      	bne.n	8001c06 <gsm_http_process+0x1d2>
                }
            }
        }
        if (!handled && is_timeout(gsm_http_ctx.time_stamp, TIME_OUT)) {
 8001c68:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8001c6c:	f083 0301 	eor.w	r3, r3, #1
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	f000 819c 	beq.w	8001fb0 <gsm_http_process+0x57c>
 8001c78:	4b41      	ldr	r3, [pc, #260]	; (8001d80 <gsm_http_process+0x34c>)
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	f242 7110 	movw	r1, #10000	; 0x2710
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff fe95 	bl	80019b0 <is_timeout>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	f000 8191 	beq.w	8001fb0 <gsm_http_process+0x57c>
            send_to_debug("time out \r\n");
 8001c8e:	483f      	ldr	r0, [pc, #252]	; (8001d8c <gsm_http_process+0x358>)
 8001c90:	f7ff fe3b 	bl	800190a <send_to_debug>
            gsm_http_ctx.step = 20;
 8001c94:	4b3a      	ldr	r3, [pc, #232]	; (8001d80 <gsm_http_process+0x34c>)
 8001c96:	2214      	movs	r2, #20
 8001c98:	701a      	strb	r2, [r3, #0]
        }
        break;
 8001c9a:	e189      	b.n	8001fb0 <gsm_http_process+0x57c>
    }

    case 2:
        send_to_debug(">>> khai bao PDP \r\n");
 8001c9c:	483c      	ldr	r0, [pc, #240]	; (8001d90 <gsm_http_process+0x35c>)
 8001c9e:	f7ff fe34 	bl	800190a <send_to_debug>
        send_at_comand("AT+CGDCONT=1,\"IP\",\"v-internet\"\r\n");
 8001ca2:	483c      	ldr	r0, [pc, #240]	; (8001d94 <gsm_http_process+0x360>)
 8001ca4:	f7ff fe20 	bl	80018e8 <send_at_comand>
        gsm_http_ctx.time_stamp = get_tick_ms();
 8001ca8:	f7ff faf8 	bl	800129c <get_tick_ms>
 8001cac:	4602      	mov	r2, r0
 8001cae:	4b34      	ldr	r3, [pc, #208]	; (8001d80 <gsm_http_process+0x34c>)
 8001cb0:	605a      	str	r2, [r3, #4]
        gsm_http_ctx.step = 3;
 8001cb2:	4b33      	ldr	r3, [pc, #204]	; (8001d80 <gsm_http_process+0x34c>)
 8001cb4:	2203      	movs	r2, #3
 8001cb6:	701a      	strb	r2, [r3, #0]
        break;
 8001cb8:	e183      	b.n	8001fc2 <gsm_http_process+0x58e>

    case 3:{
        bool handled = false;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
        while (gsm_fetch_line(line, sizeof(line))) {
 8001cc0:	e027      	b.n	8001d12 <gsm_http_process+0x2de>
            log_raw_line(line);
 8001cc2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7ff fe62 	bl	8001990 <log_raw_line>
            if (at_parse_line(line, &urc)) {
 8001ccc:	463a      	mov	r2, r7
 8001cce:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001cd2:	4611      	mov	r1, r2
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f000 fdf7 	bl	80028c8 <at_parse_line>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d018      	beq.n	8001d12 <gsm_http_process+0x2de>
                if (urc.type == URC_OK) {
 8001ce0:	783b      	ldrb	r3, [r7, #0]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d10b      	bne.n	8001cfe <gsm_http_process+0x2ca>
                    gsm_http_ctx.step = 4;
 8001ce6:	4b26      	ldr	r3, [pc, #152]	; (8001d80 <gsm_http_process+0x34c>)
 8001ce8:	2204      	movs	r2, #4
 8001cea:	701a      	strb	r2, [r3, #0]
                    gsm_http_ctx.time_stamp = get_tick_ms();
 8001cec:	f7ff fad6 	bl	800129c <get_tick_ms>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	4b23      	ldr	r3, [pc, #140]	; (8001d80 <gsm_http_process+0x34c>)
 8001cf4:	605a      	str	r2, [r3, #4]
                    handled = true;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
                    break;
 8001cfc:	e012      	b.n	8001d24 <gsm_http_process+0x2f0>
                } else if (urc.type == URC_ERROR) {
 8001cfe:	783b      	ldrb	r3, [r7, #0]
 8001d00:	2b01      	cmp	r3, #1
 8001d02:	d106      	bne.n	8001d12 <gsm_http_process+0x2de>
                    gsm_http_ctx.step = 20;
 8001d04:	4b1e      	ldr	r3, [pc, #120]	; (8001d80 <gsm_http_process+0x34c>)
 8001d06:	2214      	movs	r2, #20
 8001d08:	701a      	strb	r2, [r3, #0]
                    handled = true;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
                    break;
 8001d10:	e008      	b.n	8001d24 <gsm_http_process+0x2f0>
        while (gsm_fetch_line(line, sizeof(line))) {
 8001d12:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001d16:	2180      	movs	r1, #128	; 0x80
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7ff fe12 	bl	8001942 <gsm_fetch_line>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d1ce      	bne.n	8001cc2 <gsm_http_process+0x28e>
                }
            }
        }
        if (!handled && is_timeout(gsm_http_ctx.time_stamp, TIME_OUT)) {
 8001d24:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 8001d28:	f083 0301 	eor.w	r3, r3, #1
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	f000 8140 	beq.w	8001fb4 <gsm_http_process+0x580>
 8001d34:	4b12      	ldr	r3, [pc, #72]	; (8001d80 <gsm_http_process+0x34c>)
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	f242 7110 	movw	r1, #10000	; 0x2710
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7ff fe37 	bl	80019b0 <is_timeout>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	f000 8135 	beq.w	8001fb4 <gsm_http_process+0x580>
            send_to_debug("time out \r\n");
 8001d4a:	4810      	ldr	r0, [pc, #64]	; (8001d8c <gsm_http_process+0x358>)
 8001d4c:	f7ff fddd 	bl	800190a <send_to_debug>
            gsm_http_ctx.step = 20;
 8001d50:	4b0b      	ldr	r3, [pc, #44]	; (8001d80 <gsm_http_process+0x34c>)
 8001d52:	2214      	movs	r2, #20
 8001d54:	701a      	strb	r2, [r3, #0]
        }
        break;
 8001d56:	e12d      	b.n	8001fb4 <gsm_http_process+0x580>
    }
    case 4:
        send_to_debug(">>> activate PDP\r\n");
 8001d58:	480f      	ldr	r0, [pc, #60]	; (8001d98 <gsm_http_process+0x364>)
 8001d5a:	f7ff fdd6 	bl	800190a <send_to_debug>
        send_at_comand("AT+CGACT=1,1\r\n");
 8001d5e:	480f      	ldr	r0, [pc, #60]	; (8001d9c <gsm_http_process+0x368>)
 8001d60:	f7ff fdc2 	bl	80018e8 <send_at_comand>
        gsm_http_ctx.time_stamp = get_tick_ms();
 8001d64:	f7ff fa9a 	bl	800129c <get_tick_ms>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	4b05      	ldr	r3, [pc, #20]	; (8001d80 <gsm_http_process+0x34c>)
 8001d6c:	605a      	str	r2, [r3, #4]
        gsm_http_ctx.step = 5;
 8001d6e:	4b04      	ldr	r3, [pc, #16]	; (8001d80 <gsm_http_process+0x34c>)
 8001d70:	2205      	movs	r2, #5
 8001d72:	701a      	strb	r2, [r3, #0]
        break;
 8001d74:	e125      	b.n	8001fc2 <gsm_http_process+0x58e>
    case 5:{
        bool handled = false;
 8001d76:	2300      	movs	r3, #0
 8001d78:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
        while (gsm_fetch_line(line, sizeof(line))) {
 8001d7c:	e038      	b.n	8001df0 <gsm_http_process+0x3bc>
 8001d7e:	bf00      	nop
 8001d80:	20000a50 	.word	0x20000a50
 8001d84:	08002ff4 	.word	0x08002ff4
 8001d88:	08003004 	.word	0x08003004
 8001d8c:	08003014 	.word	0x08003014
 8001d90:	08003020 	.word	0x08003020
 8001d94:	08003034 	.word	0x08003034
 8001d98:	08003058 	.word	0x08003058
 8001d9c:	0800306c 	.word	0x0800306c
            log_raw_line(line);
 8001da0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7ff fdf3 	bl	8001990 <log_raw_line>
            if (at_parse_line(line, &urc)) {
 8001daa:	463a      	mov	r2, r7
 8001dac:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001db0:	4611      	mov	r1, r2
 8001db2:	4618      	mov	r0, r3
 8001db4:	f000 fd88 	bl	80028c8 <at_parse_line>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d018      	beq.n	8001df0 <gsm_http_process+0x3bc>
                if (urc.type == URC_OK) {
 8001dbe:	783b      	ldrb	r3, [r7, #0]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d10b      	bne.n	8001ddc <gsm_http_process+0x3a8>
                    gsm_http_ctx.step = 6;
 8001dc4:	4b81      	ldr	r3, [pc, #516]	; (8001fcc <gsm_http_process+0x598>)
 8001dc6:	2206      	movs	r2, #6
 8001dc8:	701a      	strb	r2, [r3, #0]
                    gsm_http_ctx.time_stamp = get_tick_ms();
 8001dca:	f7ff fa67 	bl	800129c <get_tick_ms>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	4b7e      	ldr	r3, [pc, #504]	; (8001fcc <gsm_http_process+0x598>)
 8001dd2:	605a      	str	r2, [r3, #4]
                    handled = true;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
                    break;
 8001dda:	e012      	b.n	8001e02 <gsm_http_process+0x3ce>
                } else if (urc.type == URC_ERROR) {
 8001ddc:	783b      	ldrb	r3, [r7, #0]
 8001dde:	2b01      	cmp	r3, #1
 8001de0:	d106      	bne.n	8001df0 <gsm_http_process+0x3bc>
                    gsm_http_ctx.step = 20;
 8001de2:	4b7a      	ldr	r3, [pc, #488]	; (8001fcc <gsm_http_process+0x598>)
 8001de4:	2214      	movs	r2, #20
 8001de6:	701a      	strb	r2, [r3, #0]
                    handled = true;
 8001de8:	2301      	movs	r3, #1
 8001dea:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
                    break;
 8001dee:	e008      	b.n	8001e02 <gsm_http_process+0x3ce>
        while (gsm_fetch_line(line, sizeof(line))) {
 8001df0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001df4:	2180      	movs	r1, #128	; 0x80
 8001df6:	4618      	mov	r0, r3
 8001df8:	f7ff fda3 	bl	8001942 <gsm_fetch_line>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d1ce      	bne.n	8001da0 <gsm_http_process+0x36c>
                }
            }
        }
        if (!handled && is_timeout(gsm_http_ctx.time_stamp, TIME_OUT)) {
 8001e02:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 8001e06:	f083 0301 	eor.w	r3, r3, #1
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	f000 80d3 	beq.w	8001fb8 <gsm_http_process+0x584>
 8001e12:	4b6e      	ldr	r3, [pc, #440]	; (8001fcc <gsm_http_process+0x598>)
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	f242 7110 	movw	r1, #10000	; 0x2710
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f7ff fdc8 	bl	80019b0 <is_timeout>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	f000 80c8 	beq.w	8001fb8 <gsm_http_process+0x584>
            send_to_debug("time out \r\n");
 8001e28:	4869      	ldr	r0, [pc, #420]	; (8001fd0 <gsm_http_process+0x59c>)
 8001e2a:	f7ff fd6e 	bl	800190a <send_to_debug>
            gsm_http_ctx.step = 20;
 8001e2e:	4b67      	ldr	r3, [pc, #412]	; (8001fcc <gsm_http_process+0x598>)
 8001e30:	2214      	movs	r2, #20
 8001e32:	701a      	strb	r2, [r3, #0]
        }
        break;
 8001e34:	e0c0      	b.n	8001fb8 <gsm_http_process+0x584>
    }
    case 6:
        send_to_debug(">>> khoi tao phien http \r\n");
 8001e36:	4867      	ldr	r0, [pc, #412]	; (8001fd4 <gsm_http_process+0x5a0>)
 8001e38:	f7ff fd67 	bl	800190a <send_to_debug>
        send_at_comand("AT+HTTPINIT\r\n");
 8001e3c:	4866      	ldr	r0, [pc, #408]	; (8001fd8 <gsm_http_process+0x5a4>)
 8001e3e:	f7ff fd53 	bl	80018e8 <send_at_comand>
        gsm_http_ctx.time_stamp = get_tick_ms();
 8001e42:	f7ff fa2b 	bl	800129c <get_tick_ms>
 8001e46:	4602      	mov	r2, r0
 8001e48:	4b60      	ldr	r3, [pc, #384]	; (8001fcc <gsm_http_process+0x598>)
 8001e4a:	605a      	str	r2, [r3, #4]
        gsm_http_ctx.step = 7;
 8001e4c:	4b5f      	ldr	r3, [pc, #380]	; (8001fcc <gsm_http_process+0x598>)
 8001e4e:	2207      	movs	r2, #7
 8001e50:	701a      	strb	r2, [r3, #0]

    case 7:{
        bool handled = false;
 8001e52:	2300      	movs	r3, #0
 8001e54:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4
        while (gsm_fetch_line(line, sizeof(line))) {
 8001e58:	e027      	b.n	8001eaa <gsm_http_process+0x476>
            log_raw_line(line);
 8001e5a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f7ff fd96 	bl	8001990 <log_raw_line>
            if (at_parse_line(line, &urc)) {
 8001e64:	463a      	mov	r2, r7
 8001e66:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001e6a:	4611      	mov	r1, r2
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f000 fd2b 	bl	80028c8 <at_parse_line>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d018      	beq.n	8001eaa <gsm_http_process+0x476>
                if (urc.type == URC_OK) {
 8001e78:	783b      	ldrb	r3, [r7, #0]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d10b      	bne.n	8001e96 <gsm_http_process+0x462>
                    gsm_http_ctx.step = 8;
 8001e7e:	4b53      	ldr	r3, [pc, #332]	; (8001fcc <gsm_http_process+0x598>)
 8001e80:	2208      	movs	r2, #8
 8001e82:	701a      	strb	r2, [r3, #0]
                    gsm_http_ctx.time_stamp = get_tick_ms();
 8001e84:	f7ff fa0a 	bl	800129c <get_tick_ms>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	4b50      	ldr	r3, [pc, #320]	; (8001fcc <gsm_http_process+0x598>)
 8001e8c:	605a      	str	r2, [r3, #4]
                    handled = true;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4
                    break;
 8001e94:	e012      	b.n	8001ebc <gsm_http_process+0x488>
                } else if (urc.type == URC_ERROR) {
 8001e96:	783b      	ldrb	r3, [r7, #0]
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d106      	bne.n	8001eaa <gsm_http_process+0x476>
                    gsm_http_ctx.step = 20;
 8001e9c:	4b4b      	ldr	r3, [pc, #300]	; (8001fcc <gsm_http_process+0x598>)
 8001e9e:	2214      	movs	r2, #20
 8001ea0:	701a      	strb	r2, [r3, #0]
                    handled = true;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4
                    break;
 8001ea8:	e008      	b.n	8001ebc <gsm_http_process+0x488>
        while (gsm_fetch_line(line, sizeof(line))) {
 8001eaa:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001eae:	2180      	movs	r1, #128	; 0x80
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7ff fd46 	bl	8001942 <gsm_fetch_line>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d1ce      	bne.n	8001e5a <gsm_http_process+0x426>
                }
            }
        }
        if (!handled && is_timeout(gsm_http_ctx.time_stamp, TIME_OUT)) {
 8001ebc:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 8001ec0:	f083 0301 	eor.w	r3, r3, #1
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d078      	beq.n	8001fbc <gsm_http_process+0x588>
 8001eca:	4b40      	ldr	r3, [pc, #256]	; (8001fcc <gsm_http_process+0x598>)
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	f242 7110 	movw	r1, #10000	; 0x2710
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7ff fd6c 	bl	80019b0 <is_timeout>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d06e      	beq.n	8001fbc <gsm_http_process+0x588>
            send_to_debug("time out \r\n");
 8001ede:	483c      	ldr	r0, [pc, #240]	; (8001fd0 <gsm_http_process+0x59c>)
 8001ee0:	f7ff fd13 	bl	800190a <send_to_debug>
            gsm_http_ctx.step = 20;
 8001ee4:	4b39      	ldr	r3, [pc, #228]	; (8001fcc <gsm_http_process+0x598>)
 8001ee6:	2214      	movs	r2, #20
 8001ee8:	701a      	strb	r2, [r3, #0]
        }
        break;
 8001eea:	e067      	b.n	8001fbc <gsm_http_process+0x588>
    }

    case 8:
        send_to_debug(">>> set CID\r\n");
 8001eec:	483b      	ldr	r0, [pc, #236]	; (8001fdc <gsm_http_process+0x5a8>)
 8001eee:	f7ff fd0c 	bl	800190a <send_to_debug>
        send_at_comand("AT+HTTPPARA=\"CID\",1\r\n");
 8001ef2:	483b      	ldr	r0, [pc, #236]	; (8001fe0 <gsm_http_process+0x5ac>)
 8001ef4:	f7ff fcf8 	bl	80018e8 <send_at_comand>
        gsm_http_ctx.time_stamp = get_tick_ms();
 8001ef8:	f7ff f9d0 	bl	800129c <get_tick_ms>
 8001efc:	4602      	mov	r2, r0
 8001efe:	4b33      	ldr	r3, [pc, #204]	; (8001fcc <gsm_http_process+0x598>)
 8001f00:	605a      	str	r2, [r3, #4]
        gsm_http_ctx.step = 9;
 8001f02:	4b32      	ldr	r3, [pc, #200]	; (8001fcc <gsm_http_process+0x598>)
 8001f04:	2209      	movs	r2, #9
 8001f06:	701a      	strb	r2, [r3, #0]
        break;
 8001f08:	e05b      	b.n	8001fc2 <gsm_http_process+0x58e>
    
    case 9:{
        bool handled = false;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	f887 30d3 	strb.w	r3, [r7, #211]	; 0xd3
        while (gsm_fetch_line(line, sizeof(line))) {
 8001f10:	e027      	b.n	8001f62 <gsm_http_process+0x52e>
            log_raw_line(line);
 8001f12:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001f16:	4618      	mov	r0, r3
 8001f18:	f7ff fd3a 	bl	8001990 <log_raw_line>
            if (at_parse_line(line, &urc)) {
 8001f1c:	463a      	mov	r2, r7
 8001f1e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001f22:	4611      	mov	r1, r2
 8001f24:	4618      	mov	r0, r3
 8001f26:	f000 fccf 	bl	80028c8 <at_parse_line>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d018      	beq.n	8001f62 <gsm_http_process+0x52e>
                if (urc.type == URC_OK) {
 8001f30:	783b      	ldrb	r3, [r7, #0]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d10b      	bne.n	8001f4e <gsm_http_process+0x51a>
                    gsm_http_ctx.step = 100;
 8001f36:	4b25      	ldr	r3, [pc, #148]	; (8001fcc <gsm_http_process+0x598>)
 8001f38:	2264      	movs	r2, #100	; 0x64
 8001f3a:	701a      	strb	r2, [r3, #0]
                    gsm_http_ctx.time_stamp = get_tick_ms();
 8001f3c:	f7ff f9ae 	bl	800129c <get_tick_ms>
 8001f40:	4602      	mov	r2, r0
 8001f42:	4b22      	ldr	r3, [pc, #136]	; (8001fcc <gsm_http_process+0x598>)
 8001f44:	605a      	str	r2, [r3, #4]
                    handled = true;
 8001f46:	2301      	movs	r3, #1
 8001f48:	f887 30d3 	strb.w	r3, [r7, #211]	; 0xd3
                    break;
 8001f4c:	e012      	b.n	8001f74 <gsm_http_process+0x540>
                } else if (urc.type == URC_ERROR) {
 8001f4e:	783b      	ldrb	r3, [r7, #0]
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	d106      	bne.n	8001f62 <gsm_http_process+0x52e>
                    gsm_http_ctx.step = 20;
 8001f54:	4b1d      	ldr	r3, [pc, #116]	; (8001fcc <gsm_http_process+0x598>)
 8001f56:	2214      	movs	r2, #20
 8001f58:	701a      	strb	r2, [r3, #0]
                    handled = true;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	f887 30d3 	strb.w	r3, [r7, #211]	; 0xd3
                    break;
 8001f60:	e008      	b.n	8001f74 <gsm_http_process+0x540>
        while (gsm_fetch_line(line, sizeof(line))) {
 8001f62:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001f66:	2180      	movs	r1, #128	; 0x80
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff fcea 	bl	8001942 <gsm_fetch_line>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d1ce      	bne.n	8001f12 <gsm_http_process+0x4de>
                }
            }
        }
        if (!handled && is_timeout(gsm_http_ctx.time_stamp, TIME_OUT)) {
 8001f74:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8001f78:	f083 0301 	eor.w	r3, r3, #1
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d01e      	beq.n	8001fc0 <gsm_http_process+0x58c>
 8001f82:	4b12      	ldr	r3, [pc, #72]	; (8001fcc <gsm_http_process+0x598>)
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	f242 7110 	movw	r1, #10000	; 0x2710
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7ff fd10 	bl	80019b0 <is_timeout>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d014      	beq.n	8001fc0 <gsm_http_process+0x58c>
            send_to_debug("time out \r\n");
 8001f96:	480e      	ldr	r0, [pc, #56]	; (8001fd0 <gsm_http_process+0x59c>)
 8001f98:	f7ff fcb7 	bl	800190a <send_to_debug>
            gsm_http_ctx.step = 20;
 8001f9c:	4b0b      	ldr	r3, [pc, #44]	; (8001fcc <gsm_http_process+0x598>)
 8001f9e:	2214      	movs	r2, #20
 8001fa0:	701a      	strb	r2, [r3, #0]
        }
        break;
 8001fa2:	e00d      	b.n	8001fc0 <gsm_http_process+0x58c>
    }
    case 20:
        send_to_debug("loi \r\n");
 8001fa4:	480f      	ldr	r0, [pc, #60]	; (8001fe4 <gsm_http_process+0x5b0>)
 8001fa6:	f7ff fcb0 	bl	800190a <send_to_debug>
        break;
 8001faa:	e00a      	b.n	8001fc2 <gsm_http_process+0x58e>
    case 100:

        break;

    default:
        break;
 8001fac:	bf00      	nop
 8001fae:	e008      	b.n	8001fc2 <gsm_http_process+0x58e>
        break;
 8001fb0:	bf00      	nop
 8001fb2:	e006      	b.n	8001fc2 <gsm_http_process+0x58e>
        break;
 8001fb4:	bf00      	nop
 8001fb6:	e004      	b.n	8001fc2 <gsm_http_process+0x58e>
        break;
 8001fb8:	bf00      	nop
 8001fba:	e002      	b.n	8001fc2 <gsm_http_process+0x58e>
        break;
 8001fbc:	bf00      	nop
 8001fbe:	e000      	b.n	8001fc2 <gsm_http_process+0x58e>
        break;
 8001fc0:	bf00      	nop
    }

}
 8001fc2:	bf00      	nop
 8001fc4:	37d8      	adds	r7, #216	; 0xd8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	20000a50 	.word	0x20000a50
 8001fd0:	08003014 	.word	0x08003014
 8001fd4:	0800307c 	.word	0x0800307c
 8001fd8:	08003098 	.word	0x08003098
 8001fdc:	080030a8 	.word	0x080030a8
 8001fe0:	080030b8 	.word	0x080030b8
 8001fe4:	080030d0 	.word	0x080030d0

08001fe8 <is_timeout>:

#define TIME_OUT 10000

gsm_net_ctx_t gsm_nw_ctx;

static bool is_timeout(uint32_t start_ms, uint32_t timeout_ms) {
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	6039      	str	r1, [r7, #0]
    return (get_tick_ms() - start_ms) >= timeout_ms;
 8001ff2:	f7ff f953 	bl	800129c <get_tick_ms>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	1ad2      	subs	r2, r2, r3
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	429a      	cmp	r2, r3
 8002000:	bf2c      	ite	cs
 8002002:	2301      	movcs	r3, #1
 8002004:	2300      	movcc	r3, #0
 8002006:	b2db      	uxtb	r3, r3
}
 8002008:	4618      	mov	r0, r3
 800200a:	3708      	adds	r7, #8
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}

08002010 <gsm_nw_init>:



void gsm_nw_init(gsm_net_cb_t ready_cb, gsm_net_cb_t error_cb){
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]
    gsm_nw_ctx.step = 0;
 800201a:	4b0c      	ldr	r3, [pc, #48]	; (800204c <gsm_nw_init+0x3c>)
 800201c:	2200      	movs	r2, #0
 800201e:	701a      	strb	r2, [r3, #0]
    gsm_nw_ctx.on_ready = ready_cb;
 8002020:	4a0a      	ldr	r2, [pc, #40]	; (800204c <gsm_nw_init+0x3c>)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	60d3      	str	r3, [r2, #12]
    gsm_nw_ctx.on_error = error_cb;
 8002026:	4a09      	ldr	r2, [pc, #36]	; (800204c <gsm_nw_init+0x3c>)
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	6113      	str	r3, [r2, #16]
    gsm_nw_ctx.retry = 0;
 800202c:	4b07      	ldr	r3, [pc, #28]	; (800204c <gsm_nw_init+0x3c>)
 800202e:	2200      	movs	r2, #0
 8002030:	705a      	strb	r2, [r3, #1]
    gsm_nw_ctx.time_stamp = get_tick_ms();
 8002032:	f7ff f933 	bl	800129c <get_tick_ms>
 8002036:	4602      	mov	r2, r0
 8002038:	4b04      	ldr	r3, [pc, #16]	; (800204c <gsm_nw_init+0x3c>)
 800203a:	605a      	str	r2, [r3, #4]
    gsm_nw_ctx.timeout_ms= 0;
 800203c:	4b03      	ldr	r3, [pc, #12]	; (800204c <gsm_nw_init+0x3c>)
 800203e:	2200      	movs	r2, #0
 8002040:	609a      	str	r2, [r3, #8]
}
 8002042:	bf00      	nop
 8002044:	3708      	adds	r7, #8
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	20000b94 	.word	0x20000b94

08002050 <gsm_nw_process>:

void gsm_nw_process(void){
 8002050:	b580      	push	{r7, lr}
 8002052:	b0b6      	sub	sp, #216	; 0xd8
 8002054:	af00      	add	r7, sp, #0
    urc_t urc;
    char line[128];
    switch (gsm_nw_ctx.step)
 8002056:	4bd4      	ldr	r3, [pc, #848]	; (80023a8 <gsm_nw_process+0x358>)
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	2b64      	cmp	r3, #100	; 0x64
 800205c:	f200 83a6 	bhi.w	80027ac <gsm_nw_process+0x75c>
 8002060:	a201      	add	r2, pc, #4	; (adr r2, 8002068 <gsm_nw_process+0x18>)
 8002062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002066:	bf00      	nop
 8002068:	080021fd 	.word	0x080021fd
 800206c:	08002227 	.word	0x08002227
 8002070:	080022c5 	.word	0x080022c5
 8002074:	080022e3 	.word	0x080022e3
 8002078:	08002381 	.word	0x08002381
 800207c:	0800239f 	.word	0x0800239f
 8002080:	08002463 	.word	0x08002463
 8002084:	08002481 	.word	0x08002481
 8002088:	0800251f 	.word	0x0800251f
 800208c:	0800253d 	.word	0x0800253d
 8002090:	080025db 	.word	0x080025db
 8002094:	080025f9 	.word	0x080025f9
 8002098:	08002697 	.word	0x08002697
 800209c:	080026b5 	.word	0x080026b5
 80020a0:	080027ad 	.word	0x080027ad
 80020a4:	080027ad 	.word	0x080027ad
 80020a8:	080027ad 	.word	0x080027ad
 80020ac:	080027ad 	.word	0x080027ad
 80020b0:	080027ad 	.word	0x080027ad
 80020b4:	080027ad 	.word	0x080027ad
 80020b8:	08002779 	.word	0x08002779
 80020bc:	080027ad 	.word	0x080027ad
 80020c0:	080027ad 	.word	0x080027ad
 80020c4:	080027ad 	.word	0x080027ad
 80020c8:	080027ad 	.word	0x080027ad
 80020cc:	080027ad 	.word	0x080027ad
 80020d0:	080027ad 	.word	0x080027ad
 80020d4:	080027ad 	.word	0x080027ad
 80020d8:	080027ad 	.word	0x080027ad
 80020dc:	080027ad 	.word	0x080027ad
 80020e0:	080027ad 	.word	0x080027ad
 80020e4:	080027ad 	.word	0x080027ad
 80020e8:	080027ad 	.word	0x080027ad
 80020ec:	080027ad 	.word	0x080027ad
 80020f0:	080027ad 	.word	0x080027ad
 80020f4:	080027ad 	.word	0x080027ad
 80020f8:	080027ad 	.word	0x080027ad
 80020fc:	080027ad 	.word	0x080027ad
 8002100:	080027ad 	.word	0x080027ad
 8002104:	080027ad 	.word	0x080027ad
 8002108:	080027ad 	.word	0x080027ad
 800210c:	080027ad 	.word	0x080027ad
 8002110:	080027ad 	.word	0x080027ad
 8002114:	080027ad 	.word	0x080027ad
 8002118:	080027ad 	.word	0x080027ad
 800211c:	080027ad 	.word	0x080027ad
 8002120:	080027ad 	.word	0x080027ad
 8002124:	080027ad 	.word	0x080027ad
 8002128:	080027ad 	.word	0x080027ad
 800212c:	080027ad 	.word	0x080027ad
 8002130:	080027ad 	.word	0x080027ad
 8002134:	080027ad 	.word	0x080027ad
 8002138:	080027ad 	.word	0x080027ad
 800213c:	080027ad 	.word	0x080027ad
 8002140:	080027ad 	.word	0x080027ad
 8002144:	080027ad 	.word	0x080027ad
 8002148:	080027ad 	.word	0x080027ad
 800214c:	080027ad 	.word	0x080027ad
 8002150:	080027ad 	.word	0x080027ad
 8002154:	080027ad 	.word	0x080027ad
 8002158:	080027ad 	.word	0x080027ad
 800215c:	080027ad 	.word	0x080027ad
 8002160:	080027ad 	.word	0x080027ad
 8002164:	080027ad 	.word	0x080027ad
 8002168:	080027ad 	.word	0x080027ad
 800216c:	080027ad 	.word	0x080027ad
 8002170:	080027ad 	.word	0x080027ad
 8002174:	080027ad 	.word	0x080027ad
 8002178:	080027ad 	.word	0x080027ad
 800217c:	080027ad 	.word	0x080027ad
 8002180:	080027ad 	.word	0x080027ad
 8002184:	080027ad 	.word	0x080027ad
 8002188:	080027ad 	.word	0x080027ad
 800218c:	080027ad 	.word	0x080027ad
 8002190:	080027ad 	.word	0x080027ad
 8002194:	080027ad 	.word	0x080027ad
 8002198:	080027ad 	.word	0x080027ad
 800219c:	080027ad 	.word	0x080027ad
 80021a0:	080027ad 	.word	0x080027ad
 80021a4:	080027ad 	.word	0x080027ad
 80021a8:	080027ad 	.word	0x080027ad
 80021ac:	080027ad 	.word	0x080027ad
 80021b0:	080027ad 	.word	0x080027ad
 80021b4:	080027ad 	.word	0x080027ad
 80021b8:	080027ad 	.word	0x080027ad
 80021bc:	080027ad 	.word	0x080027ad
 80021c0:	080027ad 	.word	0x080027ad
 80021c4:	080027ad 	.word	0x080027ad
 80021c8:	080027ad 	.word	0x080027ad
 80021cc:	080027ad 	.word	0x080027ad
 80021d0:	080027ad 	.word	0x080027ad
 80021d4:	080027ad 	.word	0x080027ad
 80021d8:	080027ad 	.word	0x080027ad
 80021dc:	080027ad 	.word	0x080027ad
 80021e0:	080027ad 	.word	0x080027ad
 80021e4:	080027ad 	.word	0x080027ad
 80021e8:	080027ad 	.word	0x080027ad
 80021ec:	080027ad 	.word	0x080027ad
 80021f0:	080027ad 	.word	0x080027ad
 80021f4:	080027ad 	.word	0x080027ad
 80021f8:	080027ad 	.word	0x080027ad
    {
    case 0:
        gsm_nw_ctx.retry = 0;
 80021fc:	4b6a      	ldr	r3, [pc, #424]	; (80023a8 <gsm_nw_process+0x358>)
 80021fe:	2200      	movs	r2, #0
 8002200:	705a      	strb	r2, [r3, #1]
        send_to_debug(">>> check AT and off ATE0 \r\n");
 8002202:	486a      	ldr	r0, [pc, #424]	; (80023ac <gsm_nw_process+0x35c>)
 8002204:	f7ff fb81 	bl	800190a <send_to_debug>
        send_at_comand("ATE0\r\n");
 8002208:	4869      	ldr	r0, [pc, #420]	; (80023b0 <gsm_nw_process+0x360>)
 800220a:	f7ff fb6d 	bl	80018e8 <send_at_comand>
        send_at_comand("AT\r\n");
 800220e:	4869      	ldr	r0, [pc, #420]	; (80023b4 <gsm_nw_process+0x364>)
 8002210:	f7ff fb6a 	bl	80018e8 <send_at_comand>
        gsm_nw_ctx.time_stamp = get_tick_ms(); 
 8002214:	f7ff f842 	bl	800129c <get_tick_ms>
 8002218:	4602      	mov	r2, r0
 800221a:	4b63      	ldr	r3, [pc, #396]	; (80023a8 <gsm_nw_process+0x358>)
 800221c:	605a      	str	r2, [r3, #4]
        gsm_nw_ctx.step = 1;
 800221e:	4b62      	ldr	r3, [pc, #392]	; (80023a8 <gsm_nw_process+0x358>)
 8002220:	2201      	movs	r2, #1
 8002222:	701a      	strb	r2, [r3, #0]
        break;
 8002224:	e2d1      	b.n	80027ca <gsm_nw_process+0x77a>
    case 1: {
        bool handled = false;
 8002226:	2300      	movs	r3, #0
 8002228:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
        while (gsm_fetch_line(line, sizeof(line))) {
 800222c:	e028      	b.n	8002280 <gsm_nw_process+0x230>
            log_raw_line(line);
 800222e:	463b      	mov	r3, r7
 8002230:	4618      	mov	r0, r3
 8002232:	f7ff fbad 	bl	8001990 <log_raw_line>
            if (at_parse_line(line, &urc)) {
 8002236:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800223a:	463b      	mov	r3, r7
 800223c:	4611      	mov	r1, r2
 800223e:	4618      	mov	r0, r3
 8002240:	f000 fb42 	bl	80028c8 <at_parse_line>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d01a      	beq.n	8002280 <gsm_nw_process+0x230>
                if (urc.type == URC_OK) {
 800224a:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800224e:	2b00      	cmp	r3, #0
 8002250:	d10b      	bne.n	800226a <gsm_nw_process+0x21a>
                    gsm_nw_ctx.step = 2;
 8002252:	4b55      	ldr	r3, [pc, #340]	; (80023a8 <gsm_nw_process+0x358>)
 8002254:	2202      	movs	r2, #2
 8002256:	701a      	strb	r2, [r3, #0]
                    gsm_nw_ctx.time_stamp = get_tick_ms();
 8002258:	f7ff f820 	bl	800129c <get_tick_ms>
 800225c:	4602      	mov	r2, r0
 800225e:	4b52      	ldr	r3, [pc, #328]	; (80023a8 <gsm_nw_process+0x358>)
 8002260:	605a      	str	r2, [r3, #4]
                    handled = true;
 8002262:	2301      	movs	r3, #1
 8002264:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
                    break;
 8002268:	e012      	b.n	8002290 <gsm_nw_process+0x240>
                } else if (urc.type == URC_ERROR) {
 800226a:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800226e:	2b01      	cmp	r3, #1
 8002270:	d106      	bne.n	8002280 <gsm_nw_process+0x230>
                    gsm_nw_ctx.step = 20;
 8002272:	4b4d      	ldr	r3, [pc, #308]	; (80023a8 <gsm_nw_process+0x358>)
 8002274:	2214      	movs	r2, #20
 8002276:	701a      	strb	r2, [r3, #0]
                    handled = true;
 8002278:	2301      	movs	r3, #1
 800227a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
                    break;
 800227e:	e007      	b.n	8002290 <gsm_nw_process+0x240>
        while (gsm_fetch_line(line, sizeof(line))) {
 8002280:	463b      	mov	r3, r7
 8002282:	2180      	movs	r1, #128	; 0x80
 8002284:	4618      	mov	r0, r3
 8002286:	f7ff fb5c 	bl	8001942 <gsm_fetch_line>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d1ce      	bne.n	800222e <gsm_nw_process+0x1de>
                }
            }
        }
        if (!handled && is_timeout(gsm_nw_ctx.time_stamp, TIME_OUT)) {
 8002290:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8002294:	f083 0301 	eor.w	r3, r3, #1
 8002298:	b2db      	uxtb	r3, r3
 800229a:	2b00      	cmp	r3, #0
 800229c:	f000 8288 	beq.w	80027b0 <gsm_nw_process+0x760>
 80022a0:	4b41      	ldr	r3, [pc, #260]	; (80023a8 <gsm_nw_process+0x358>)
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f242 7110 	movw	r1, #10000	; 0x2710
 80022a8:	4618      	mov	r0, r3
 80022aa:	f7ff fe9d 	bl	8001fe8 <is_timeout>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	f000 827d 	beq.w	80027b0 <gsm_nw_process+0x760>
            send_to_debug("time out \r\n");
 80022b6:	4840      	ldr	r0, [pc, #256]	; (80023b8 <gsm_nw_process+0x368>)
 80022b8:	f7ff fb27 	bl	800190a <send_to_debug>
            gsm_nw_ctx.step = 20;
 80022bc:	4b3a      	ldr	r3, [pc, #232]	; (80023a8 <gsm_nw_process+0x358>)
 80022be:	2214      	movs	r2, #20
 80022c0:	701a      	strb	r2, [r3, #0]
        }
        break;
 80022c2:	e275      	b.n	80027b0 <gsm_nw_process+0x760>
    }
    case 2:
        send_to_debug(">>> check trang thai sim \r\n");
 80022c4:	483d      	ldr	r0, [pc, #244]	; (80023bc <gsm_nw_process+0x36c>)
 80022c6:	f7ff fb20 	bl	800190a <send_to_debug>
        send_at_comand("AT+CPIN?\r\n");
 80022ca:	483d      	ldr	r0, [pc, #244]	; (80023c0 <gsm_nw_process+0x370>)
 80022cc:	f7ff fb0c 	bl	80018e8 <send_at_comand>
        gsm_nw_ctx.time_stamp = get_tick_ms(); 
 80022d0:	f7fe ffe4 	bl	800129c <get_tick_ms>
 80022d4:	4602      	mov	r2, r0
 80022d6:	4b34      	ldr	r3, [pc, #208]	; (80023a8 <gsm_nw_process+0x358>)
 80022d8:	605a      	str	r2, [r3, #4]
        gsm_nw_ctx.step = 3;
 80022da:	4b33      	ldr	r3, [pc, #204]	; (80023a8 <gsm_nw_process+0x358>)
 80022dc:	2203      	movs	r2, #3
 80022de:	701a      	strb	r2, [r3, #0]
        break;
 80022e0:	e273      	b.n	80027ca <gsm_nw_process+0x77a>
    case 3: {
        bool handled = false;
 80022e2:	2300      	movs	r3, #0
 80022e4:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
        while (gsm_fetch_line(line, sizeof(line))) {
 80022e8:	e028      	b.n	800233c <gsm_nw_process+0x2ec>
            log_raw_line(line);
 80022ea:	463b      	mov	r3, r7
 80022ec:	4618      	mov	r0, r3
 80022ee:	f7ff fb4f 	bl	8001990 <log_raw_line>
            if (at_parse_line(line, &urc)) {
 80022f2:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80022f6:	463b      	mov	r3, r7
 80022f8:	4611      	mov	r1, r2
 80022fa:	4618      	mov	r0, r3
 80022fc:	f000 fae4 	bl	80028c8 <at_parse_line>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d01a      	beq.n	800233c <gsm_nw_process+0x2ec>
                if (urc.type == URC_CPIN_READY) {
 8002306:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800230a:	2b03      	cmp	r3, #3
 800230c:	d10b      	bne.n	8002326 <gsm_nw_process+0x2d6>
                    gsm_nw_ctx.step = 4;
 800230e:	4b26      	ldr	r3, [pc, #152]	; (80023a8 <gsm_nw_process+0x358>)
 8002310:	2204      	movs	r2, #4
 8002312:	701a      	strb	r2, [r3, #0]
                    gsm_nw_ctx.time_stamp = get_tick_ms();
 8002314:	f7fe ffc2 	bl	800129c <get_tick_ms>
 8002318:	4602      	mov	r2, r0
 800231a:	4b23      	ldr	r3, [pc, #140]	; (80023a8 <gsm_nw_process+0x358>)
 800231c:	605a      	str	r2, [r3, #4]
                    handled = true;
 800231e:	2301      	movs	r3, #1
 8002320:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
                    break;
 8002324:	e012      	b.n	800234c <gsm_nw_process+0x2fc>
                } else if (urc.type == URC_ERROR) {
 8002326:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800232a:	2b01      	cmp	r3, #1
 800232c:	d106      	bne.n	800233c <gsm_nw_process+0x2ec>
                    gsm_nw_ctx.step = 20;
 800232e:	4b1e      	ldr	r3, [pc, #120]	; (80023a8 <gsm_nw_process+0x358>)
 8002330:	2214      	movs	r2, #20
 8002332:	701a      	strb	r2, [r3, #0]
                    handled = true;
 8002334:	2301      	movs	r3, #1
 8002336:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
                    break;
 800233a:	e007      	b.n	800234c <gsm_nw_process+0x2fc>
        while (gsm_fetch_line(line, sizeof(line))) {
 800233c:	463b      	mov	r3, r7
 800233e:	2180      	movs	r1, #128	; 0x80
 8002340:	4618      	mov	r0, r3
 8002342:	f7ff fafe 	bl	8001942 <gsm_fetch_line>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d1ce      	bne.n	80022ea <gsm_nw_process+0x29a>
                }
            }
        }
        if (!handled && is_timeout(gsm_nw_ctx.time_stamp, TIME_OUT)) {
 800234c:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 8002350:	f083 0301 	eor.w	r3, r3, #1
 8002354:	b2db      	uxtb	r3, r3
 8002356:	2b00      	cmp	r3, #0
 8002358:	f000 822c 	beq.w	80027b4 <gsm_nw_process+0x764>
 800235c:	4b12      	ldr	r3, [pc, #72]	; (80023a8 <gsm_nw_process+0x358>)
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f242 7110 	movw	r1, #10000	; 0x2710
 8002364:	4618      	mov	r0, r3
 8002366:	f7ff fe3f 	bl	8001fe8 <is_timeout>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	f000 8221 	beq.w	80027b4 <gsm_nw_process+0x764>
            send_to_debug("time out \r\n");
 8002372:	4811      	ldr	r0, [pc, #68]	; (80023b8 <gsm_nw_process+0x368>)
 8002374:	f7ff fac9 	bl	800190a <send_to_debug>
            gsm_nw_ctx.step = 20;
 8002378:	4b0b      	ldr	r3, [pc, #44]	; (80023a8 <gsm_nw_process+0x358>)
 800237a:	2214      	movs	r2, #20
 800237c:	701a      	strb	r2, [r3, #0]
        }
        break;
 800237e:	e219      	b.n	80027b4 <gsm_nw_process+0x764>
    }
    
    case 4:
        send_to_debug(">>> check trang thai dang ki mang \r\n");
 8002380:	4810      	ldr	r0, [pc, #64]	; (80023c4 <gsm_nw_process+0x374>)
 8002382:	f7ff fac2 	bl	800190a <send_to_debug>
        send_at_comand("AT+CREG?\r\n");
 8002386:	4810      	ldr	r0, [pc, #64]	; (80023c8 <gsm_nw_process+0x378>)
 8002388:	f7ff faae 	bl	80018e8 <send_at_comand>
        gsm_nw_ctx.time_stamp = get_tick_ms(); 
 800238c:	f7fe ff86 	bl	800129c <get_tick_ms>
 8002390:	4602      	mov	r2, r0
 8002392:	4b05      	ldr	r3, [pc, #20]	; (80023a8 <gsm_nw_process+0x358>)
 8002394:	605a      	str	r2, [r3, #4]
        gsm_nw_ctx.step = 5;
 8002396:	4b04      	ldr	r3, [pc, #16]	; (80023a8 <gsm_nw_process+0x358>)
 8002398:	2205      	movs	r2, #5
 800239a:	701a      	strb	r2, [r3, #0]
        break;
 800239c:	e215      	b.n	80027ca <gsm_nw_process+0x77a>
    case 5: {
        bool handled = false;
 800239e:	2300      	movs	r3, #0
 80023a0:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
        while (gsm_fetch_line(line, sizeof(line))) {
 80023a4:	e03b      	b.n	800241e <gsm_nw_process+0x3ce>
 80023a6:	bf00      	nop
 80023a8:	20000b94 	.word	0x20000b94
 80023ac:	080030d8 	.word	0x080030d8
 80023b0:	080030f8 	.word	0x080030f8
 80023b4:	08003100 	.word	0x08003100
 80023b8:	08003108 	.word	0x08003108
 80023bc:	08003114 	.word	0x08003114
 80023c0:	08003130 	.word	0x08003130
 80023c4:	0800313c 	.word	0x0800313c
 80023c8:	08003164 	.word	0x08003164
            log_raw_line(line);
 80023cc:	463b      	mov	r3, r7
 80023ce:	4618      	mov	r0, r3
 80023d0:	f7ff fade 	bl	8001990 <log_raw_line>
            if (at_parse_line(line, &urc)) {
 80023d4:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80023d8:	463b      	mov	r3, r7
 80023da:	4611      	mov	r1, r2
 80023dc:	4618      	mov	r0, r3
 80023de:	f000 fa73 	bl	80028c8 <at_parse_line>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d01a      	beq.n	800241e <gsm_nw_process+0x3ce>
                if (urc.type == URC_CREG) {
 80023e8:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80023ec:	2b04      	cmp	r3, #4
 80023ee:	d10b      	bne.n	8002408 <gsm_nw_process+0x3b8>
                    gsm_nw_ctx.step = 6;
 80023f0:	4bc7      	ldr	r3, [pc, #796]	; (8002710 <gsm_nw_process+0x6c0>)
 80023f2:	2206      	movs	r2, #6
 80023f4:	701a      	strb	r2, [r3, #0]
                    gsm_nw_ctx.time_stamp = get_tick_ms();
 80023f6:	f7fe ff51 	bl	800129c <get_tick_ms>
 80023fa:	4602      	mov	r2, r0
 80023fc:	4bc4      	ldr	r3, [pc, #784]	; (8002710 <gsm_nw_process+0x6c0>)
 80023fe:	605a      	str	r2, [r3, #4]
                    handled = true;
 8002400:	2301      	movs	r3, #1
 8002402:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
                    break;
 8002406:	e012      	b.n	800242e <gsm_nw_process+0x3de>
                } else if (urc.type == URC_ERROR) {
 8002408:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800240c:	2b01      	cmp	r3, #1
 800240e:	d106      	bne.n	800241e <gsm_nw_process+0x3ce>
                    gsm_nw_ctx.step = 20;
 8002410:	4bbf      	ldr	r3, [pc, #764]	; (8002710 <gsm_nw_process+0x6c0>)
 8002412:	2214      	movs	r2, #20
 8002414:	701a      	strb	r2, [r3, #0]
                    handled = true;
 8002416:	2301      	movs	r3, #1
 8002418:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
                    break;
 800241c:	e007      	b.n	800242e <gsm_nw_process+0x3de>
        while (gsm_fetch_line(line, sizeof(line))) {
 800241e:	463b      	mov	r3, r7
 8002420:	2180      	movs	r1, #128	; 0x80
 8002422:	4618      	mov	r0, r3
 8002424:	f7ff fa8d 	bl	8001942 <gsm_fetch_line>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d1ce      	bne.n	80023cc <gsm_nw_process+0x37c>
                }
            }
        }
        if (!handled && is_timeout(gsm_nw_ctx.time_stamp, TIME_OUT)) {
 800242e:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 8002432:	f083 0301 	eor.w	r3, r3, #1
 8002436:	b2db      	uxtb	r3, r3
 8002438:	2b00      	cmp	r3, #0
 800243a:	f000 81bd 	beq.w	80027b8 <gsm_nw_process+0x768>
 800243e:	4bb4      	ldr	r3, [pc, #720]	; (8002710 <gsm_nw_process+0x6c0>)
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	f242 7110 	movw	r1, #10000	; 0x2710
 8002446:	4618      	mov	r0, r3
 8002448:	f7ff fdce 	bl	8001fe8 <is_timeout>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	f000 81b2 	beq.w	80027b8 <gsm_nw_process+0x768>
            send_to_debug("time out \r\n");
 8002454:	48af      	ldr	r0, [pc, #700]	; (8002714 <gsm_nw_process+0x6c4>)
 8002456:	f7ff fa58 	bl	800190a <send_to_debug>
            gsm_nw_ctx.step = 20;
 800245a:	4bad      	ldr	r3, [pc, #692]	; (8002710 <gsm_nw_process+0x6c0>)
 800245c:	2214      	movs	r2, #20
 800245e:	701a      	strb	r2, [r3, #0]
        }
        break;
 8002460:	e1aa      	b.n	80027b8 <gsm_nw_process+0x768>
    }
    case 6:
        send_to_debug(">>> bat che do sms text\r\n");
 8002462:	48ad      	ldr	r0, [pc, #692]	; (8002718 <gsm_nw_process+0x6c8>)
 8002464:	f7ff fa51 	bl	800190a <send_to_debug>
        send_at_comand("AT+CMGF=1\r\n");
 8002468:	48ac      	ldr	r0, [pc, #688]	; (800271c <gsm_nw_process+0x6cc>)
 800246a:	f7ff fa3d 	bl	80018e8 <send_at_comand>
        gsm_nw_ctx.time_stamp = get_tick_ms(); 
 800246e:	f7fe ff15 	bl	800129c <get_tick_ms>
 8002472:	4602      	mov	r2, r0
 8002474:	4ba6      	ldr	r3, [pc, #664]	; (8002710 <gsm_nw_process+0x6c0>)
 8002476:	605a      	str	r2, [r3, #4]
        gsm_nw_ctx.step = 7;
 8002478:	4ba5      	ldr	r3, [pc, #660]	; (8002710 <gsm_nw_process+0x6c0>)
 800247a:	2207      	movs	r2, #7
 800247c:	701a      	strb	r2, [r3, #0]
        break;
 800247e:	e1a4      	b.n	80027ca <gsm_nw_process+0x77a>
    case 7: {
        bool handled = false;
 8002480:	2300      	movs	r3, #0
 8002482:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4
        while (gsm_fetch_line(line, sizeof(line))) {
 8002486:	e028      	b.n	80024da <gsm_nw_process+0x48a>
            log_raw_line(line);
 8002488:	463b      	mov	r3, r7
 800248a:	4618      	mov	r0, r3
 800248c:	f7ff fa80 	bl	8001990 <log_raw_line>
            if (at_parse_line(line, &urc)) {
 8002490:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002494:	463b      	mov	r3, r7
 8002496:	4611      	mov	r1, r2
 8002498:	4618      	mov	r0, r3
 800249a:	f000 fa15 	bl	80028c8 <at_parse_line>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d01a      	beq.n	80024da <gsm_nw_process+0x48a>
                if (urc.type == URC_OK) {
 80024a4:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d10b      	bne.n	80024c4 <gsm_nw_process+0x474>
                    gsm_nw_ctx.step = 8;
 80024ac:	4b98      	ldr	r3, [pc, #608]	; (8002710 <gsm_nw_process+0x6c0>)
 80024ae:	2208      	movs	r2, #8
 80024b0:	701a      	strb	r2, [r3, #0]
                    gsm_nw_ctx.time_stamp = get_tick_ms();
 80024b2:	f7fe fef3 	bl	800129c <get_tick_ms>
 80024b6:	4602      	mov	r2, r0
 80024b8:	4b95      	ldr	r3, [pc, #596]	; (8002710 <gsm_nw_process+0x6c0>)
 80024ba:	605a      	str	r2, [r3, #4]
                    handled = true;
 80024bc:	2301      	movs	r3, #1
 80024be:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4
                    break;
 80024c2:	e012      	b.n	80024ea <gsm_nw_process+0x49a>
                } else if (urc.type == URC_ERROR) {
 80024c4:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d106      	bne.n	80024da <gsm_nw_process+0x48a>
                    gsm_nw_ctx.step = 20;
 80024cc:	4b90      	ldr	r3, [pc, #576]	; (8002710 <gsm_nw_process+0x6c0>)
 80024ce:	2214      	movs	r2, #20
 80024d0:	701a      	strb	r2, [r3, #0]
                    handled = true;
 80024d2:	2301      	movs	r3, #1
 80024d4:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4
                    break;
 80024d8:	e007      	b.n	80024ea <gsm_nw_process+0x49a>
        while (gsm_fetch_line(line, sizeof(line))) {
 80024da:	463b      	mov	r3, r7
 80024dc:	2180      	movs	r1, #128	; 0x80
 80024de:	4618      	mov	r0, r3
 80024e0:	f7ff fa2f 	bl	8001942 <gsm_fetch_line>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d1ce      	bne.n	8002488 <gsm_nw_process+0x438>
                }
            }
        }
        if (!handled && is_timeout(gsm_nw_ctx.time_stamp, TIME_OUT)) {
 80024ea:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 80024ee:	f083 0301 	eor.w	r3, r3, #1
 80024f2:	b2db      	uxtb	r3, r3
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	f000 8161 	beq.w	80027bc <gsm_nw_process+0x76c>
 80024fa:	4b85      	ldr	r3, [pc, #532]	; (8002710 <gsm_nw_process+0x6c0>)
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	f242 7110 	movw	r1, #10000	; 0x2710
 8002502:	4618      	mov	r0, r3
 8002504:	f7ff fd70 	bl	8001fe8 <is_timeout>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	f000 8156 	beq.w	80027bc <gsm_nw_process+0x76c>
            send_to_debug("time out \r\n");
 8002510:	4880      	ldr	r0, [pc, #512]	; (8002714 <gsm_nw_process+0x6c4>)
 8002512:	f7ff f9fa 	bl	800190a <send_to_debug>
            gsm_nw_ctx.step = 20;
 8002516:	4b7e      	ldr	r3, [pc, #504]	; (8002710 <gsm_nw_process+0x6c0>)
 8002518:	2214      	movs	r2, #20
 800251a:	701a      	strb	r2, [r3, #0]
        }
        break;
 800251c:	e14e      	b.n	80027bc <gsm_nw_process+0x76c>
    }
    case 8:
        send_to_debug(">>> charset GSM 7-bit\r\n");
 800251e:	4880      	ldr	r0, [pc, #512]	; (8002720 <gsm_nw_process+0x6d0>)
 8002520:	f7ff f9f3 	bl	800190a <send_to_debug>
        send_at_comand("AT+CSCS=\"GSM\"\r\n");
 8002524:	487f      	ldr	r0, [pc, #508]	; (8002724 <gsm_nw_process+0x6d4>)
 8002526:	f7ff f9df 	bl	80018e8 <send_at_comand>
        gsm_nw_ctx.time_stamp = get_tick_ms(); 
 800252a:	f7fe feb7 	bl	800129c <get_tick_ms>
 800252e:	4602      	mov	r2, r0
 8002530:	4b77      	ldr	r3, [pc, #476]	; (8002710 <gsm_nw_process+0x6c0>)
 8002532:	605a      	str	r2, [r3, #4]
        gsm_nw_ctx.step = 9;
 8002534:	4b76      	ldr	r3, [pc, #472]	; (8002710 <gsm_nw_process+0x6c0>)
 8002536:	2209      	movs	r2, #9
 8002538:	701a      	strb	r2, [r3, #0]
        break;
 800253a:	e146      	b.n	80027ca <gsm_nw_process+0x77a>
    case 9: {
        bool handled = false;
 800253c:	2300      	movs	r3, #0
 800253e:	f887 30d3 	strb.w	r3, [r7, #211]	; 0xd3
        while (gsm_fetch_line(line, sizeof(line))) {
 8002542:	e028      	b.n	8002596 <gsm_nw_process+0x546>
            log_raw_line(line);
 8002544:	463b      	mov	r3, r7
 8002546:	4618      	mov	r0, r3
 8002548:	f7ff fa22 	bl	8001990 <log_raw_line>
            if (at_parse_line(line, &urc)) {
 800254c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002550:	463b      	mov	r3, r7
 8002552:	4611      	mov	r1, r2
 8002554:	4618      	mov	r0, r3
 8002556:	f000 f9b7 	bl	80028c8 <at_parse_line>
 800255a:	4603      	mov	r3, r0
 800255c:	2b00      	cmp	r3, #0
 800255e:	d01a      	beq.n	8002596 <gsm_nw_process+0x546>
                if (urc.type == URC_OK) {
 8002560:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8002564:	2b00      	cmp	r3, #0
 8002566:	d10b      	bne.n	8002580 <gsm_nw_process+0x530>
                    gsm_nw_ctx.step = 10;
 8002568:	4b69      	ldr	r3, [pc, #420]	; (8002710 <gsm_nw_process+0x6c0>)
 800256a:	220a      	movs	r2, #10
 800256c:	701a      	strb	r2, [r3, #0]
                    gsm_nw_ctx.time_stamp = get_tick_ms();
 800256e:	f7fe fe95 	bl	800129c <get_tick_ms>
 8002572:	4602      	mov	r2, r0
 8002574:	4b66      	ldr	r3, [pc, #408]	; (8002710 <gsm_nw_process+0x6c0>)
 8002576:	605a      	str	r2, [r3, #4]
                    handled = true;
 8002578:	2301      	movs	r3, #1
 800257a:	f887 30d3 	strb.w	r3, [r7, #211]	; 0xd3
                    break;
 800257e:	e012      	b.n	80025a6 <gsm_nw_process+0x556>
                } else if (urc.type == URC_ERROR) {
 8002580:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8002584:	2b01      	cmp	r3, #1
 8002586:	d106      	bne.n	8002596 <gsm_nw_process+0x546>
                    gsm_nw_ctx.step = 20;
 8002588:	4b61      	ldr	r3, [pc, #388]	; (8002710 <gsm_nw_process+0x6c0>)
 800258a:	2214      	movs	r2, #20
 800258c:	701a      	strb	r2, [r3, #0]
                    handled = true;
 800258e:	2301      	movs	r3, #1
 8002590:	f887 30d3 	strb.w	r3, [r7, #211]	; 0xd3
                    break;
 8002594:	e007      	b.n	80025a6 <gsm_nw_process+0x556>
        while (gsm_fetch_line(line, sizeof(line))) {
 8002596:	463b      	mov	r3, r7
 8002598:	2180      	movs	r1, #128	; 0x80
 800259a:	4618      	mov	r0, r3
 800259c:	f7ff f9d1 	bl	8001942 <gsm_fetch_line>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d1ce      	bne.n	8002544 <gsm_nw_process+0x4f4>
                }
            }
        }
        if (!handled && is_timeout(gsm_nw_ctx.time_stamp, TIME_OUT)) {
 80025a6:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 80025aa:	f083 0301 	eor.w	r3, r3, #1
 80025ae:	b2db      	uxtb	r3, r3
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	f000 8105 	beq.w	80027c0 <gsm_nw_process+0x770>
 80025b6:	4b56      	ldr	r3, [pc, #344]	; (8002710 <gsm_nw_process+0x6c0>)
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	f242 7110 	movw	r1, #10000	; 0x2710
 80025be:	4618      	mov	r0, r3
 80025c0:	f7ff fd12 	bl	8001fe8 <is_timeout>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	f000 80fa 	beq.w	80027c0 <gsm_nw_process+0x770>
            send_to_debug("time out \r\n");
 80025cc:	4851      	ldr	r0, [pc, #324]	; (8002714 <gsm_nw_process+0x6c4>)
 80025ce:	f7ff f99c 	bl	800190a <send_to_debug>
            gsm_nw_ctx.step = 20;
 80025d2:	4b4f      	ldr	r3, [pc, #316]	; (8002710 <gsm_nw_process+0x6c0>)
 80025d4:	2214      	movs	r2, #20
 80025d6:	701a      	strb	r2, [r3, #0]
        }
        break;
 80025d8:	e0f2      	b.n	80027c0 <gsm_nw_process+0x770>
    }

    case 10:
        send_to_debug(">>> chon bo nho\r\n");
 80025da:	4853      	ldr	r0, [pc, #332]	; (8002728 <gsm_nw_process+0x6d8>)
 80025dc:	f7ff f995 	bl	800190a <send_to_debug>
        send_at_comand("AT+CPMS=\"ME\",\"ME\",\"ME\"\r\n");
 80025e0:	4852      	ldr	r0, [pc, #328]	; (800272c <gsm_nw_process+0x6dc>)
 80025e2:	f7ff f981 	bl	80018e8 <send_at_comand>
        gsm_nw_ctx.time_stamp = get_tick_ms(); 
 80025e6:	f7fe fe59 	bl	800129c <get_tick_ms>
 80025ea:	4602      	mov	r2, r0
 80025ec:	4b48      	ldr	r3, [pc, #288]	; (8002710 <gsm_nw_process+0x6c0>)
 80025ee:	605a      	str	r2, [r3, #4]
        gsm_nw_ctx.step = 11;
 80025f0:	4b47      	ldr	r3, [pc, #284]	; (8002710 <gsm_nw_process+0x6c0>)
 80025f2:	220b      	movs	r2, #11
 80025f4:	701a      	strb	r2, [r3, #0]
        break;
 80025f6:	e0e8      	b.n	80027ca <gsm_nw_process+0x77a>
    case 11: {
        bool handled = false;
 80025f8:	2300      	movs	r3, #0
 80025fa:	f887 30d2 	strb.w	r3, [r7, #210]	; 0xd2
        while (gsm_fetch_line(line, sizeof(line))) {
 80025fe:	e028      	b.n	8002652 <gsm_nw_process+0x602>
            log_raw_line(line);
 8002600:	463b      	mov	r3, r7
 8002602:	4618      	mov	r0, r3
 8002604:	f7ff f9c4 	bl	8001990 <log_raw_line>
            if (at_parse_line(line, &urc)) {
 8002608:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800260c:	463b      	mov	r3, r7
 800260e:	4611      	mov	r1, r2
 8002610:	4618      	mov	r0, r3
 8002612:	f000 f959 	bl	80028c8 <at_parse_line>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d01a      	beq.n	8002652 <gsm_nw_process+0x602>
                if (urc.type == URC_OK) {
 800261c:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8002620:	2b00      	cmp	r3, #0
 8002622:	d10b      	bne.n	800263c <gsm_nw_process+0x5ec>
                    gsm_nw_ctx.step = 12;
 8002624:	4b3a      	ldr	r3, [pc, #232]	; (8002710 <gsm_nw_process+0x6c0>)
 8002626:	220c      	movs	r2, #12
 8002628:	701a      	strb	r2, [r3, #0]
                    gsm_nw_ctx.time_stamp = get_tick_ms();
 800262a:	f7fe fe37 	bl	800129c <get_tick_ms>
 800262e:	4602      	mov	r2, r0
 8002630:	4b37      	ldr	r3, [pc, #220]	; (8002710 <gsm_nw_process+0x6c0>)
 8002632:	605a      	str	r2, [r3, #4]
                    handled = true;
 8002634:	2301      	movs	r3, #1
 8002636:	f887 30d2 	strb.w	r3, [r7, #210]	; 0xd2
                    break;
 800263a:	e012      	b.n	8002662 <gsm_nw_process+0x612>
                } else if (urc.type == URC_ERROR) {
 800263c:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8002640:	2b01      	cmp	r3, #1
 8002642:	d106      	bne.n	8002652 <gsm_nw_process+0x602>
                    gsm_nw_ctx.step = 20;
 8002644:	4b32      	ldr	r3, [pc, #200]	; (8002710 <gsm_nw_process+0x6c0>)
 8002646:	2214      	movs	r2, #20
 8002648:	701a      	strb	r2, [r3, #0]
                    handled = true;
 800264a:	2301      	movs	r3, #1
 800264c:	f887 30d2 	strb.w	r3, [r7, #210]	; 0xd2
                    break;
 8002650:	e007      	b.n	8002662 <gsm_nw_process+0x612>
        while (gsm_fetch_line(line, sizeof(line))) {
 8002652:	463b      	mov	r3, r7
 8002654:	2180      	movs	r1, #128	; 0x80
 8002656:	4618      	mov	r0, r3
 8002658:	f7ff f973 	bl	8001942 <gsm_fetch_line>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d1ce      	bne.n	8002600 <gsm_nw_process+0x5b0>
                }
            }
        }
        if (!handled && is_timeout(gsm_nw_ctx.time_stamp, TIME_OUT)) {
 8002662:	f897 30d2 	ldrb.w	r3, [r7, #210]	; 0xd2
 8002666:	f083 0301 	eor.w	r3, r3, #1
 800266a:	b2db      	uxtb	r3, r3
 800266c:	2b00      	cmp	r3, #0
 800266e:	f000 80a9 	beq.w	80027c4 <gsm_nw_process+0x774>
 8002672:	4b27      	ldr	r3, [pc, #156]	; (8002710 <gsm_nw_process+0x6c0>)
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	f242 7110 	movw	r1, #10000	; 0x2710
 800267a:	4618      	mov	r0, r3
 800267c:	f7ff fcb4 	bl	8001fe8 <is_timeout>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	f000 809e 	beq.w	80027c4 <gsm_nw_process+0x774>
            send_to_debug("time out \r\n");
 8002688:	4822      	ldr	r0, [pc, #136]	; (8002714 <gsm_nw_process+0x6c4>)
 800268a:	f7ff f93e 	bl	800190a <send_to_debug>
            gsm_nw_ctx.step = 20;
 800268e:	4b20      	ldr	r3, [pc, #128]	; (8002710 <gsm_nw_process+0x6c0>)
 8002690:	2214      	movs	r2, #20
 8002692:	701a      	strb	r2, [r3, #0]
        }
        break;
 8002694:	e096      	b.n	80027c4 <gsm_nw_process+0x774>
    }

    case 12:
        send_to_debug(">>> bat loi chi tiet\r\n");
 8002696:	4826      	ldr	r0, [pc, #152]	; (8002730 <gsm_nw_process+0x6e0>)
 8002698:	f7ff f937 	bl	800190a <send_to_debug>
        send_at_comand("AT+CMEE=1\r\n");
 800269c:	4825      	ldr	r0, [pc, #148]	; (8002734 <gsm_nw_process+0x6e4>)
 800269e:	f7ff f923 	bl	80018e8 <send_at_comand>
        gsm_nw_ctx.time_stamp = get_tick_ms(); 
 80026a2:	f7fe fdfb 	bl	800129c <get_tick_ms>
 80026a6:	4602      	mov	r2, r0
 80026a8:	4b19      	ldr	r3, [pc, #100]	; (8002710 <gsm_nw_process+0x6c0>)
 80026aa:	605a      	str	r2, [r3, #4]
        gsm_nw_ctx.step = 13;
 80026ac:	4b18      	ldr	r3, [pc, #96]	; (8002710 <gsm_nw_process+0x6c0>)
 80026ae:	220d      	movs	r2, #13
 80026b0:	701a      	strb	r2, [r3, #0]
        break;
 80026b2:	e08a      	b.n	80027ca <gsm_nw_process+0x77a>
    case 13: {
        bool handled = false;
 80026b4:	2300      	movs	r3, #0
 80026b6:	f887 30d1 	strb.w	r3, [r7, #209]	; 0xd1
        while (gsm_fetch_line(line, sizeof(line))) {
 80026ba:	e03d      	b.n	8002738 <gsm_nw_process+0x6e8>
            log_raw_line(line);
 80026bc:	463b      	mov	r3, r7
 80026be:	4618      	mov	r0, r3
 80026c0:	f7ff f966 	bl	8001990 <log_raw_line>
            if (at_parse_line(line, &urc)) {
 80026c4:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80026c8:	463b      	mov	r3, r7
 80026ca:	4611      	mov	r1, r2
 80026cc:	4618      	mov	r0, r3
 80026ce:	f000 f8fb 	bl	80028c8 <at_parse_line>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d02f      	beq.n	8002738 <gsm_nw_process+0x6e8>
                if (urc.type == URC_OK) {
 80026d8:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d10b      	bne.n	80026f8 <gsm_nw_process+0x6a8>
                    gsm_nw_ctx.step = 100;
 80026e0:	4b0b      	ldr	r3, [pc, #44]	; (8002710 <gsm_nw_process+0x6c0>)
 80026e2:	2264      	movs	r2, #100	; 0x64
 80026e4:	701a      	strb	r2, [r3, #0]
                    gsm_nw_ctx.time_stamp = get_tick_ms();
 80026e6:	f7fe fdd9 	bl	800129c <get_tick_ms>
 80026ea:	4602      	mov	r2, r0
 80026ec:	4b08      	ldr	r3, [pc, #32]	; (8002710 <gsm_nw_process+0x6c0>)
 80026ee:	605a      	str	r2, [r3, #4]
                    handled = true;
 80026f0:	2301      	movs	r3, #1
 80026f2:	f887 30d1 	strb.w	r3, [r7, #209]	; 0xd1
                    break;
 80026f6:	e027      	b.n	8002748 <gsm_nw_process+0x6f8>
                } else if (urc.type == URC_ERROR) {
 80026f8:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80026fc:	2b01      	cmp	r3, #1
 80026fe:	d11b      	bne.n	8002738 <gsm_nw_process+0x6e8>
                    gsm_nw_ctx.step = 20;
 8002700:	4b03      	ldr	r3, [pc, #12]	; (8002710 <gsm_nw_process+0x6c0>)
 8002702:	2214      	movs	r2, #20
 8002704:	701a      	strb	r2, [r3, #0]
                    handled = true;
 8002706:	2301      	movs	r3, #1
 8002708:	f887 30d1 	strb.w	r3, [r7, #209]	; 0xd1
                    break;
 800270c:	e01c      	b.n	8002748 <gsm_nw_process+0x6f8>
 800270e:	bf00      	nop
 8002710:	20000b94 	.word	0x20000b94
 8002714:	08003108 	.word	0x08003108
 8002718:	08003170 	.word	0x08003170
 800271c:	0800318c 	.word	0x0800318c
 8002720:	08003198 	.word	0x08003198
 8002724:	080031b0 	.word	0x080031b0
 8002728:	080031c0 	.word	0x080031c0
 800272c:	080031d4 	.word	0x080031d4
 8002730:	080031f0 	.word	0x080031f0
 8002734:	08003208 	.word	0x08003208
        while (gsm_fetch_line(line, sizeof(line))) {
 8002738:	463b      	mov	r3, r7
 800273a:	2180      	movs	r1, #128	; 0x80
 800273c:	4618      	mov	r0, r3
 800273e:	f7ff f900 	bl	8001942 <gsm_fetch_line>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d1b9      	bne.n	80026bc <gsm_nw_process+0x66c>
                }
            }
        }
        if (!handled && is_timeout(gsm_nw_ctx.time_stamp, TIME_OUT)) {
 8002748:	f897 30d1 	ldrb.w	r3, [r7, #209]	; 0xd1
 800274c:	f083 0301 	eor.w	r3, r3, #1
 8002750:	b2db      	uxtb	r3, r3
 8002752:	2b00      	cmp	r3, #0
 8002754:	d038      	beq.n	80027c8 <gsm_nw_process+0x778>
 8002756:	4b1f      	ldr	r3, [pc, #124]	; (80027d4 <gsm_nw_process+0x784>)
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	f242 7110 	movw	r1, #10000	; 0x2710
 800275e:	4618      	mov	r0, r3
 8002760:	f7ff fc42 	bl	8001fe8 <is_timeout>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d02e      	beq.n	80027c8 <gsm_nw_process+0x778>
            send_to_debug("time out \r\n");
 800276a:	481b      	ldr	r0, [pc, #108]	; (80027d8 <gsm_nw_process+0x788>)
 800276c:	f7ff f8cd 	bl	800190a <send_to_debug>
            gsm_nw_ctx.step = 20;
 8002770:	4b18      	ldr	r3, [pc, #96]	; (80027d4 <gsm_nw_process+0x784>)
 8002772:	2214      	movs	r2, #20
 8002774:	701a      	strb	r2, [r3, #0]
        }
        break;
 8002776:	e027      	b.n	80027c8 <gsm_nw_process+0x778>
    }
    case 20:
        gsm_nw_ctx.retry++;
 8002778:	4b16      	ldr	r3, [pc, #88]	; (80027d4 <gsm_nw_process+0x784>)
 800277a:	785b      	ldrb	r3, [r3, #1]
 800277c:	3301      	adds	r3, #1
 800277e:	b2da      	uxtb	r2, r3
 8002780:	4b14      	ldr	r3, [pc, #80]	; (80027d4 <gsm_nw_process+0x784>)
 8002782:	705a      	strb	r2, [r3, #1]
        if (gsm_nw_ctx.retry > 3) {
 8002784:	4b13      	ldr	r3, [pc, #76]	; (80027d4 <gsm_nw_process+0x784>)
 8002786:	785b      	ldrb	r3, [r3, #1]
 8002788:	2b03      	cmp	r3, #3
 800278a:	d903      	bls.n	8002794 <gsm_nw_process+0x744>
            send_to_debug("that bai da retry 3 \r\n");
 800278c:	4813      	ldr	r0, [pc, #76]	; (80027dc <gsm_nw_process+0x78c>)
 800278e:	f7ff f8bc 	bl	800190a <send_to_debug>
        } else {
            send_to_debug("retry...\r\n");
            gsm_nw_ctx.step = 0;
            gsm_nw_ctx.time_stamp = get_tick_ms();
        }
        break;
 8002792:	e01a      	b.n	80027ca <gsm_nw_process+0x77a>
            send_to_debug("retry...\r\n");
 8002794:	4812      	ldr	r0, [pc, #72]	; (80027e0 <gsm_nw_process+0x790>)
 8002796:	f7ff f8b8 	bl	800190a <send_to_debug>
            gsm_nw_ctx.step = 0;
 800279a:	4b0e      	ldr	r3, [pc, #56]	; (80027d4 <gsm_nw_process+0x784>)
 800279c:	2200      	movs	r2, #0
 800279e:	701a      	strb	r2, [r3, #0]
            gsm_nw_ctx.time_stamp = get_tick_ms();
 80027a0:	f7fe fd7c 	bl	800129c <get_tick_ms>
 80027a4:	4602      	mov	r2, r0
 80027a6:	4b0b      	ldr	r3, [pc, #44]	; (80027d4 <gsm_nw_process+0x784>)
 80027a8:	605a      	str	r2, [r3, #4]
        break;
 80027aa:	e00e      	b.n	80027ca <gsm_nw_process+0x77a>

    case 100:
        // done base net
        break;
    default:
        break;
 80027ac:	bf00      	nop
 80027ae:	e00c      	b.n	80027ca <gsm_nw_process+0x77a>
        break;
 80027b0:	bf00      	nop
 80027b2:	e00a      	b.n	80027ca <gsm_nw_process+0x77a>
        break;
 80027b4:	bf00      	nop
 80027b6:	e008      	b.n	80027ca <gsm_nw_process+0x77a>
        break;
 80027b8:	bf00      	nop
 80027ba:	e006      	b.n	80027ca <gsm_nw_process+0x77a>
        break;
 80027bc:	bf00      	nop
 80027be:	e004      	b.n	80027ca <gsm_nw_process+0x77a>
        break;
 80027c0:	bf00      	nop
 80027c2:	e002      	b.n	80027ca <gsm_nw_process+0x77a>
        break;
 80027c4:	bf00      	nop
 80027c6:	e000      	b.n	80027ca <gsm_nw_process+0x77a>
        break;
 80027c8:	bf00      	nop
    }
}  
 80027ca:	bf00      	nop
 80027cc:	37d8      	adds	r7, #216	; 0xd8
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	20000b94 	.word	0x20000b94
 80027d8:	08003108 	.word	0x08003108
 80027dc:	08003214 	.word	0x08003214
 80027e0:	0800322c 	.word	0x0800322c

080027e4 <gsm_nw_is_ready>:



bool gsm_nw_is_ready(void){
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0
    if (gsm_nw_ctx.step == 100){
 80027e8:	4b05      	ldr	r3, [pc, #20]	; (8002800 <gsm_nw_is_ready+0x1c>)
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	2b64      	cmp	r3, #100	; 0x64
 80027ee:	d101      	bne.n	80027f4 <gsm_nw_is_ready+0x10>
        return true;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e000      	b.n	80027f6 <gsm_nw_is_ready+0x12>
    }
    return false;
 80027f4:	2300      	movs	r3, #0
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bc80      	pop	{r7}
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	20000b94 	.word	0x20000b94

08002804 <gsm_sms_recive_init>:
static bool is_timeout(uint32_t start_ms, uint32_t timeout_ms) {
    return (get_tick_ms() - start_ms) >= timeout_ms;
}


void gsm_sms_recive_init(gsm_sms_recive_cb_t sms_recive_done_cb, gsm_sms_recive_cb_t sms_recive_error_cb){
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	6039      	str	r1, [r7, #0]
    gsm_recive_ctx.on_recive_done = sms_recive_done_cb;
 800280e:	4a13      	ldr	r2, [pc, #76]	; (800285c <gsm_sms_recive_init+0x58>)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	60d3      	str	r3, [r2, #12]
    gsm_recive_ctx.on_recive_error = sms_recive_error_cb;
 8002814:	4a11      	ldr	r2, [pc, #68]	; (800285c <gsm_sms_recive_init+0x58>)
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	6113      	str	r3, [r2, #16]
    gsm_recive_ctx.step = 0;
 800281a:	4b10      	ldr	r3, [pc, #64]	; (800285c <gsm_sms_recive_init+0x58>)
 800281c:	2200      	movs	r2, #0
 800281e:	701a      	strb	r2, [r3, #0]
    gsm_recive_ctx.time_stamp = get_tick_ms();
 8002820:	f7fe fd3c 	bl	800129c <get_tick_ms>
 8002824:	4602      	mov	r2, r0
 8002826:	4b0d      	ldr	r3, [pc, #52]	; (800285c <gsm_sms_recive_init+0x58>)
 8002828:	605a      	str	r2, [r3, #4]
    gsm_recive_ctx.timeout_ms = 0;
 800282a:	4b0c      	ldr	r3, [pc, #48]	; (800285c <gsm_sms_recive_init+0x58>)
 800282c:	2200      	movs	r2, #0
 800282e:	609a      	str	r2, [r3, #8]
    gsm_recive_ctx.retry = 0;
 8002830:	4b0a      	ldr	r3, [pc, #40]	; (800285c <gsm_sms_recive_init+0x58>)
 8002832:	2200      	movs	r2, #0
 8002834:	705a      	strb	r2, [r3, #1]
    gsm_recive_ctx.number[0] = '\0';
 8002836:	4b09      	ldr	r3, [pc, #36]	; (800285c <gsm_sms_recive_init+0x58>)
 8002838:	2200      	movs	r2, #0
 800283a:	751a      	strb	r2, [r3, #20]
    gsm_recive_ctx.text[0] = '\0';
 800283c:	4b07      	ldr	r3, [pc, #28]	; (800285c <gsm_sms_recive_init+0x58>)
 800283e:	2200      	movs	r2, #0
 8002840:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    gsm_recive_ctx.sms_index = 0;
 8002844:	4b05      	ldr	r3, [pc, #20]	; (800285c <gsm_sms_recive_init+0x58>)
 8002846:	2200      	movs	r2, #0
 8002848:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8

    send_at_comand("AT+CNMI=2,1,0,0,0\r\n");
 800284c:	4804      	ldr	r0, [pc, #16]	; (8002860 <gsm_sms_recive_init+0x5c>)
 800284e:	f7ff f84b 	bl	80018e8 <send_at_comand>
}
 8002852:	bf00      	nop
 8002854:	3708      	adds	r7, #8
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	20000ba8 	.word	0x20000ba8
 8002860:	08003238 	.word	0x08003238

08002864 <gsm_sms_send_init>:

static bool is_timeout(uint32_t start_ms, uint32_t timeout_ms) {
    return (get_tick_ms() - start_ms) >= timeout_ms;
}

void gsm_sms_send_init(gsm_sms_send_cb_t sms_send_done_cb, gsm_sms_send_cb_t sms_send_error_cb){
 8002864:	b580      	push	{r7, lr}
 8002866:	b082      	sub	sp, #8
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
 800286c:	6039      	str	r1, [r7, #0]
    gsm_send_ctx.step = 0;
 800286e:	4b0f      	ldr	r3, [pc, #60]	; (80028ac <gsm_sms_send_init+0x48>)
 8002870:	2200      	movs	r2, #0
 8002872:	701a      	strb	r2, [r3, #0]
    gsm_send_ctx.retry = 0; 
 8002874:	4b0d      	ldr	r3, [pc, #52]	; (80028ac <gsm_sms_send_init+0x48>)
 8002876:	2200      	movs	r2, #0
 8002878:	705a      	strb	r2, [r3, #1]
    gsm_send_ctx.time_stamp = get_tick_ms();
 800287a:	f7fe fd0f 	bl	800129c <get_tick_ms>
 800287e:	4602      	mov	r2, r0
 8002880:	4b0a      	ldr	r3, [pc, #40]	; (80028ac <gsm_sms_send_init+0x48>)
 8002882:	605a      	str	r2, [r3, #4]
    gsm_send_ctx.timeout_ms =0;
 8002884:	4b09      	ldr	r3, [pc, #36]	; (80028ac <gsm_sms_send_init+0x48>)
 8002886:	2200      	movs	r2, #0
 8002888:	609a      	str	r2, [r3, #8]
    gsm_send_ctx.on_send_done = sms_send_done_cb;
 800288a:	4a08      	ldr	r2, [pc, #32]	; (80028ac <gsm_sms_send_init+0x48>)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	60d3      	str	r3, [r2, #12]
    gsm_send_ctx.on_send_error = sms_send_error_cb;
 8002890:	4a06      	ldr	r2, [pc, #24]	; (80028ac <gsm_sms_send_init+0x48>)
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	6113      	str	r3, [r2, #16]
    gsm_send_ctx.number[0] =  '\0';
 8002896:	4b05      	ldr	r3, [pc, #20]	; (80028ac <gsm_sms_send_init+0x48>)
 8002898:	2200      	movs	r2, #0
 800289a:	751a      	strb	r2, [r3, #20]
    gsm_send_ctx.text[0] =  '\0';
 800289c:	4b03      	ldr	r3, [pc, #12]	; (80028ac <gsm_sms_send_init+0x48>)
 800289e:	2200      	movs	r2, #0
 80028a0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
}
 80028a4:	bf00      	nop
 80028a6:	3708      	adds	r7, #8
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	20000c74 	.word	0x20000c74

080028b0 <parse_int>:
    int v2;
    int v3;
    char text[64];  
} urc_t;

static inline int parse_int(const char *s) { return atoi(s); }
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b082      	sub	sp, #8
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f000 fa65 	bl	8002d88 <atoi>
 80028be:	4603      	mov	r3, r0
 80028c0:	4618      	mov	r0, r3
 80028c2:	3708      	adds	r7, #8
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <at_parse_line>:
#include "gsm_urc.h"

bool at_parse_line(const char *line, urc_t *out){
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b094      	sub	sp, #80	; 0x50
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
 80028d0:	6039      	str	r1, [r7, #0]
    if (!line || !out) return false;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d002      	beq.n	80028de <at_parse_line+0x16>
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d101      	bne.n	80028e2 <at_parse_line+0x1a>
 80028de:	2300      	movs	r3, #0
 80028e0:	e247      	b.n	8002d72 <at_parse_line+0x4aa>
    memset(out, 0, sizeof(*out));
 80028e2:	2250      	movs	r2, #80	; 0x50
 80028e4:	2100      	movs	r1, #0
 80028e6:	6838      	ldr	r0, [r7, #0]
 80028e8:	f000 fa81 	bl	8002dee <memset>
    out->type = URC_UNKNOWN;
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	220b      	movs	r2, #11
 80028f0:	701a      	strb	r2, [r3, #0]


    size_t n = strlen(line);
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f7fd fc2a 	bl	800014c <strlen>
 80028f8:	64f8      	str	r0, [r7, #76]	; 0x4c
    while (n > 0 && (line[n - 1] == '\r' || line[n - 1] == '\n')) {
 80028fa:	e002      	b.n	8002902 <at_parse_line+0x3a>
        n--;
 80028fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80028fe:	3b01      	subs	r3, #1
 8002900:	64fb      	str	r3, [r7, #76]	; 0x4c
    while (n > 0 && (line[n - 1] == '\r' || line[n - 1] == '\n')) {
 8002902:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002904:	2b00      	cmp	r3, #0
 8002906:	d00d      	beq.n	8002924 <at_parse_line+0x5c>
 8002908:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800290a:	3b01      	subs	r3, #1
 800290c:	687a      	ldr	r2, [r7, #4]
 800290e:	4413      	add	r3, r2
 8002910:	781b      	ldrb	r3, [r3, #0]
 8002912:	2b0d      	cmp	r3, #13
 8002914:	d0f2      	beq.n	80028fc <at_parse_line+0x34>
 8002916:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002918:	3b01      	subs	r3, #1
 800291a:	687a      	ldr	r2, [r7, #4]
 800291c:	4413      	add	r3, r2
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	2b0a      	cmp	r3, #10
 8002922:	d0eb      	beq.n	80028fc <at_parse_line+0x34>
    }
    if (n == 0) return false;
 8002924:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002926:	2b00      	cmp	r3, #0
 8002928:	d101      	bne.n	800292e <at_parse_line+0x66>
 800292a:	2300      	movs	r3, #0
 800292c:	e221      	b.n	8002d72 <at_parse_line+0x4aa>

    if ((n >= 2 && line[0] == 'A' && line[1] == 'T') ||
 800292e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002930:	2b01      	cmp	r3, #1
 8002932:	d908      	bls.n	8002946 <at_parse_line+0x7e>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	781b      	ldrb	r3, [r3, #0]
 8002938:	2b41      	cmp	r3, #65	; 0x41
 800293a:	d104      	bne.n	8002946 <at_parse_line+0x7e>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	3301      	adds	r3, #1
 8002940:	781b      	ldrb	r3, [r3, #0]
 8002942:	2b54      	cmp	r3, #84	; 0x54
 8002944:	d00a      	beq.n	800295c <at_parse_line+0x94>
 8002946:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002948:	2b02      	cmp	r3, #2
 800294a:	d909      	bls.n	8002960 <at_parse_line+0x98>
        (n >= 3 && strncmp(line, "AT+", 3) == 0)) {
 800294c:	2203      	movs	r2, #3
 800294e:	499b      	ldr	r1, [pc, #620]	; (8002bbc <at_parse_line+0x2f4>)
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	f000 fa62 	bl	8002e1a <strncmp>
 8002956:	4603      	mov	r3, r0
 8002958:	2b00      	cmp	r3, #0
 800295a:	d101      	bne.n	8002960 <at_parse_line+0x98>
        return false;
 800295c:	2300      	movs	r3, #0
 800295e:	e208      	b.n	8002d72 <at_parse_line+0x4aa>
    }

  
    if (n == 2 && line[0] == 'O' && line[1] == 'K') {
 8002960:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002962:	2b02      	cmp	r3, #2
 8002964:	d10d      	bne.n	8002982 <at_parse_line+0xba>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	781b      	ldrb	r3, [r3, #0]
 800296a:	2b4f      	cmp	r3, #79	; 0x4f
 800296c:	d109      	bne.n	8002982 <at_parse_line+0xba>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	3301      	adds	r3, #1
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	2b4b      	cmp	r3, #75	; 0x4b
 8002976:	d104      	bne.n	8002982 <at_parse_line+0xba>
        out->type = URC_OK;
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	2200      	movs	r2, #0
 800297c:	701a      	strb	r2, [r3, #0]
        return true;
 800297e:	2301      	movs	r3, #1
 8002980:	e1f7      	b.n	8002d72 <at_parse_line+0x4aa>
    }
    if (n == 5 && strncmp(line, "ERROR", 5) == 0) {
 8002982:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002984:	2b05      	cmp	r3, #5
 8002986:	d10c      	bne.n	80029a2 <at_parse_line+0xda>
 8002988:	2205      	movs	r2, #5
 800298a:	498d      	ldr	r1, [pc, #564]	; (8002bc0 <at_parse_line+0x2f8>)
 800298c:	6878      	ldr	r0, [r7, #4]
 800298e:	f000 fa44 	bl	8002e1a <strncmp>
 8002992:	4603      	mov	r3, r0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d104      	bne.n	80029a2 <at_parse_line+0xda>
        out->type = URC_ERROR;
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	2201      	movs	r2, #1
 800299c:	701a      	strb	r2, [r3, #0]
        return true;
 800299e:	2301      	movs	r3, #1
 80029a0:	e1e7      	b.n	8002d72 <at_parse_line+0x4aa>
    }

    if (n >= 11 && strncmp(line, "+CME ERROR:", 11) == 0) {
 80029a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80029a4:	2b0a      	cmp	r3, #10
 80029a6:	d921      	bls.n	80029ec <at_parse_line+0x124>
 80029a8:	220b      	movs	r2, #11
 80029aa:	4986      	ldr	r1, [pc, #536]	; (8002bc4 <at_parse_line+0x2fc>)
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	f000 fa34 	bl	8002e1a <strncmp>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d119      	bne.n	80029ec <at_parse_line+0x124>
        const char *p = line + 11;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	330b      	adds	r3, #11
 80029bc:	64bb      	str	r3, [r7, #72]	; 0x48
        while (*p == ' ' || *p == '\t') p++;
 80029be:	e002      	b.n	80029c6 <at_parse_line+0xfe>
 80029c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029c2:	3301      	adds	r3, #1
 80029c4:	64bb      	str	r3, [r7, #72]	; 0x48
 80029c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	2b20      	cmp	r3, #32
 80029cc:	d0f8      	beq.n	80029c0 <at_parse_line+0xf8>
 80029ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029d0:	781b      	ldrb	r3, [r3, #0]
 80029d2:	2b09      	cmp	r3, #9
 80029d4:	d0f4      	beq.n	80029c0 <at_parse_line+0xf8>
        out->v1 = parse_int(p);
 80029d6:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80029d8:	f7ff ff6a 	bl	80028b0 <parse_int>
 80029dc:	4602      	mov	r2, r0
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	605a      	str	r2, [r3, #4]
        out->type = URC_CME_ERROR;
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	2202      	movs	r2, #2
 80029e6:	701a      	strb	r2, [r3, #0]
        return true;
 80029e8:	2301      	movs	r3, #1
 80029ea:	e1c2      	b.n	8002d72 <at_parse_line+0x4aa>
    }

  
    if (n >= 6 && strncmp(line, "+CPIN:", 6) == 0) {
 80029ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80029ee:	2b05      	cmp	r3, #5
 80029f0:	d919      	bls.n	8002a26 <at_parse_line+0x15e>
 80029f2:	2206      	movs	r2, #6
 80029f4:	4974      	ldr	r1, [pc, #464]	; (8002bc8 <at_parse_line+0x300>)
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f000 fa0f 	bl	8002e1a <strncmp>
 80029fc:	4603      	mov	r3, r0
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d111      	bne.n	8002a26 <at_parse_line+0x15e>
        if (n >= 12 && strncmp(line + 7, "READY", 5) == 0) {
 8002a02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a04:	2b0b      	cmp	r3, #11
 8002a06:	d90e      	bls.n	8002a26 <at_parse_line+0x15e>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	3307      	adds	r3, #7
 8002a0c:	2205      	movs	r2, #5
 8002a0e:	496f      	ldr	r1, [pc, #444]	; (8002bcc <at_parse_line+0x304>)
 8002a10:	4618      	mov	r0, r3
 8002a12:	f000 fa02 	bl	8002e1a <strncmp>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d104      	bne.n	8002a26 <at_parse_line+0x15e>
            out->type = URC_CPIN_READY;
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	2203      	movs	r2, #3
 8002a20:	701a      	strb	r2, [r3, #0]
            return true;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e1a5      	b.n	8002d72 <at_parse_line+0x4aa>
        }
    }

    if (n >= 6 && strncmp(line, "+CREG:", 6) == 0) {
 8002a26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a28:	2b05      	cmp	r3, #5
 8002a2a:	d93d      	bls.n	8002aa8 <at_parse_line+0x1e0>
 8002a2c:	2206      	movs	r2, #6
 8002a2e:	4968      	ldr	r1, [pc, #416]	; (8002bd0 <at_parse_line+0x308>)
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	f000 f9f2 	bl	8002e1a <strncmp>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d135      	bne.n	8002aa8 <at_parse_line+0x1e0>
        const char *p = line + 6;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	3306      	adds	r3, #6
 8002a40:	647b      	str	r3, [r7, #68]	; 0x44
        out->v1 = -1; out->v2 = -1;
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	f04f 32ff 	mov.w	r2, #4294967295
 8002a48:	605a      	str	r2, [r3, #4]
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	f04f 32ff 	mov.w	r2, #4294967295
 8002a50:	609a      	str	r2, [r3, #8]
        
        while (*p == ':' || *p == ' ' || *p == '\t') p++;
 8002a52:	e002      	b.n	8002a5a <at_parse_line+0x192>
 8002a54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002a56:	3301      	adds	r3, #1
 8002a58:	647b      	str	r3, [r7, #68]	; 0x44
 8002a5a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002a5c:	781b      	ldrb	r3, [r3, #0]
 8002a5e:	2b3a      	cmp	r3, #58	; 0x3a
 8002a60:	d0f8      	beq.n	8002a54 <at_parse_line+0x18c>
 8002a62:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002a64:	781b      	ldrb	r3, [r3, #0]
 8002a66:	2b20      	cmp	r3, #32
 8002a68:	d0f4      	beq.n	8002a54 <at_parse_line+0x18c>
 8002a6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002a6c:	781b      	ldrb	r3, [r3, #0]
 8002a6e:	2b09      	cmp	r3, #9
 8002a70:	d0f0      	beq.n	8002a54 <at_parse_line+0x18c>
        out->v1 = parse_int(p);
 8002a72:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002a74:	f7ff ff1c 	bl	80028b0 <parse_int>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	605a      	str	r2, [r3, #4]
        const char *comma = strchr(p, ',');
 8002a7e:	212c      	movs	r1, #44	; 0x2c
 8002a80:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002a82:	f000 f9bc 	bl	8002dfe <strchr>
 8002a86:	61f8      	str	r0, [r7, #28]
        if (comma) {
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d007      	beq.n	8002a9e <at_parse_line+0x1d6>
            out->v2 = parse_int(comma + 1);
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	3301      	adds	r3, #1
 8002a92:	4618      	mov	r0, r3
 8002a94:	f7ff ff0c 	bl	80028b0 <parse_int>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	609a      	str	r2, [r3, #8]
        }
        out->type = URC_CREG;
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	2204      	movs	r2, #4
 8002aa2:	701a      	strb	r2, [r3, #0]
        return true;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e164      	b.n	8002d72 <at_parse_line+0x4aa>
    }

  
    if (n >= 7 && strncmp(line, "+CGREG:", 7) == 0) {
 8002aa8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002aaa:	2b06      	cmp	r3, #6
 8002aac:	d93d      	bls.n	8002b2a <at_parse_line+0x262>
 8002aae:	2207      	movs	r2, #7
 8002ab0:	4948      	ldr	r1, [pc, #288]	; (8002bd4 <at_parse_line+0x30c>)
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f000 f9b1 	bl	8002e1a <strncmp>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d135      	bne.n	8002b2a <at_parse_line+0x262>
        const char *p = line + 7;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	3307      	adds	r3, #7
 8002ac2:	643b      	str	r3, [r7, #64]	; 0x40
        out->v1 = -1; out->v2 = -1;
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	f04f 32ff 	mov.w	r2, #4294967295
 8002aca:	605a      	str	r2, [r3, #4]
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	f04f 32ff 	mov.w	r2, #4294967295
 8002ad2:	609a      	str	r2, [r3, #8]
        while (*p == ':' || *p == ' ' || *p == '\t') p++;
 8002ad4:	e002      	b.n	8002adc <at_parse_line+0x214>
 8002ad6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ad8:	3301      	adds	r3, #1
 8002ada:	643b      	str	r3, [r7, #64]	; 0x40
 8002adc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	2b3a      	cmp	r3, #58	; 0x3a
 8002ae2:	d0f8      	beq.n	8002ad6 <at_parse_line+0x20e>
 8002ae4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	2b20      	cmp	r3, #32
 8002aea:	d0f4      	beq.n	8002ad6 <at_parse_line+0x20e>
 8002aec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	2b09      	cmp	r3, #9
 8002af2:	d0f0      	beq.n	8002ad6 <at_parse_line+0x20e>
        out->v1 = parse_int(p);
 8002af4:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002af6:	f7ff fedb 	bl	80028b0 <parse_int>
 8002afa:	4602      	mov	r2, r0
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	605a      	str	r2, [r3, #4]
        const char *comma = strchr(p, ',');
 8002b00:	212c      	movs	r1, #44	; 0x2c
 8002b02:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002b04:	f000 f97b 	bl	8002dfe <strchr>
 8002b08:	61b8      	str	r0, [r7, #24]
        if (comma) {
 8002b0a:	69bb      	ldr	r3, [r7, #24]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d007      	beq.n	8002b20 <at_parse_line+0x258>
            out->v2 = parse_int(comma + 1);
 8002b10:	69bb      	ldr	r3, [r7, #24]
 8002b12:	3301      	adds	r3, #1
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7ff fecb 	bl	80028b0 <parse_int>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	609a      	str	r2, [r3, #8]
        }
        out->type = URC_CGREG;
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	2205      	movs	r2, #5
 8002b24:	701a      	strb	r2, [r3, #0]
        return true;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e123      	b.n	8002d72 <at_parse_line+0x4aa>
    }


    if (n >= 5 && strncmp(line, "+CSQ:", 5) == 0) {
 8002b2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b2c:	2b04      	cmp	r3, #4
 8002b2e:	d935      	bls.n	8002b9c <at_parse_line+0x2d4>
 8002b30:	2205      	movs	r2, #5
 8002b32:	4929      	ldr	r1, [pc, #164]	; (8002bd8 <at_parse_line+0x310>)
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	f000 f970 	bl	8002e1a <strncmp>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d12d      	bne.n	8002b9c <at_parse_line+0x2d4>
        const char *p = line + 5;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	3305      	adds	r3, #5
 8002b44:	63fb      	str	r3, [r7, #60]	; 0x3c
        while (*p == ':' || *p == ' ' || *p == '\t') p++;
 8002b46:	e002      	b.n	8002b4e <at_parse_line+0x286>
 8002b48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b4a:	3301      	adds	r3, #1
 8002b4c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b50:	781b      	ldrb	r3, [r3, #0]
 8002b52:	2b3a      	cmp	r3, #58	; 0x3a
 8002b54:	d0f8      	beq.n	8002b48 <at_parse_line+0x280>
 8002b56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b58:	781b      	ldrb	r3, [r3, #0]
 8002b5a:	2b20      	cmp	r3, #32
 8002b5c:	d0f4      	beq.n	8002b48 <at_parse_line+0x280>
 8002b5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	2b09      	cmp	r3, #9
 8002b64:	d0f0      	beq.n	8002b48 <at_parse_line+0x280>
        out->v1 = parse_int(p);
 8002b66:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002b68:	f7ff fea2 	bl	80028b0 <parse_int>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	605a      	str	r2, [r3, #4]
        const char *comma = strchr(p, ',');
 8002b72:	212c      	movs	r1, #44	; 0x2c
 8002b74:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002b76:	f000 f942 	bl	8002dfe <strchr>
 8002b7a:	6178      	str	r0, [r7, #20]
        if (comma) out->v2 = parse_int(comma + 1);
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d007      	beq.n	8002b92 <at_parse_line+0x2ca>
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	3301      	adds	r3, #1
 8002b86:	4618      	mov	r0, r3
 8002b88:	f7ff fe92 	bl	80028b0 <parse_int>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	609a      	str	r2, [r3, #8]
        out->type = URC_CSQ;
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	2206      	movs	r2, #6
 8002b96:	701a      	strb	r2, [r3, #0]
        return true;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e0ea      	b.n	8002d72 <at_parse_line+0x4aa>
    }

  
    if (n >= 10 && strncmp(line, "+PDP: DEACT", 11) == 0) {
 8002b9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b9e:	2b09      	cmp	r3, #9
 8002ba0:	d91e      	bls.n	8002be0 <at_parse_line+0x318>
 8002ba2:	220b      	movs	r2, #11
 8002ba4:	490d      	ldr	r1, [pc, #52]	; (8002bdc <at_parse_line+0x314>)
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f000 f937 	bl	8002e1a <strncmp>
 8002bac:	4603      	mov	r3, r0
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d116      	bne.n	8002be0 <at_parse_line+0x318>
        out->type = URC_PDP_DEACT;
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	2207      	movs	r2, #7
 8002bb6:	701a      	strb	r2, [r3, #0]
        return true;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e0da      	b.n	8002d72 <at_parse_line+0x4aa>
 8002bbc:	08003290 	.word	0x08003290
 8002bc0:	08003294 	.word	0x08003294
 8002bc4:	0800329c 	.word	0x0800329c
 8002bc8:	080032a8 	.word	0x080032a8
 8002bcc:	080032b0 	.word	0x080032b0
 8002bd0:	080032b8 	.word	0x080032b8
 8002bd4:	080032c0 	.word	0x080032c0
 8002bd8:	080032c8 	.word	0x080032c8
 8002bdc:	080032d0 	.word	0x080032d0
    }


    if (n >= 6 && strncmp(line, "+CMTI:", 6) == 0) {
 8002be0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002be2:	2b05      	cmp	r3, #5
 8002be4:	d947      	bls.n	8002c76 <at_parse_line+0x3ae>
 8002be6:	2206      	movs	r2, #6
 8002be8:	4964      	ldr	r1, [pc, #400]	; (8002d7c <at_parse_line+0x4b4>)
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f000 f915 	bl	8002e1a <strncmp>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d13f      	bne.n	8002c76 <at_parse_line+0x3ae>
        const char *p = strchr(line, '"');
 8002bf6:	2122      	movs	r1, #34	; 0x22
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f000 f900 	bl	8002dfe <strchr>
 8002bfe:	6138      	str	r0, [r7, #16]
        if (p) {
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d032      	beq.n	8002c6c <at_parse_line+0x3a4>
            const char *q = strchr(p + 1, '"');
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	3301      	adds	r3, #1
 8002c0a:	2122      	movs	r1, #34	; 0x22
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f000 f8f6 	bl	8002dfe <strchr>
 8002c12:	60f8      	str	r0, [r7, #12]
            if (q) {
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d028      	beq.n	8002c6c <at_parse_line+0x3a4>
                size_t len = q - (p + 1);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	693a      	ldr	r2, [r7, #16]
 8002c1e:	3201      	adds	r2, #1
 8002c20:	1a9b      	subs	r3, r3, r2
 8002c22:	63bb      	str	r3, [r7, #56]	; 0x38
                if (len >= sizeof(out->text)) len = sizeof(out->text) - 1;
 8002c24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c26:	2b3f      	cmp	r3, #63	; 0x3f
 8002c28:	d901      	bls.n	8002c2e <at_parse_line+0x366>
 8002c2a:	233f      	movs	r3, #63	; 0x3f
 8002c2c:	63bb      	str	r3, [r7, #56]	; 0x38
                memcpy(out->text, p + 1, len);
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	f103 0010 	add.w	r0, r3, #16
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	3301      	adds	r3, #1
 8002c38:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	f000 f8cc 	bl	8002dd8 <memcpy>
                out->text[len] = '\0';
 8002c40:	683a      	ldr	r2, [r7, #0]
 8002c42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c44:	4413      	add	r3, r2
 8002c46:	3310      	adds	r3, #16
 8002c48:	2200      	movs	r2, #0
 8002c4a:	701a      	strb	r2, [r3, #0]
                const char *idx = strchr(q, ',');
 8002c4c:	212c      	movs	r1, #44	; 0x2c
 8002c4e:	68f8      	ldr	r0, [r7, #12]
 8002c50:	f000 f8d5 	bl	8002dfe <strchr>
 8002c54:	60b8      	str	r0, [r7, #8]
                if (idx) out->v1 = parse_int(idx + 1);
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d007      	beq.n	8002c6c <at_parse_line+0x3a4>
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	3301      	adds	r3, #1
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7ff fe25 	bl	80028b0 <parse_int>
 8002c66:	4602      	mov	r2, r0
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	605a      	str	r2, [r3, #4]
            }
        }
        out->type = URC_CMTI;
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	2208      	movs	r2, #8
 8002c70:	701a      	strb	r2, [r3, #0]
        return true;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e07d      	b.n	8002d72 <at_parse_line+0x4aa>
    }
    
// parser cho sms_recive
    if (n >= 6 && strncmp(line, "+CMGR:", 6) == 0) {
 8002c76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c78:	2b05      	cmp	r3, #5
 8002c7a:	d950      	bls.n	8002d1e <at_parse_line+0x456>
 8002c7c:	2206      	movs	r2, #6
 8002c7e:	4940      	ldr	r1, [pc, #256]	; (8002d80 <at_parse_line+0x4b8>)
 8002c80:	6878      	ldr	r0, [r7, #4]
 8002c82:	f000 f8ca 	bl	8002e1a <strncmp>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d148      	bne.n	8002d1e <at_parse_line+0x456>
        const char *p = line + 6;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	3306      	adds	r3, #6
 8002c90:	637b      	str	r3, [r7, #52]	; 0x34
        int quote_count = 0;
 8002c92:	2300      	movs	r3, #0
 8002c94:	633b      	str	r3, [r7, #48]	; 0x30
        const char *num_start = NULL;
 8002c96:	2300      	movs	r3, #0
 8002c98:	62fb      	str	r3, [r7, #44]	; 0x2c
        const char *num_end = NULL;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	62bb      	str	r3, [r7, #40]	; 0x28
        
        while (*p) {
 8002c9e:	e019      	b.n	8002cd4 <at_parse_line+0x40c>
            if (*p == '"') {
 8002ca0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	2b22      	cmp	r3, #34	; 0x22
 8002ca6:	d112      	bne.n	8002cce <at_parse_line+0x406>
                quote_count++;
 8002ca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002caa:	3301      	adds	r3, #1
 8002cac:	633b      	str	r3, [r7, #48]	; 0x30
                if (quote_count == 3) {
 8002cae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cb0:	2b03      	cmp	r3, #3
 8002cb2:	d103      	bne.n	8002cbc <at_parse_line+0x3f4>
                    num_start = p + 1;
 8002cb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cb6:	3301      	adds	r3, #1
 8002cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002cba:	e008      	b.n	8002cce <at_parse_line+0x406>
                } else if (quote_count == 4 && num_start) {
 8002cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cbe:	2b04      	cmp	r3, #4
 8002cc0:	d105      	bne.n	8002cce <at_parse_line+0x406>
 8002cc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d002      	beq.n	8002cce <at_parse_line+0x406>
                    num_end = p;
 8002cc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cca:	62bb      	str	r3, [r7, #40]	; 0x28
                    break;
 8002ccc:	e006      	b.n	8002cdc <at_parse_line+0x414>
                }
            }
            p++;
 8002cce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cd0:	3301      	adds	r3, #1
 8002cd2:	637b      	str	r3, [r7, #52]	; 0x34
        while (*p) {
 8002cd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d1e1      	bne.n	8002ca0 <at_parse_line+0x3d8>
        }
        
        if (num_start && num_end) {
 8002cdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d018      	beq.n	8002d14 <at_parse_line+0x44c>
 8002ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d015      	beq.n	8002d14 <at_parse_line+0x44c>
            size_t len = num_end - num_start;
 8002ce8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002cea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	627b      	str	r3, [r7, #36]	; 0x24
            if (len >= sizeof(out->text)) len = sizeof(out->text) - 1;
 8002cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf2:	2b3f      	cmp	r3, #63	; 0x3f
 8002cf4:	d901      	bls.n	8002cfa <at_parse_line+0x432>
 8002cf6:	233f      	movs	r3, #63	; 0x3f
 8002cf8:	627b      	str	r3, [r7, #36]	; 0x24
            memcpy(out->text, num_start, len);
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	3310      	adds	r3, #16
 8002cfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d00:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002d02:	4618      	mov	r0, r3
 8002d04:	f000 f868 	bl	8002dd8 <memcpy>
            out->text[len] = '\0';
 8002d08:	683a      	ldr	r2, [r7, #0]
 8002d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d0c:	4413      	add	r3, r2
 8002d0e:	3310      	adds	r3, #16
 8002d10:	2200      	movs	r2, #0
 8002d12:	701a      	strb	r2, [r3, #0]
        }
        out->type = URC_CMGR;
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	2209      	movs	r2, #9
 8002d18:	701a      	strb	r2, [r3, #0]
        return true;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e029      	b.n	8002d72 <at_parse_line+0x4aa>
    }

    if (n >= 6 && strncmp(line, "+CMGS:", 6) == 0) {
 8002d1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d20:	2b05      	cmp	r3, #5
 8002d22:	d925      	bls.n	8002d70 <at_parse_line+0x4a8>
 8002d24:	2206      	movs	r2, #6
 8002d26:	4917      	ldr	r1, [pc, #92]	; (8002d84 <at_parse_line+0x4bc>)
 8002d28:	6878      	ldr	r0, [r7, #4]
 8002d2a:	f000 f876 	bl	8002e1a <strncmp>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d11d      	bne.n	8002d70 <at_parse_line+0x4a8>
        const char *p = line + 6;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	3306      	adds	r3, #6
 8002d38:	623b      	str	r3, [r7, #32]
        while (*p == ':' || *p == ' ' || *p == '\t') p++;
 8002d3a:	e002      	b.n	8002d42 <at_parse_line+0x47a>
 8002d3c:	6a3b      	ldr	r3, [r7, #32]
 8002d3e:	3301      	adds	r3, #1
 8002d40:	623b      	str	r3, [r7, #32]
 8002d42:	6a3b      	ldr	r3, [r7, #32]
 8002d44:	781b      	ldrb	r3, [r3, #0]
 8002d46:	2b3a      	cmp	r3, #58	; 0x3a
 8002d48:	d0f8      	beq.n	8002d3c <at_parse_line+0x474>
 8002d4a:	6a3b      	ldr	r3, [r7, #32]
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	2b20      	cmp	r3, #32
 8002d50:	d0f4      	beq.n	8002d3c <at_parse_line+0x474>
 8002d52:	6a3b      	ldr	r3, [r7, #32]
 8002d54:	781b      	ldrb	r3, [r3, #0]
 8002d56:	2b09      	cmp	r3, #9
 8002d58:	d0f0      	beq.n	8002d3c <at_parse_line+0x474>
        out->v1 = parse_int(p);
 8002d5a:	6a38      	ldr	r0, [r7, #32]
 8002d5c:	f7ff fda8 	bl	80028b0 <parse_int>
 8002d60:	4602      	mov	r2, r0
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	605a      	str	r2, [r3, #4]
        out->type = URC_CMGS;
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	220a      	movs	r2, #10
 8002d6a:	701a      	strb	r2, [r3, #0]
        return true;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e000      	b.n	8002d72 <at_parse_line+0x4aa>
    }

    
    return false;
 8002d70:	2300      	movs	r3, #0
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3750      	adds	r7, #80	; 0x50
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	bf00      	nop
 8002d7c:	080032dc 	.word	0x080032dc
 8002d80:	080032e4 	.word	0x080032e4
 8002d84:	080032ec 	.word	0x080032ec

08002d88 <atoi>:
 8002d88:	220a      	movs	r2, #10
 8002d8a:	2100      	movs	r1, #0
 8002d8c:	f000 b8ec 	b.w	8002f68 <strtol>

08002d90 <__libc_init_array>:
 8002d90:	b570      	push	{r4, r5, r6, lr}
 8002d92:	2500      	movs	r5, #0
 8002d94:	4e0c      	ldr	r6, [pc, #48]	; (8002dc8 <__libc_init_array+0x38>)
 8002d96:	4c0d      	ldr	r4, [pc, #52]	; (8002dcc <__libc_init_array+0x3c>)
 8002d98:	1ba4      	subs	r4, r4, r6
 8002d9a:	10a4      	asrs	r4, r4, #2
 8002d9c:	42a5      	cmp	r5, r4
 8002d9e:	d109      	bne.n	8002db4 <__libc_init_array+0x24>
 8002da0:	f000 f91a 	bl	8002fd8 <_init>
 8002da4:	2500      	movs	r5, #0
 8002da6:	4e0a      	ldr	r6, [pc, #40]	; (8002dd0 <__libc_init_array+0x40>)
 8002da8:	4c0a      	ldr	r4, [pc, #40]	; (8002dd4 <__libc_init_array+0x44>)
 8002daa:	1ba4      	subs	r4, r4, r6
 8002dac:	10a4      	asrs	r4, r4, #2
 8002dae:	42a5      	cmp	r5, r4
 8002db0:	d105      	bne.n	8002dbe <__libc_init_array+0x2e>
 8002db2:	bd70      	pop	{r4, r5, r6, pc}
 8002db4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002db8:	4798      	blx	r3
 8002dba:	3501      	adds	r5, #1
 8002dbc:	e7ee      	b.n	8002d9c <__libc_init_array+0xc>
 8002dbe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002dc2:	4798      	blx	r3
 8002dc4:	3501      	adds	r5, #1
 8002dc6:	e7f2      	b.n	8002dae <__libc_init_array+0x1e>
 8002dc8:	08003400 	.word	0x08003400
 8002dcc:	08003400 	.word	0x08003400
 8002dd0:	08003400 	.word	0x08003400
 8002dd4:	08003404 	.word	0x08003404

08002dd8 <memcpy>:
 8002dd8:	b510      	push	{r4, lr}
 8002dda:	1e43      	subs	r3, r0, #1
 8002ddc:	440a      	add	r2, r1
 8002dde:	4291      	cmp	r1, r2
 8002de0:	d100      	bne.n	8002de4 <memcpy+0xc>
 8002de2:	bd10      	pop	{r4, pc}
 8002de4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002de8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002dec:	e7f7      	b.n	8002dde <memcpy+0x6>

08002dee <memset>:
 8002dee:	4603      	mov	r3, r0
 8002df0:	4402      	add	r2, r0
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d100      	bne.n	8002df8 <memset+0xa>
 8002df6:	4770      	bx	lr
 8002df8:	f803 1b01 	strb.w	r1, [r3], #1
 8002dfc:	e7f9      	b.n	8002df2 <memset+0x4>

08002dfe <strchr>:
 8002dfe:	b2c9      	uxtb	r1, r1
 8002e00:	4603      	mov	r3, r0
 8002e02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002e06:	b11a      	cbz	r2, 8002e10 <strchr+0x12>
 8002e08:	4291      	cmp	r1, r2
 8002e0a:	d1f9      	bne.n	8002e00 <strchr+0x2>
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	4770      	bx	lr
 8002e10:	2900      	cmp	r1, #0
 8002e12:	bf0c      	ite	eq
 8002e14:	4618      	moveq	r0, r3
 8002e16:	2000      	movne	r0, #0
 8002e18:	4770      	bx	lr

08002e1a <strncmp>:
 8002e1a:	b510      	push	{r4, lr}
 8002e1c:	b16a      	cbz	r2, 8002e3a <strncmp+0x20>
 8002e1e:	3901      	subs	r1, #1
 8002e20:	1884      	adds	r4, r0, r2
 8002e22:	f810 3b01 	ldrb.w	r3, [r0], #1
 8002e26:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d103      	bne.n	8002e36 <strncmp+0x1c>
 8002e2e:	42a0      	cmp	r0, r4
 8002e30:	d001      	beq.n	8002e36 <strncmp+0x1c>
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d1f5      	bne.n	8002e22 <strncmp+0x8>
 8002e36:	1a98      	subs	r0, r3, r2
 8002e38:	bd10      	pop	{r4, pc}
 8002e3a:	4610      	mov	r0, r2
 8002e3c:	bd10      	pop	{r4, pc}

08002e3e <strncpy>:
 8002e3e:	b570      	push	{r4, r5, r6, lr}
 8002e40:	4604      	mov	r4, r0
 8002e42:	b902      	cbnz	r2, 8002e46 <strncpy+0x8>
 8002e44:	bd70      	pop	{r4, r5, r6, pc}
 8002e46:	4623      	mov	r3, r4
 8002e48:	f811 5b01 	ldrb.w	r5, [r1], #1
 8002e4c:	1e56      	subs	r6, r2, #1
 8002e4e:	f803 5b01 	strb.w	r5, [r3], #1
 8002e52:	b91d      	cbnz	r5, 8002e5c <strncpy+0x1e>
 8002e54:	4414      	add	r4, r2
 8002e56:	42a3      	cmp	r3, r4
 8002e58:	d103      	bne.n	8002e62 <strncpy+0x24>
 8002e5a:	bd70      	pop	{r4, r5, r6, pc}
 8002e5c:	461c      	mov	r4, r3
 8002e5e:	4632      	mov	r2, r6
 8002e60:	e7ef      	b.n	8002e42 <strncpy+0x4>
 8002e62:	f803 5b01 	strb.w	r5, [r3], #1
 8002e66:	e7f6      	b.n	8002e56 <strncpy+0x18>

08002e68 <_strtol_l.isra.0>:
 8002e68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e6c:	4680      	mov	r8, r0
 8002e6e:	4689      	mov	r9, r1
 8002e70:	4692      	mov	sl, r2
 8002e72:	461f      	mov	r7, r3
 8002e74:	468b      	mov	fp, r1
 8002e76:	465d      	mov	r5, fp
 8002e78:	980a      	ldr	r0, [sp, #40]	; 0x28
 8002e7a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002e7e:	f000 f889 	bl	8002f94 <__locale_ctype_ptr_l>
 8002e82:	4420      	add	r0, r4
 8002e84:	7846      	ldrb	r6, [r0, #1]
 8002e86:	f016 0608 	ands.w	r6, r6, #8
 8002e8a:	d10b      	bne.n	8002ea4 <_strtol_l.isra.0+0x3c>
 8002e8c:	2c2d      	cmp	r4, #45	; 0x2d
 8002e8e:	d10b      	bne.n	8002ea8 <_strtol_l.isra.0+0x40>
 8002e90:	2601      	movs	r6, #1
 8002e92:	782c      	ldrb	r4, [r5, #0]
 8002e94:	f10b 0502 	add.w	r5, fp, #2
 8002e98:	b167      	cbz	r7, 8002eb4 <_strtol_l.isra.0+0x4c>
 8002e9a:	2f10      	cmp	r7, #16
 8002e9c:	d114      	bne.n	8002ec8 <_strtol_l.isra.0+0x60>
 8002e9e:	2c30      	cmp	r4, #48	; 0x30
 8002ea0:	d00a      	beq.n	8002eb8 <_strtol_l.isra.0+0x50>
 8002ea2:	e011      	b.n	8002ec8 <_strtol_l.isra.0+0x60>
 8002ea4:	46ab      	mov	fp, r5
 8002ea6:	e7e6      	b.n	8002e76 <_strtol_l.isra.0+0xe>
 8002ea8:	2c2b      	cmp	r4, #43	; 0x2b
 8002eaa:	bf04      	itt	eq
 8002eac:	782c      	ldrbeq	r4, [r5, #0]
 8002eae:	f10b 0502 	addeq.w	r5, fp, #2
 8002eb2:	e7f1      	b.n	8002e98 <_strtol_l.isra.0+0x30>
 8002eb4:	2c30      	cmp	r4, #48	; 0x30
 8002eb6:	d127      	bne.n	8002f08 <_strtol_l.isra.0+0xa0>
 8002eb8:	782b      	ldrb	r3, [r5, #0]
 8002eba:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8002ebe:	2b58      	cmp	r3, #88	; 0x58
 8002ec0:	d14b      	bne.n	8002f5a <_strtol_l.isra.0+0xf2>
 8002ec2:	2710      	movs	r7, #16
 8002ec4:	786c      	ldrb	r4, [r5, #1]
 8002ec6:	3502      	adds	r5, #2
 8002ec8:	2e00      	cmp	r6, #0
 8002eca:	bf0c      	ite	eq
 8002ecc:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8002ed0:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	fbb1 fef7 	udiv	lr, r1, r7
 8002eda:	4610      	mov	r0, r2
 8002edc:	fb07 1c1e 	mls	ip, r7, lr, r1
 8002ee0:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8002ee4:	2b09      	cmp	r3, #9
 8002ee6:	d811      	bhi.n	8002f0c <_strtol_l.isra.0+0xa4>
 8002ee8:	461c      	mov	r4, r3
 8002eea:	42a7      	cmp	r7, r4
 8002eec:	dd1d      	ble.n	8002f2a <_strtol_l.isra.0+0xc2>
 8002eee:	1c53      	adds	r3, r2, #1
 8002ef0:	d007      	beq.n	8002f02 <_strtol_l.isra.0+0x9a>
 8002ef2:	4586      	cmp	lr, r0
 8002ef4:	d316      	bcc.n	8002f24 <_strtol_l.isra.0+0xbc>
 8002ef6:	d101      	bne.n	8002efc <_strtol_l.isra.0+0x94>
 8002ef8:	45a4      	cmp	ip, r4
 8002efa:	db13      	blt.n	8002f24 <_strtol_l.isra.0+0xbc>
 8002efc:	2201      	movs	r2, #1
 8002efe:	fb00 4007 	mla	r0, r0, r7, r4
 8002f02:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002f06:	e7eb      	b.n	8002ee0 <_strtol_l.isra.0+0x78>
 8002f08:	270a      	movs	r7, #10
 8002f0a:	e7dd      	b.n	8002ec8 <_strtol_l.isra.0+0x60>
 8002f0c:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8002f10:	2b19      	cmp	r3, #25
 8002f12:	d801      	bhi.n	8002f18 <_strtol_l.isra.0+0xb0>
 8002f14:	3c37      	subs	r4, #55	; 0x37
 8002f16:	e7e8      	b.n	8002eea <_strtol_l.isra.0+0x82>
 8002f18:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8002f1c:	2b19      	cmp	r3, #25
 8002f1e:	d804      	bhi.n	8002f2a <_strtol_l.isra.0+0xc2>
 8002f20:	3c57      	subs	r4, #87	; 0x57
 8002f22:	e7e2      	b.n	8002eea <_strtol_l.isra.0+0x82>
 8002f24:	f04f 32ff 	mov.w	r2, #4294967295
 8002f28:	e7eb      	b.n	8002f02 <_strtol_l.isra.0+0x9a>
 8002f2a:	1c53      	adds	r3, r2, #1
 8002f2c:	d108      	bne.n	8002f40 <_strtol_l.isra.0+0xd8>
 8002f2e:	2322      	movs	r3, #34	; 0x22
 8002f30:	4608      	mov	r0, r1
 8002f32:	f8c8 3000 	str.w	r3, [r8]
 8002f36:	f1ba 0f00 	cmp.w	sl, #0
 8002f3a:	d107      	bne.n	8002f4c <_strtol_l.isra.0+0xe4>
 8002f3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f40:	b106      	cbz	r6, 8002f44 <_strtol_l.isra.0+0xdc>
 8002f42:	4240      	negs	r0, r0
 8002f44:	f1ba 0f00 	cmp.w	sl, #0
 8002f48:	d00c      	beq.n	8002f64 <_strtol_l.isra.0+0xfc>
 8002f4a:	b122      	cbz	r2, 8002f56 <_strtol_l.isra.0+0xee>
 8002f4c:	3d01      	subs	r5, #1
 8002f4e:	f8ca 5000 	str.w	r5, [sl]
 8002f52:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f56:	464d      	mov	r5, r9
 8002f58:	e7f9      	b.n	8002f4e <_strtol_l.isra.0+0xe6>
 8002f5a:	2430      	movs	r4, #48	; 0x30
 8002f5c:	2f00      	cmp	r7, #0
 8002f5e:	d1b3      	bne.n	8002ec8 <_strtol_l.isra.0+0x60>
 8002f60:	2708      	movs	r7, #8
 8002f62:	e7b1      	b.n	8002ec8 <_strtol_l.isra.0+0x60>
 8002f64:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002f68 <strtol>:
 8002f68:	4b08      	ldr	r3, [pc, #32]	; (8002f8c <strtol+0x24>)
 8002f6a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002f6c:	681c      	ldr	r4, [r3, #0]
 8002f6e:	4d08      	ldr	r5, [pc, #32]	; (8002f90 <strtol+0x28>)
 8002f70:	6a23      	ldr	r3, [r4, #32]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	bf08      	it	eq
 8002f76:	462b      	moveq	r3, r5
 8002f78:	9300      	str	r3, [sp, #0]
 8002f7a:	4613      	mov	r3, r2
 8002f7c:	460a      	mov	r2, r1
 8002f7e:	4601      	mov	r1, r0
 8002f80:	4620      	mov	r0, r4
 8002f82:	f7ff ff71 	bl	8002e68 <_strtol_l.isra.0>
 8002f86:	b003      	add	sp, #12
 8002f88:	bd30      	pop	{r4, r5, pc}
 8002f8a:	bf00      	nop
 8002f8c:	20000028 	.word	0x20000028
 8002f90:	2000011c 	.word	0x2000011c

08002f94 <__locale_ctype_ptr_l>:
 8002f94:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8002f98:	4770      	bx	lr

08002f9a <__ascii_mbtowc>:
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	b901      	cbnz	r1, 8002fa0 <__ascii_mbtowc+0x6>
 8002f9e:	a901      	add	r1, sp, #4
 8002fa0:	b142      	cbz	r2, 8002fb4 <__ascii_mbtowc+0x1a>
 8002fa2:	b14b      	cbz	r3, 8002fb8 <__ascii_mbtowc+0x1e>
 8002fa4:	7813      	ldrb	r3, [r2, #0]
 8002fa6:	600b      	str	r3, [r1, #0]
 8002fa8:	7812      	ldrb	r2, [r2, #0]
 8002faa:	1c10      	adds	r0, r2, #0
 8002fac:	bf18      	it	ne
 8002fae:	2001      	movne	r0, #1
 8002fb0:	b002      	add	sp, #8
 8002fb2:	4770      	bx	lr
 8002fb4:	4610      	mov	r0, r2
 8002fb6:	e7fb      	b.n	8002fb0 <__ascii_mbtowc+0x16>
 8002fb8:	f06f 0001 	mvn.w	r0, #1
 8002fbc:	e7f8      	b.n	8002fb0 <__ascii_mbtowc+0x16>

08002fbe <__ascii_wctomb>:
 8002fbe:	b149      	cbz	r1, 8002fd4 <__ascii_wctomb+0x16>
 8002fc0:	2aff      	cmp	r2, #255	; 0xff
 8002fc2:	bf8b      	itete	hi
 8002fc4:	238a      	movhi	r3, #138	; 0x8a
 8002fc6:	700a      	strbls	r2, [r1, #0]
 8002fc8:	6003      	strhi	r3, [r0, #0]
 8002fca:	2001      	movls	r0, #1
 8002fcc:	bf88      	it	hi
 8002fce:	f04f 30ff 	movhi.w	r0, #4294967295
 8002fd2:	4770      	bx	lr
 8002fd4:	4608      	mov	r0, r1
 8002fd6:	4770      	bx	lr

08002fd8 <_init>:
 8002fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fda:	bf00      	nop
 8002fdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fde:	bc08      	pop	{r3}
 8002fe0:	469e      	mov	lr, r3
 8002fe2:	4770      	bx	lr

08002fe4 <_fini>:
 8002fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fe6:	bf00      	nop
 8002fe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fea:	bc08      	pop	{r3}
 8002fec:	469e      	mov	lr, r3
 8002fee:	4770      	bx	lr
