Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version M-2017.03-SP2-5_Full64; Runtime version M-2017.03-SP2-5_Full64;  Nov 20 14:30 2018
[ DRIVER ] ----- Reset Started -----
tbench_top.u_sdram32 : at time     10212 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     10392 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     10572 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     10752 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     10932 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     11112 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     11292 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     11472 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     11652 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     11832 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     12012 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     12192 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     12372 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     12552 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     12732 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     12912 ns LMR  : Load Mode Register
tbench_top.u_sdram32 :                             CAS Latency      = 3
tbench_top.u_sdram32 :                             Burst Length     = 8
tbench_top.u_sdram32 :                             Burst Type       = Sequential
tbench_top.u_sdram32 :                             Write Burst Mode = Programmed Burst Length
[ DRIVER ] ----- Reset Ended   -----
-------------------------------------- 
 Case-1: Single Write/Read Case        
-------------------------------------- 
Write Address: 00040000, Burst Size:   4
Status: Burst-No:           0  Write Address: 0010000  WriteData: 12153524 
Status: Burst-No:           1  Write Address: 0010001  WriteData: c0895e81 
Status: Burst-No:           2  Write Address: 0010002  WriteData: 8484d609 
Status: Burst-No:           3  Write Address: 0010003  WriteData: b1f05663 
tbench_top.u_sdram32 : at time     14292 ns ACT  : Bank = 0 Row =   64
tbench_top.u_sdram32 : at time     14372 ns WRITE: Bank = 0 Row =   64, Col =   0, Data = 12153524
tbench_top.u_sdram32 : at time     14392 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     14412 ns WRITE: Bank = 0 Row =   64, Col =   1, Data = c0895e81
tbench_top.u_sdram32 : at time     14432 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     14452 ns WRITE: Bank = 0 Row =   64, Col =   2, Data = 8484d609
tbench_top.u_sdram32 : at time     14472 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     14492 ns WRITE: Bank = 0 Row =   64, Col =   3, Data = b1f05663
tbench_top.u_sdram32 : at time     14512 ns BST  : Burst Terminate
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time     15352 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     15378 ns READ : Bank = 0 Row =   64, Col =   0, Data = 12153524
READ STATUS: Burst-No:           0 Addr: 0010000 Rxd: 12153524
tbench_top.u_sdram32 : at time     15592 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     15618 ns READ : Bank = 0 Row =   64, Col =   1, Data = c0895e81
READ STATUS: Burst-No:           1 Addr: 0010001 Rxd: c0895e81
tbench_top.u_sdram32 : at time     15832 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     15858 ns READ : Bank = 0 Row =   64, Col =   2, Data = 8484d609
READ STATUS: Burst-No:           2 Addr: 0010002 Rxd: 8484d609
tbench_top.u_sdram32 : at time     16072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     16098 ns READ : Bank = 0 Row =   64, Col =   3, Data = b1f05663
READ STATUS: Burst-No:           3 Addr: 0010003 Rxd: b1f05663
[ MONITOR ] ----- Burst Read -----
-------------------------------------- 
 Case-2: Repeat same transfer once again 
----------------------------------------
Write Address: 00040000, Burst Size:   4
Status: Burst-No:           0  Write Address: 0010000  WriteData: 06b97b0d 
Status: Burst-No:           1  Write Address: 0010001  WriteData: 46df998d 
Status: Burst-No:           2  Write Address: 0010002  WriteData: b2c28465 
Status: Burst-No:           3  Write Address: 0010003  WriteData: 89375212 
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time     16312 ns WRITE: Bank = 0 Row =   64, Col =   0, Data = 06b97b0d
tbench_top.u_sdram32 : at time     16332 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     16352 ns WRITE: Bank = 0 Row =   64, Col =   1, Data = 46df998d
tbench_top.u_sdram32 : at time     16372 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     16392 ns WRITE: Bank = 0 Row =   64, Col =   2, Data = b2c28465
tbench_top.u_sdram32 : at time     16412 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     16432 ns WRITE: Bank = 0 Row =   64, Col =   3, Data = 89375212
tbench_top.u_sdram32 : at time     16452 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     16492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     16518 ns READ : Bank = 0 Row =   64, Col =   0, Data = 06b97b0d
READ STATUS: Burst-No:           0 Addr: 0010000 Rxd: 06b97b0d
tbench_top.u_sdram32 : at time     16732 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     16758 ns READ : Bank = 0 Row =   64, Col =   1, Data = 46df998d
READ STATUS: Burst-No:           1 Addr: 0010001 Rxd: 46df998d
tbench_top.u_sdram32 : at time     16972 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     16998 ns READ : Bank = 0 Row =   64, Col =   2, Data = b2c28465
READ STATUS: Burst-No:           2 Addr: 0010002 Rxd: b2c28465
tbench_top.u_sdram32 : at time     17212 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     17238 ns READ : Bank = 0 Row =   64, Col =   3, Data = 89375212
READ STATUS: Burst-No:           3 Addr: 0010003 Rxd: 89375212
[ MONITOR ] ----- Burst Read -----
Write Address: 00400000, Burst Size:   5
Status: Burst-No:           0  Write Address: 0100000  WriteData: 00f3e301 
Status: Burst-No:           1  Write Address: 0100001  WriteData: 06d7cd0d 
Status: Burst-No:           2  Write Address: 0100002  WriteData: 3b23f176 
Status: Burst-No:           3  Write Address: 0100003  WriteData: 1e8dcd3d 
Status: Burst-No:           4  Write Address: 0100004  WriteData: 76d457ed 
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time     17532 ns ACT  : Bank = 0 Row = 1024
tbench_top.u_sdram32 : at time     17612 ns WRITE: Bank = 0 Row = 1024, Col =   0, Data = 00f3e301
tbench_top.u_sdram32 : at time     17632 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     17652 ns WRITE: Bank = 0 Row = 1024, Col =   1, Data = 06d7cd0d
tbench_top.u_sdram32 : at time     17672 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     17692 ns WRITE: Bank = 0 Row = 1024, Col =   2, Data = 3b23f176
tbench_top.u_sdram32 : at time     17712 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     17732 ns WRITE: Bank = 0 Row = 1024, Col =   3, Data = 1e8dcd3d
tbench_top.u_sdram32 : at time     17752 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     17772 ns WRITE: Bank = 0 Row = 1024, Col =   4, Data = 76d457ed
tbench_top.u_sdram32 : at time     17792 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     17832 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     17858 ns READ : Bank = 0 Row = 1024, Col =   0, Data = 00f3e301
READ STATUS: Burst-No:           0 Addr: 0100000 Rxd: 00f3e301
tbench_top.u_sdram32 : at time     18072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     18098 ns READ : Bank = 0 Row = 1024, Col =   1, Data = 06d7cd0d
READ STATUS: Burst-No:           1 Addr: 0100001 Rxd: 06d7cd0d
tbench_top.u_sdram32 : at time     18312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     18338 ns READ : Bank = 0 Row = 1024, Col =   2, Data = 3b23f176
READ STATUS: Burst-No:           2 Addr: 0100002 Rxd: 3b23f176
tbench_top.u_sdram32 : at time     18552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     18578 ns READ : Bank = 0 Row = 1024, Col =   3, Data = 1e8dcd3d
READ STATUS: Burst-No:           3 Addr: 0100003 Rxd: 1e8dcd3d
tbench_top.u_sdram32 : at time     18792 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     18818 ns READ : Bank = 0 Row = 1024, Col =   4, Data = 76d457ed
READ STATUS: Burst-No:           4 Addr: 0100004 Rxd: 76d457ed
[ MONITOR ] ----- Burst Read -----
----------------------------------------
 Case-3 Create a Page Cross Over        
----------------------------------------
Write Address: 00000ff0, Burst Size:   8
Status: Burst-No:           0  Write Address: 00003fc  WriteData: 462df78c 
Status: Burst-No:           1  Write Address: 00003fd  WriteData: 7cfde9f9 
Status: Burst-No:           2  Write Address: 00003fe  WriteData: e33724c6 
Status: Burst-No:           3  Write Address: 00003ff  WriteData: e2f784c5 
Status: Burst-No:           4  Write Address: 0000400  WriteData: d513d2aa 
tbench_top.u_sdram32 : at time     19112 ns ACT  : Bank = 3 Row =    0
tbench_top.u_sdram32 : at time     19192 ns WRITE: Bank = 3 Row =    0, Col = 252, Data = 462df78c
tbench_top.u_sdram32 : at time     19212 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     19252 ns WRITE: Bank = 3 Row =    0, Col = 253, Data = 7cfde9f9
Status: Burst-No:           5  Write Address: 0000401  WriteData: 72aff7e5 
tbench_top.u_sdram32 : at time     19272 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     19312 ns WRITE: Bank = 3 Row =    0, Col = 254, Data = e33724c6
Status: Burst-No:           6  Write Address: 0000402  WriteData: bbd27277 
tbench_top.u_sdram32 : at time     19332 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     19372 ns WRITE: Bank = 3 Row =    0, Col = 255, Data = e2f784c5
Status: Burst-No:           7  Write Address: 0000403  WriteData: 8932d612 
Write Address: 00010ff4, Burst Size:  15
tbench_top.u_sdram32 : at time     19392 ns BST  : Burst Terminate
Status: Burst-No:           0  Write Address: 00043fd  WriteData: 47ecdb8f 
tbench_top.u_sdram32 : at time     19512 ns ACT  : Bank = 0 Row =    1
tbench_top.u_sdram32 : at time     19592 ns WRITE: Bank = 0 Row =    1, Col =   0, Data = d513d2aa
tbench_top.u_sdram32 : at time     19612 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     19632 ns WRITE: Bank = 0 Row =    1, Col =   1, Data = 72aff7e5
tbench_top.u_sdram32 : at time     19652 ns BST  : Burst Terminate
Status: Burst-No:           1  Write Address: 00043fe  WriteData: 793069f2 
tbench_top.u_sdram32 : at time     19672 ns WRITE: Bank = 0 Row =    1, Col =   2, Data = bbd27277
tbench_top.u_sdram32 : at time     19692 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 00043ff  WriteData: e77696ce 
tbench_top.u_sdram32 : at time     19712 ns WRITE: Bank = 0 Row =    1, Col =   3, Data = 8932d612
tbench_top.u_sdram32 : at time     19732 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 0004400  WriteData: f4007ae8 
Status: Burst-No:           4  Write Address: 0004401  WriteData: e2ca4ec5 
tbench_top.u_sdram32 : at time     19852 ns ACT  : Bank = 3 Row =   16
tbench_top.u_sdram32 : at time     19932 ns WRITE: Bank = 3 Row =   16, Col = 253, Data = 47ecdb8f
tbench_top.u_sdram32 : at time     19952 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     19992 ns WRITE: Bank = 3 Row =   16, Col = 254, Data = 793069f2
Status: Burst-No:           5  Write Address: 0004402  WriteData: 2e58495c 
tbench_top.u_sdram32 : at time     20012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     20052 ns WRITE: Bank = 3 Row =   16, Col = 255, Data = e77696ce
Status: Burst-No:           6  Write Address: 0004403  WriteData: de8e28bd 
tbench_top.u_sdram32 : at time     20072 ns BST  : Burst Terminate
Status: Burst-No:           7  Write Address: 0004404  WriteData: 96ab582d 
tbench_top.u_sdram32 : at time     20192 ns ACT  : Bank = 0 Row =   17
tbench_top.u_sdram32 : at time     20272 ns WRITE: Bank = 0 Row =   17, Col =   0, Data = f4007ae8
tbench_top.u_sdram32 : at time     20292 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     20312 ns WRITE: Bank = 0 Row =   17, Col =   1, Data = e2ca4ec5
tbench_top.u_sdram32 : at time     20332 ns BST  : Burst Terminate
Status: Burst-No:           8  Write Address: 0004405  WriteData: b2a72665 
tbench_top.u_sdram32 : at time     20352 ns WRITE: Bank = 0 Row =   17, Col =   2, Data = 2e58495c
tbench_top.u_sdram32 : at time     20372 ns BST  : Burst Terminate
Status: Burst-No:           9  Write Address: 0004406  WriteData: b1ef6263 
tbench_top.u_sdram32 : at time     20392 ns WRITE: Bank = 0 Row =   17, Col =   3, Data = de8e28bd
tbench_top.u_sdram32 : at time     20412 ns BST  : Burst Terminate
Status: Burst-No:          10  Write Address: 0004407  WriteData: 0573870a 
tbench_top.u_sdram32 : at time     20432 ns WRITE: Bank = 0 Row =   17, Col =   4, Data = 96ab582d
tbench_top.u_sdram32 : at time     20452 ns BST  : Burst Terminate
Status: Burst-No:          11  Write Address: 0004408  WriteData: c03b2280 
tbench_top.u_sdram32 : at time     20472 ns WRITE: Bank = 0 Row =   17, Col =   5, Data = b2a72665
tbench_top.u_sdram32 : at time     20492 ns BST  : Burst Terminate
Status: Burst-No:          12  Write Address: 0004409  WriteData: 10642120 
tbench_top.u_sdram32 : at time     20512 ns WRITE: Bank = 0 Row =   17, Col =   6, Data = b1ef6263
tbench_top.u_sdram32 : at time     20532 ns BST  : Burst Terminate
Status: Burst-No:          13  Write Address: 000440a  WriteData: 557845aa 
tbench_top.u_sdram32 : at time     20552 ns WRITE: Bank = 0 Row =   17, Col =   7, Data = 0573870a
tbench_top.u_sdram32 : at time     20572 ns BST  : Burst Terminate
Status: Burst-No:          14  Write Address: 000440b  WriteData: cecccc9d 
Write Address: 00020ff8, Burst Size:  15
tbench_top.u_sdram32 : at time     20592 ns WRITE: Bank = 0 Row =   17, Col =   8, Data = c03b2280
tbench_top.u_sdram32 : at time     20612 ns BST  : Burst Terminate
Status: Burst-No:           0  Write Address: 00083fe  WriteData: cb203e96 
tbench_top.u_sdram32 : at time     20632 ns WRITE: Bank = 0 Row =   17, Col =   9, Data = 10642120
tbench_top.u_sdram32 : at time     20652 ns BST  : Burst Terminate
Status: Burst-No:           1  Write Address: 00083ff  WriteData: 8983b813 
tbench_top.u_sdram32 : at time     20672 ns WRITE: Bank = 0 Row =   17, Col =  10, Data = 557845aa
tbench_top.u_sdram32 : at time     20692 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 0008400  WriteData: 86bc380d 
tbench_top.u_sdram32 : at time     20712 ns WRITE: Bank = 0 Row =   17, Col =  11, Data = cecccc9d
tbench_top.u_sdram32 : at time     20732 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 0008401  WriteData: a9a7d653 
Status: Burst-No:           4  Write Address: 0008402  WriteData: 359fdd6b 
tbench_top.u_sdram32 : at time     20852 ns ACT  : Bank = 3 Row =   32
tbench_top.u_sdram32 : at time     20932 ns WRITE: Bank = 3 Row =   32, Col = 254, Data = cb203e96
tbench_top.u_sdram32 : at time     20952 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     20992 ns WRITE: Bank = 3 Row =   32, Col = 255, Data = 8983b813
Status: Burst-No:           5  Write Address: 0008403  WriteData: eaa62ad5 
tbench_top.u_sdram32 : at time     21012 ns BST  : Burst Terminate
Status: Burst-No:           6  Write Address: 0008404  WriteData: 81174a02 
tbench_top.u_sdram32 : at time     21132 ns ACT  : Bank = 0 Row =   33
tbench_top.u_sdram32 : at time     21212 ns WRITE: Bank = 0 Row =   33, Col =   0, Data = 86bc380d
tbench_top.u_sdram32 : at time     21232 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     21252 ns WRITE: Bank = 0 Row =   33, Col =   1, Data = a9a7d653
tbench_top.u_sdram32 : at time     21272 ns BST  : Burst Terminate
Status: Burst-No:           7  Write Address: 0008405  WriteData: d7563eae 
tbench_top.u_sdram32 : at time     21292 ns WRITE: Bank = 0 Row =   33, Col =   2, Data = 359fdd6b
tbench_top.u_sdram32 : at time     21312 ns BST  : Burst Terminate
Status: Burst-No:           8  Write Address: 0008406  WriteData: 0effe91d 
tbench_top.u_sdram32 : at time     21332 ns WRITE: Bank = 0 Row =   33, Col =   3, Data = eaa62ad5
tbench_top.u_sdram32 : at time     21352 ns BST  : Burst Terminate
Status: Burst-No:           9  Write Address: 0008407  WriteData: e7c572cf 
tbench_top.u_sdram32 : at time     21372 ns WRITE: Bank = 0 Row =   33, Col =   4, Data = 81174a02
tbench_top.u_sdram32 : at time     21392 ns BST  : Burst Terminate
Status: Burst-No:          10  Write Address: 0008408  WriteData: 11844923 
tbench_top.u_sdram32 : at time     21412 ns WRITE: Bank = 0 Row =   33, Col =   5, Data = d7563eae
tbench_top.u_sdram32 : at time     21432 ns BST  : Burst Terminate
Status: Burst-No:          11  Write Address: 0008409  WriteData: 0509650a 
tbench_top.u_sdram32 : at time     21452 ns WRITE: Bank = 0 Row =   33, Col =   6, Data = 0effe91d
tbench_top.u_sdram32 : at time     21472 ns BST  : Burst Terminate
Status: Burst-No:          12  Write Address: 000840a  WriteData: e5730aca 
tbench_top.u_sdram32 : at time     21492 ns WRITE: Bank = 0 Row =   33, Col =   7, Data = e7c572cf
tbench_top.u_sdram32 : at time     21512 ns BST  : Burst Terminate
Status: Burst-No:          13  Write Address: 000840b  WriteData: 9e314c3c 
tbench_top.u_sdram32 : at time     21532 ns WRITE: Bank = 0 Row =   33, Col =   8, Data = 11844923
tbench_top.u_sdram32 : at time     21552 ns BST  : Burst Terminate
Status: Burst-No:          14  Write Address: 000840c  WriteData: 7968bdf2 
Write Address: 00030ffc, Burst Size:  15
tbench_top.u_sdram32 : at time     21572 ns WRITE: Bank = 0 Row =   33, Col =   9, Data = 0509650a
tbench_top.u_sdram32 : at time     21592 ns BST  : Burst Terminate
Status: Burst-No:           0  Write Address: 000c3ff  WriteData: 452e618a 
tbench_top.u_sdram32 : at time     21612 ns WRITE: Bank = 0 Row =   33, Col =  10, Data = e5730aca
tbench_top.u_sdram32 : at time     21632 ns BST  : Burst Terminate
Status: Burst-No:           1  Write Address: 000c400  WriteData: 20c4b341 
tbench_top.u_sdram32 : at time     21652 ns WRITE: Bank = 0 Row =   33, Col =  11, Data = 9e314c3c
tbench_top.u_sdram32 : at time     21672 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 000c401  WriteData: ec4b34d8 
tbench_top.u_sdram32 : at time     21692 ns WRITE: Bank = 0 Row =   33, Col =  12, Data = 7968bdf2
tbench_top.u_sdram32 : at time     21712 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 000c402  WriteData: 3c20f378 
Status: Burst-No:           4  Write Address: 000c403  WriteData: c48a1289 
Status: Burst-No:           5  Write Address: 000c404  WriteData: 75c50deb 
tbench_top.u_sdram32 : at time     21832 ns ACT  : Bank = 3 Row =   48
tbench_top.u_sdram32 : at time     21912 ns WRITE: Bank = 3 Row =   48, Col = 255, Data = 452e618a
tbench_top.u_sdram32 : at time     21932 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     22052 ns ACT  : Bank = 0 Row =   49
tbench_top.u_sdram32 : at time     22132 ns WRITE: Bank = 0 Row =   49, Col =   0, Data = 20c4b341
tbench_top.u_sdram32 : at time     22152 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     22172 ns WRITE: Bank = 0 Row =   49, Col =   1, Data = ec4b34d8
tbench_top.u_sdram32 : at time     22192 ns BST  : Burst Terminate
Status: Burst-No:           6  Write Address: 000c405  WriteData: 5b0265b6 
tbench_top.u_sdram32 : at time     22212 ns WRITE: Bank = 0 Row =   49, Col =   2, Data = 3c20f378
tbench_top.u_sdram32 : at time     22232 ns BST  : Burst Terminate
Status: Burst-No:           7  Write Address: 000c406  WriteData: 634bf9c6 
tbench_top.u_sdram32 : at time     22252 ns WRITE: Bank = 0 Row =   49, Col =   3, Data = c48a1289
tbench_top.u_sdram32 : at time     22272 ns BST  : Burst Terminate
Status: Burst-No:           8  Write Address: 000c407  WriteData: 571513ae 
tbench_top.u_sdram32 : at time     22292 ns WRITE: Bank = 0 Row =   49, Col =   4, Data = 75c50deb
tbench_top.u_sdram32 : at time     22312 ns BST  : Burst Terminate
Status: Burst-No:           9  Write Address: 000c408  WriteData: de7502bc 
tbench_top.u_sdram32 : at time     22332 ns WRITE: Bank = 0 Row =   49, Col =   5, Data = 5b0265b6
tbench_top.u_sdram32 : at time     22352 ns BST  : Burst Terminate
Status: Burst-No:          10  Write Address: 000c409  WriteData: 150fdd2a 
tbench_top.u_sdram32 : at time     22372 ns WRITE: Bank = 0 Row =   49, Col =   6, Data = 634bf9c6
tbench_top.u_sdram32 : at time     22392 ns BST  : Burst Terminate
Status: Burst-No:          11  Write Address: 000c40a  WriteData: 85d79a0b 
tbench_top.u_sdram32 : at time     22412 ns WRITE: Bank = 0 Row =   49, Col =   7, Data = 571513ae
tbench_top.u_sdram32 : at time     22432 ns BST  : Burst Terminate
Status: Burst-No:          12  Write Address: 000c40b  WriteData: b897be71 
tbench_top.u_sdram32 : at time     22452 ns WRITE: Bank = 0 Row =   49, Col =   8, Data = de7502bc
tbench_top.u_sdram32 : at time     22472 ns BST  : Burst Terminate
Status: Burst-No:          13  Write Address: 000c40c  WriteData: 42f24185 
tbench_top.u_sdram32 : at time     22492 ns WRITE: Bank = 0 Row =   49, Col =   9, Data = 150fdd2a
tbench_top.u_sdram32 : at time     22512 ns BST  : Burst Terminate
Status: Burst-No:          14  Write Address: 000c40d  WriteData: 27f2554f 
Write Address: 00040fe0, Burst Size:  15
tbench_top.u_sdram32 : at time     22532 ns WRITE: Bank = 0 Row =   49, Col =  10, Data = 85d79a0b
tbench_top.u_sdram32 : at time     22552 ns BST  : Burst Terminate
Status: Burst-No:           0  Write Address: 00103f8  WriteData: 9dcc603b 
tbench_top.u_sdram32 : at time     22572 ns WRITE: Bank = 0 Row =   49, Col =  11, Data = b897be71
tbench_top.u_sdram32 : at time     22592 ns BST  : Burst Terminate
Status: Burst-No:           1  Write Address: 00103f9  WriteData: 1d06333a 
tbench_top.u_sdram32 : at time     22612 ns WRITE: Bank = 0 Row =   49, Col =  12, Data = 42f24185
tbench_top.u_sdram32 : at time     22632 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 00103fa  WriteData: bf23327e 
tbench_top.u_sdram32 : at time     22652 ns WRITE: Bank = 0 Row =   49, Col =  13, Data = 27f2554f
tbench_top.u_sdram32 : at time     22672 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 00103fb  WriteData: 0aaa4b15 
Status: Burst-No:           4  Write Address: 00103fc  WriteData: 78d99bf1 
tbench_top.u_sdram32 : at time     22792 ns ACT  : Bank = 3 Row =   64
tbench_top.u_sdram32 : at time     22872 ns WRITE: Bank = 3 Row =   64, Col = 248, Data = 9dcc603b
tbench_top.u_sdram32 : at time     22892 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     22932 ns WRITE: Bank = 3 Row =   64, Col = 249, Data = 1d06333a
Status: Burst-No:           5  Write Address: 00103fd  WriteData: 6c9c4bd9 
tbench_top.u_sdram32 : at time     22952 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     22992 ns WRITE: Bank = 3 Row =   64, Col = 250, Data = bf23327e
Status: Burst-No:           6  Write Address: 00103fe  WriteData: 31230762 
tbench_top.u_sdram32 : at time     23012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     23052 ns WRITE: Bank = 3 Row =   64, Col = 251, Data = 0aaa4b15
Status: Burst-No:           7  Write Address: 00103ff  WriteData: 2635fb4c 
tbench_top.u_sdram32 : at time     23072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     23112 ns WRITE: Bank = 3 Row =   64, Col = 252, Data = 78d99bf1
Status: Burst-No:           8  Write Address: 0010400  WriteData: 4fa1559f 
tbench_top.u_sdram32 : at time     23132 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     23172 ns WRITE: Bank = 3 Row =   64, Col = 253, Data = 6c9c4bd9
Status: Burst-No:           9  Write Address: 0010401  WriteData: 47b9a18f 
tbench_top.u_sdram32 : at time     23192 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     23232 ns WRITE: Bank = 3 Row =   64, Col = 254, Data = 31230762
Status: Burst-No:          10  Write Address: 0010402  WriteData: 7c6da9f8 
tbench_top.u_sdram32 : at time     23252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     23292 ns WRITE: Bank = 3 Row =   64, Col = 255, Data = 2635fb4c
Status: Burst-No:          11  Write Address: 0010403  WriteData: dbcd60b7 
tbench_top.u_sdram32 : at time     23312 ns BST  : Burst Terminate
Status: Burst-No:          12  Write Address: 0010404  WriteData: cfc4569f 
tbench_top.u_sdram32 : at time     23432 ns ACT  : Bank = 0 Row =   65
tbench_top.u_sdram32 : at time     23512 ns WRITE: Bank = 0 Row =   65, Col =   0, Data = 4fa1559f
tbench_top.u_sdram32 : at time     23532 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     23552 ns WRITE: Bank = 0 Row =   65, Col =   1, Data = 47b9a18f
tbench_top.u_sdram32 : at time     23572 ns BST  : Burst Terminate
Status: Burst-No:          13  Write Address: 0010405  WriteData: ae7d945c 
tbench_top.u_sdram32 : at time     23592 ns WRITE: Bank = 0 Row =   65, Col =   2, Data = 7c6da9f8
tbench_top.u_sdram32 : at time     23612 ns BST  : Burst Terminate
Status: Burst-No:          14  Write Address: 0010406  WriteData: adcbc05b 
Write Address: 00050fe4, Burst Size:  15
tbench_top.u_sdram32 : at time     23632 ns WRITE: Bank = 0 Row =   65, Col =   3, Data = dbcd60b7
tbench_top.u_sdram32 : at time     23652 ns BST  : Burst Terminate
Status: Burst-No:           0  Write Address: 00143f9  WriteData: 44de3789 
tbench_top.u_sdram32 : at time     23672 ns WRITE: Bank = 0 Row =   65, Col =   4, Data = cfc4569f
tbench_top.u_sdram32 : at time     23692 ns BST  : Burst Terminate
Status: Burst-No:           1  Write Address: 00143fa  WriteData: a4ae3249 
tbench_top.u_sdram32 : at time     23712 ns WRITE: Bank = 0 Row =   65, Col =   5, Data = ae7d945c
tbench_top.u_sdram32 : at time     23732 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 00143fb  WriteData: e8233ed0 
tbench_top.u_sdram32 : at time     23752 ns WRITE: Bank = 0 Row =   65, Col =   6, Data = adcbc05b
tbench_top.u_sdram32 : at time     23772 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 00143fc  WriteData: ebfec0d7 
Status: Burst-No:           4  Write Address: 00143fd  WriteData: a8c7fc51 
tbench_top.u_sdram32 : at time     23892 ns ACT  : Bank = 3 Row =   80
tbench_top.u_sdram32 : at time     23972 ns WRITE: Bank = 3 Row =   80, Col = 249, Data = 44de3789
tbench_top.u_sdram32 : at time     23992 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     24032 ns WRITE: Bank = 3 Row =   80, Col = 250, Data = a4ae3249
Status: Burst-No:           5  Write Address: 00143fe  WriteData: 4b212f96 
tbench_top.u_sdram32 : at time     24052 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     24092 ns WRITE: Bank = 3 Row =   80, Col = 251, Data = e8233ed0
Status: Burst-No:           6  Write Address: 00143ff  WriteData: 061d7f0c 
tbench_top.u_sdram32 : at time     24112 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     24152 ns WRITE: Bank = 3 Row =   80, Col = 252, Data = ebfec0d7
Status: Burst-No:           7  Write Address: 0014400  WriteData: e12ccec2 
tbench_top.u_sdram32 : at time     24172 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     24212 ns WRITE: Bank = 3 Row =   80, Col = 253, Data = a8c7fc51
Status: Burst-No:           8  Write Address: 0014401  WriteData: 6457edc8 
tbench_top.u_sdram32 : at time     24232 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     24272 ns WRITE: Bank = 3 Row =   80, Col = 254, Data = 4b212f96
Status: Burst-No:           9  Write Address: 0014402  WriteData: bb825a77 
tbench_top.u_sdram32 : at time     24292 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     24332 ns WRITE: Bank = 3 Row =   80, Col = 255, Data = 061d7f0c
Status: Burst-No:          10  Write Address: 0014403  WriteData: 1ef2ed3d 
tbench_top.u_sdram32 : at time     24352 ns BST  : Burst Terminate
Status: Burst-No:          11  Write Address: 0014404  WriteData: 090cdb12 
tbench_top.u_sdram32 : at time     24472 ns ACT  : Bank = 0 Row =   81
tbench_top.u_sdram32 : at time     24552 ns WRITE: Bank = 0 Row =   81, Col =   0, Data = e12ccec2
tbench_top.u_sdram32 : at time     24572 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     24592 ns WRITE: Bank = 0 Row =   81, Col =   1, Data = 6457edc8
tbench_top.u_sdram32 : at time     24612 ns BST  : Burst Terminate
Status: Burst-No:          12  Write Address: 0014405  WriteData: bf05007e 
tbench_top.u_sdram32 : at time     24632 ns WRITE: Bank = 0 Row =   81, Col =   2, Data = bb825a77
tbench_top.u_sdram32 : at time     24652 ns BST  : Burst Terminate
Status: Burst-No:          13  Write Address: 0014406  WriteData: 36e5816d 
tbench_top.u_sdram32 : at time     24672 ns WRITE: Bank = 0 Row =   81, Col =   3, Data = 1ef2ed3d
tbench_top.u_sdram32 : at time     24692 ns BST  : Burst Terminate
Status: Burst-No:          14  Write Address: 0014407  WriteData: 1cd9e739 
Write Address: 00060fe8, Burst Size:  15
tbench_top.u_sdram32 : at time     24712 ns WRITE: Bank = 0 Row =   81, Col =   4, Data = 090cdb12
tbench_top.u_sdram32 : at time     24732 ns BST  : Burst Terminate
Status: Burst-No:           0  Write Address: 00183fa  WriteData: 0fd28f1f 
tbench_top.u_sdram32 : at time     24752 ns WRITE: Bank = 0 Row =   81, Col =   5, Data = bf05007e
tbench_top.u_sdram32 : at time     24772 ns BST  : Burst Terminate
Status: Burst-No:           1  Write Address: 00183fb  WriteData: e9ebf6d3 
tbench_top.u_sdram32 : at time     24792 ns WRITE: Bank = 0 Row =   81, Col =   6, Data = 36e5816d
tbench_top.u_sdram32 : at time     24812 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 00183fc  WriteData: 42d92f85 
tbench_top.u_sdram32 : at time     24832 ns WRITE: Bank = 0 Row =   81, Col =   7, Data = 1cd9e739
tbench_top.u_sdram32 : at time     24852 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 00183fd  WriteData: bc148878 
Status: Burst-No:           4  Write Address: 00183fe  WriteData: 2dda595b 
tbench_top.u_sdram32 : at time     24972 ns ACT  : Bank = 3 Row =   96
tbench_top.u_sdram32 : at time     25052 ns WRITE: Bank = 3 Row =   96, Col = 250, Data = 0fd28f1f
tbench_top.u_sdram32 : at time     25072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     25112 ns WRITE: Bank = 3 Row =   96, Col = 251, Data = e9ebf6d3
Status: Burst-No:           5  Write Address: 00183ff  WriteData: 248b4b49 
tbench_top.u_sdram32 : at time     25132 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     25172 ns WRITE: Bank = 3 Row =   96, Col = 252, Data = 42d92f85
Status: Burst-No:           6  Write Address: 0018400  WriteData: 9ff2ae3f 
tbench_top.u_sdram32 : at time     25192 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     25232 ns WRITE: Bank = 3 Row =   96, Col = 253, Data = bc148878
Status: Burst-No:           7  Write Address: 0018401  WriteData: 150caf2a 
tbench_top.u_sdram32 : at time     25252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     25292 ns WRITE: Bank = 3 Row =   96, Col = 254, Data = 2dda595b
Status: Burst-No:           8  Write Address: 0018402  WriteData: 2c156358 
tbench_top.u_sdram32 : at time     25312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     25352 ns WRITE: Bank = 3 Row =   96, Col = 255, Data = 248b4b49
Status: Burst-No:           9  Write Address: 0018403  WriteData: c33f3886 
tbench_top.u_sdram32 : at time     25372 ns BST  : Burst Terminate
Status: Burst-No:          10  Write Address: 0018404  WriteData: c71a0c8e 
tbench_top.u_sdram32 : at time     25492 ns ACT  : Bank = 0 Row =   97
tbench_top.u_sdram32 : at time     25572 ns WRITE: Bank = 0 Row =   97, Col =   0, Data = 9ff2ae3f
tbench_top.u_sdram32 : at time     25592 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     25612 ns WRITE: Bank = 0 Row =   97, Col =   1, Data = 150caf2a
tbench_top.u_sdram32 : at time     25632 ns BST  : Burst Terminate
Status: Burst-No:          11  Write Address: 0018405  WriteData: ce2ff29c 
tbench_top.u_sdram32 : at time     25652 ns WRITE: Bank = 0 Row =   97, Col =   2, Data = 2c156358
tbench_top.u_sdram32 : at time     25672 ns BST  : Burst Terminate
Status: Burst-No:          12  Write Address: 0018406  WriteData: 7d3599fa 
tbench_top.u_sdram32 : at time     25692 ns WRITE: Bank = 0 Row =   97, Col =   3, Data = c33f3886
tbench_top.u_sdram32 : at time     25712 ns BST  : Burst Terminate
Status: Burst-No:          13  Write Address: 0018407  WriteData: 937dbc26 
tbench_top.u_sdram32 : at time     25732 ns WRITE: Bank = 0 Row =   97, Col =   4, Data = c71a0c8e
tbench_top.u_sdram32 : at time     25752 ns BST  : Burst Terminate
Status: Burst-No:          14  Write Address: 0018408  WriteData: 39961773 
Write Address: 00070fec, Burst Size:  15
tbench_top.u_sdram32 : at time     25772 ns WRITE: Bank = 0 Row =   97, Col =   5, Data = ce2ff29c
tbench_top.u_sdram32 : at time     25792 ns BST  : Burst Terminate
Status: Burst-No:           0  Write Address: 001c3fb  WriteData: d18bb4a3 
tbench_top.u_sdram32 : at time     25812 ns WRITE: Bank = 0 Row =   97, Col =   6, Data = 7d3599fa
tbench_top.u_sdram32 : at time     25832 ns BST  : Burst Terminate
Status: Burst-No:           1  Write Address: 001c3fc  WriteData: 9799a82f 
tbench_top.u_sdram32 : at time     25852 ns WRITE: Bank = 0 Row =   97, Col =   7, Data = 937dbc26
tbench_top.u_sdram32 : at time     25872 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 001c3fd  WriteData: d9d292b3 
tbench_top.u_sdram32 : at time     25892 ns WRITE: Bank = 0 Row =   97, Col =   8, Data = 39961773
tbench_top.u_sdram32 : at time     25912 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 001c3fe  WriteData: afd8565f 
Status: Burst-No:           4  Write Address: 001c3ff  WriteData: 22290d44 
tbench_top.u_sdram32 : at time     26032 ns ACT  : Bank = 3 Row =  112
tbench_top.u_sdram32 : at time     26112 ns WRITE: Bank = 3 Row =  112, Col = 251, Data = d18bb4a3
tbench_top.u_sdram32 : at time     26132 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     26172 ns WRITE: Bank = 3 Row =  112, Col = 252, Data = 9799a82f
Status: Burst-No:           5  Write Address: 001c400  WriteData: 7bf8fdf7 
tbench_top.u_sdram32 : at time     26192 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     26232 ns WRITE: Bank = 3 Row =  112, Col = 253, Data = d9d292b3
Status: Burst-No:           6  Write Address: 001c401  WriteData: e59b36cb 
tbench_top.u_sdram32 : at time     26252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     26292 ns WRITE: Bank = 3 Row =  112, Col = 254, Data = afd8565f
Status: Burst-No:           7  Write Address: 001c402  WriteData: f3091ae6 
tbench_top.u_sdram32 : at time     26312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     26352 ns WRITE: Bank = 3 Row =  112, Col = 255, Data = 22290d44
Status: Burst-No:           8  Write Address: 001c403  WriteData: 2d28db5a 
tbench_top.u_sdram32 : at time     26372 ns BST  : Burst Terminate
Status: Burst-No:           9  Write Address: 001c404  WriteData: 14cfc129 
tbench_top.u_sdram32 : at time     26492 ns ACT  : Bank = 0 Row =  113
tbench_top.u_sdram32 : at time     26572 ns WRITE: Bank = 0 Row =  113, Col =   0, Data = 7bf8fdf7
tbench_top.u_sdram32 : at time     26592 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     26612 ns WRITE: Bank = 0 Row =  113, Col =   1, Data = e59b36cb
tbench_top.u_sdram32 : at time     26632 ns BST  : Burst Terminate
Status: Burst-No:          10  Write Address: 001c405  WriteData: f682e2ed 
tbench_top.u_sdram32 : at time     26652 ns WRITE: Bank = 0 Row =  113, Col =   2, Data = f3091ae6
tbench_top.u_sdram32 : at time     26672 ns BST  : Burst Terminate
Status: Burst-No:          11  Write Address: 001c406  WriteData: ed536cda 
tbench_top.u_sdram32 : at time     26692 ns WRITE: Bank = 0 Row =  113, Col =   3, Data = 2d28db5a
tbench_top.u_sdram32 : at time     26712 ns BST  : Burst Terminate
Status: Burst-No:          12  Write Address: 001c407  WriteData: b29fb665 
tbench_top.u_sdram32 : at time     26732 ns WRITE: Bank = 0 Row =  113, Col =   4, Data = 14cfc129
tbench_top.u_sdram32 : at time     26752 ns BST  : Burst Terminate
Status: Burst-No:          13  Write Address: 001c408  WriteData: da8ae2b5 
tbench_top.u_sdram32 : at time     26772 ns WRITE: Bank = 0 Row =  113, Col =   5, Data = f682e2ed
tbench_top.u_sdram32 : at time     26792 ns BST  : Burst Terminate
Status: Burst-No:          14  Write Address: 001c409  WriteData: efbe94df 
Write Address: 00080fd0, Burst Size:  15
tbench_top.u_sdram32 : at time     26812 ns WRITE: Bank = 0 Row =  113, Col =   6, Data = ed536cda
tbench_top.u_sdram32 : at time     26832 ns BST  : Burst Terminate
Status: Burst-No:           0  Write Address: 00203f4  WriteData: 3cf11979 
tbench_top.u_sdram32 : at time     26852 ns WRITE: Bank = 0 Row =  113, Col =   7, Data = b29fb665
tbench_top.u_sdram32 : at time     26872 ns BST  : Burst Terminate
Status: Burst-No:           1  Write Address: 00203f5  WriteData: 2231ff44 
tbench_top.u_sdram32 : at time     26892 ns WRITE: Bank = 0 Row =  113, Col =   8, Data = da8ae2b5
tbench_top.u_sdram32 : at time     26912 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 00203f6  WriteData: e8740cd0 
tbench_top.u_sdram32 : at time     26932 ns WRITE: Bank = 0 Row =  113, Col =   9, Data = efbe94df
tbench_top.u_sdram32 : at time     26952 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 00203f7  WriteData: 15090b2a 
Status: Burst-No:           4  Write Address: 00203f8  WriteData: 55f6adab 
tbench_top.u_sdram32 : at time     27072 ns ACT  : Bank = 3 Row =  128
tbench_top.u_sdram32 : at time     27152 ns WRITE: Bank = 3 Row =  128, Col = 244, Data = 3cf11979
tbench_top.u_sdram32 : at time     27172 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     27212 ns WRITE: Bank = 3 Row =  128, Col = 245, Data = 2231ff44
Status: Burst-No:           5  Write Address: 00203f9  WriteData: 076fcf0e 
tbench_top.u_sdram32 : at time     27232 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     27272 ns WRITE: Bank = 3 Row =  128, Col = 246, Data = e8740cd0
Status: Burst-No:           6  Write Address: 00203fa  WriteData: 6e5daddc 
tbench_top.u_sdram32 : at time     27292 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     27332 ns WRITE: Bank = 3 Row =  128, Col = 247, Data = 15090b2a
Status: Burst-No:           7  Write Address: 00203fb  WriteData: cd5ebc9a 
tbench_top.u_sdram32 : at time     27352 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     27392 ns WRITE: Bank = 3 Row =  128, Col = 248, Data = 55f6adab
Status: Burst-No:           8  Write Address: 00203fc  WriteData: fedf72fd 
tbench_top.u_sdram32 : at time     27412 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     27452 ns WRITE: Bank = 3 Row =  128, Col = 249, Data = 076fcf0e
Status: Burst-No:           9  Write Address: 00203fd  WriteData: e1f102c3 
tbench_top.u_sdram32 : at time     27472 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     27512 ns WRITE: Bank = 3 Row =  128, Col = 250, Data = 6e5daddc
Status: Burst-No:          10  Write Address: 00203fe  WriteData: 2b0eed56 
tbench_top.u_sdram32 : at time     27532 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     27572 ns WRITE: Bank = 3 Row =  128, Col = 251, Data = cd5ebc9a
Status: Burst-No:          11  Write Address: 00203ff  WriteData: 2779e94e 
tbench_top.u_sdram32 : at time     27592 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     27632 ns WRITE: Bank = 3 Row =  128, Col = 252, Data = fedf72fd
Status: Burst-No:          12  Write Address: 0020400  WriteData: b3d97667 
tbench_top.u_sdram32 : at time     27652 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     27692 ns WRITE: Bank = 3 Row =  128, Col = 253, Data = e1f102c3
Status: Burst-No:          13  Write Address: 0020401  WriteData: 8531340a 
tbench_top.u_sdram32 : at time     27712 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     27752 ns WRITE: Bank = 3 Row =  128, Col = 254, Data = 2b0eed56
Status: Burst-No:          14  Write Address: 0020402  WriteData: 5b6fb9b6 
Write Address: 00090fd4, Burst Size:  15
tbench_top.u_sdram32 : at time     27772 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     27812 ns WRITE: Bank = 3 Row =  128, Col = 255, Data = 2779e94e
Status: Burst-No:           0  Write Address: 00243f5  WriteData: 9c0e8a38 
tbench_top.u_sdram32 : at time     27832 ns BST  : Burst Terminate
Status: Burst-No:           1  Write Address: 00243f6  WriteData: 3cd18779 
tbench_top.u_sdram32 : at time     27952 ns ACT  : Bank = 0 Row =  129
tbench_top.u_sdram32 : at time     28032 ns WRITE: Bank = 0 Row =  129, Col =   0, Data = b3d97667
tbench_top.u_sdram32 : at time     28052 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     28072 ns WRITE: Bank = 0 Row =  129, Col =   1, Data = 8531340a
tbench_top.u_sdram32 : at time     28092 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 00243f7  WriteData: dc2bc4b8 
tbench_top.u_sdram32 : at time     28112 ns WRITE: Bank = 0 Row =  129, Col =   2, Data = 5b6fb9b6
tbench_top.u_sdram32 : at time     28132 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 00243f8  WriteData: 4a74bf94 
Status: Burst-No:           4  Write Address: 00243f9  WriteData: 49c65d93 
tbench_top.u_sdram32 : at time     28252 ns ACT  : Bank = 3 Row =  144
tbench_top.u_sdram32 : at time     28332 ns WRITE: Bank = 3 Row =  144, Col = 245, Data = 9c0e8a38
tbench_top.u_sdram32 : at time     28352 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     28392 ns WRITE: Bank = 3 Row =  144, Col = 246, Data = 3cd18779
Status: Burst-No:           5  Write Address: 00243fa  WriteData: 823f2c04 
tbench_top.u_sdram32 : at time     28412 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     28452 ns WRITE: Bank = 3 Row =  144, Col = 247, Data = dc2bc4b8
Status: Burst-No:           6  Write Address: 00243fb  WriteData: acb7ca59 
tbench_top.u_sdram32 : at time     28472 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     28512 ns WRITE: Bank = 3 Row =  144, Col = 248, Data = 4a74bf94
Status: Burst-No:           7  Write Address: 00243fc  WriteData: 6dcb69db 
tbench_top.u_sdram32 : at time     28532 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     28572 ns WRITE: Bank = 3 Row =  144, Col = 249, Data = 49c65d93
Status: Burst-No:           8  Write Address: 00243fd  WriteData: a6fcde4d 
tbench_top.u_sdram32 : at time     28592 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     28632 ns WRITE: Bank = 3 Row =  144, Col = 250, Data = 823f2c04
Status: Burst-No:           9  Write Address: 00243fe  WriteData: 6cb0b7d9 
tbench_top.u_sdram32 : at time     28652 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     28692 ns WRITE: Bank = 3 Row =  144, Col = 251, Data = acb7ca59
Status: Burst-No:          10  Write Address: 00243ff  WriteData: b6a4266d 
tbench_top.u_sdram32 : at time     28712 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     28752 ns WRITE: Bank = 3 Row =  144, Col = 252, Data = 6dcb69db
Status: Burst-No:          11  Write Address: 0024400  WriteData: bb45e276 
tbench_top.u_sdram32 : at time     28772 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     28812 ns WRITE: Bank = 3 Row =  144, Col = 253, Data = a6fcde4d
Status: Burst-No:          12  Write Address: 0024401  WriteData: 653b49ca 
tbench_top.u_sdram32 : at time     28832 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     28872 ns WRITE: Bank = 3 Row =  144, Col = 254, Data = 6cb0b7d9
Status: Burst-No:          13  Write Address: 0024402  WriteData: 5b172db6 
tbench_top.u_sdram32 : at time     28892 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     28932 ns WRITE: Bank = 3 Row =  144, Col = 255, Data = b6a4266d
Status: Burst-No:          14  Write Address: 0024403  WriteData: 4a937195 
Write Address: 000a0fd8, Burst Size:  15
tbench_top.u_sdram32 : at time     28952 ns BST  : Burst Terminate
Status: Burst-No:           0  Write Address: 00283f6  WriteData: a3071a46 
tbench_top.u_sdram32 : at time     29072 ns ACT  : Bank = 0 Row =  145
tbench_top.u_sdram32 : at time     29152 ns WRITE: Bank = 0 Row =  145, Col =   0, Data = bb45e276
tbench_top.u_sdram32 : at time     29172 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     29192 ns WRITE: Bank = 0 Row =  145, Col =   1, Data = 653b49ca
tbench_top.u_sdram32 : at time     29212 ns BST  : Burst Terminate
Status: Burst-No:           1  Write Address: 00283f7  WriteData: 02749b04 
tbench_top.u_sdram32 : at time     29232 ns WRITE: Bank = 0 Row =  145, Col =   2, Data = 5b172db6
tbench_top.u_sdram32 : at time     29252 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 00283f8  WriteData: 7bd261f7 
tbench_top.u_sdram32 : at time     29272 ns WRITE: Bank = 0 Row =  145, Col =   3, Data = 4a937195
tbench_top.u_sdram32 : at time     29292 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 00283f9  WriteData: 34980769 
Status: Burst-No:           4  Write Address: 00283fa  WriteData: da6ebab4 
tbench_top.u_sdram32 : at time     29412 ns ACT  : Bank = 3 Row =  160
tbench_top.u_sdram32 : at time     29492 ns WRITE: Bank = 3 Row =  160, Col = 246, Data = a3071a46
tbench_top.u_sdram32 : at time     29512 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     29552 ns WRITE: Bank = 3 Row =  160, Col = 247, Data = 02749b04
Status: Burst-No:           5  Write Address: 00283fb  WriteData: 44018d88 
tbench_top.u_sdram32 : at time     29572 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     29612 ns WRITE: Bank = 3 Row =  160, Col = 248, Data = 7bd261f7
Status: Burst-No:           6  Write Address: 00283fc  WriteData: 147cd928 
tbench_top.u_sdram32 : at time     29632 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     29672 ns WRITE: Bank = 3 Row =  160, Col = 249, Data = 34980769
Status: Burst-No:           7  Write Address: 00283fd  WriteData: 9690042d 
tbench_top.u_sdram32 : at time     29692 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     29732 ns WRITE: Bank = 3 Row =  160, Col = 250, Data = da6ebab4
Status: Burst-No:           8  Write Address: 00283fe  WriteData: e3c530c7 
tbench_top.u_sdram32 : at time     29752 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     29792 ns WRITE: Bank = 3 Row =  160, Col = 251, Data = 44018d88
Status: Burst-No:           9  Write Address: 00283ff  WriteData: 975c9c2e 
tbench_top.u_sdram32 : at time     29812 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     29852 ns WRITE: Bank = 3 Row =  160, Col = 252, Data = 147cd928
Status: Burst-No:          10  Write Address: 0028400  WriteData: 8477e408 
tbench_top.u_sdram32 : at time     29872 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     29912 ns WRITE: Bank = 3 Row =  160, Col = 253, Data = 9690042d
Status: Burst-No:          11  Write Address: 0028401  WriteData: 0e41451c 
tbench_top.u_sdram32 : at time     29932 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     29972 ns WRITE: Bank = 3 Row =  160, Col = 254, Data = e3c530c7
Status: Burst-No:          12  Write Address: 0028402  WriteData: fea7a6fd 
tbench_top.u_sdram32 : at time     29992 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     30032 ns WRITE: Bank = 3 Row =  160, Col = 255, Data = 975c9c2e
Status: Burst-No:          13  Write Address: 0028403  WriteData: 149e0729 
tbench_top.u_sdram32 : at time     30052 ns BST  : Burst Terminate
Status: Burst-No:          14  Write Address: 0028404  WriteData: 8e37901c 
Write Address: 000b0fdc, Burst Size:  15
tbench_top.u_sdram32 : at time     30172 ns ACT  : Bank = 0 Row =  161
tbench_top.u_sdram32 : at time     30252 ns WRITE: Bank = 0 Row =  161, Col =   0, Data = 8477e408
tbench_top.u_sdram32 : at time     30272 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     30292 ns WRITE: Bank = 0 Row =  161, Col =   1, Data = 0e41451c
tbench_top.u_sdram32 : at time     30312 ns BST  : Burst Terminate
Status: Burst-No:           0  Write Address: 002c3f7  WriteData: 43356786 
tbench_top.u_sdram32 : at time     30332 ns WRITE: Bank = 0 Row =  161, Col =   2, Data = fea7a6fd
tbench_top.u_sdram32 : at time     30352 ns BST  : Burst Terminate
Status: Burst-No:           1  Write Address: 002c3f8  WriteData: ed3408da 
tbench_top.u_sdram32 : at time     30372 ns WRITE: Bank = 0 Row =  161, Col =   3, Data = 149e0729
tbench_top.u_sdram32 : at time     30392 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 002c3f9  WriteData: 9eb7c63d 
tbench_top.u_sdram32 : at time     30412 ns WRITE: Bank = 0 Row =  161, Col =   4, Data = 8e37901c
tbench_top.u_sdram32 : at time     30432 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 002c3fa  WriteData: 334ea766 
Status: Burst-No:           4  Write Address: 002c3fb  WriteData: b855c470 
tbench_top.u_sdram32 : at time     30552 ns ACT  : Bank = 3 Row =  176
tbench_top.u_sdram32 : at time     30632 ns WRITE: Bank = 3 Row =  176, Col = 247, Data = 43356786
tbench_top.u_sdram32 : at time     30652 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     30692 ns WRITE: Bank = 3 Row =  176, Col = 248, Data = ed3408da
Status: Burst-No:           5  Write Address: 002c3fc  WriteData: b9f50473 
tbench_top.u_sdram32 : at time     30712 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     30752 ns WRITE: Bank = 3 Row =  176, Col = 249, Data = 9eb7c63d
Status: Burst-No:           6  Write Address: 002c3fd  WriteData: 5d7199ba 
tbench_top.u_sdram32 : at time     30772 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     30812 ns WRITE: Bank = 3 Row =  176, Col = 250, Data = 334ea766
Status: Burst-No:           7  Write Address: 002c3fe  WriteData: 2f3ab35e 
tbench_top.u_sdram32 : at time     30832 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     30872 ns WRITE: Bank = 3 Row =  176, Col = 251, Data = b855c470
Status: Burst-No:           8  Write Address: 002c3ff  WriteData: 7d4779fa 
tbench_top.u_sdram32 : at time     30892 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     30932 ns WRITE: Bank = 3 Row =  176, Col = 252, Data = b9f50473
Status: Burst-No:           9  Write Address: 002c400  WriteData: 6a8e05d5 
tbench_top.u_sdram32 : at time     30952 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     30992 ns WRITE: Bank = 3 Row =  176, Col = 253, Data = 5d7199ba
Status: Burst-No:          10  Write Address: 002c401  WriteData: 8d24f61a 
tbench_top.u_sdram32 : at time     31012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     31052 ns WRITE: Bank = 3 Row =  176, Col = 254, Data = 2f3ab35e
Status: Burst-No:          11  Write Address: 002c402  WriteData: dcf000b9 
tbench_top.u_sdram32 : at time     31072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     31112 ns WRITE: Bank = 3 Row =  176, Col = 255, Data = 7d4779fa
Status: Burst-No:          12  Write Address: 002c403  WriteData: 1b876137 
tbench_top.u_sdram32 : at time     31132 ns BST  : Burst Terminate
Status: Burst-No:          13  Write Address: 002c404  WriteData: 4b273796 
tbench_top.u_sdram32 : at time     31252 ns ACT  : Bank = 0 Row =  177
tbench_top.u_sdram32 : at time     31332 ns WRITE: Bank = 0 Row =  177, Col =   0, Data = 6a8e05d5
tbench_top.u_sdram32 : at time     31352 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     31372 ns WRITE: Bank = 0 Row =  177, Col =   1, Data = 8d24f61a
tbench_top.u_sdram32 : at time     31392 ns BST  : Burst Terminate
Status: Burst-No:          14  Write Address: 002c405  WriteData: 603921c0 
Write Address: 000c0fc0, Burst Size:  15
tbench_top.u_sdram32 : at time     31412 ns WRITE: Bank = 0 Row =  177, Col =   2, Data = dcf000b9
tbench_top.u_sdram32 : at time     31432 ns BST  : Burst Terminate
Status: Burst-No:           0  Write Address: 00303f0  WriteData: 13259f26 
tbench_top.u_sdram32 : at time     31452 ns WRITE: Bank = 0 Row =  177, Col =   3, Data = 1b876137
tbench_top.u_sdram32 : at time     31472 ns BST  : Burst Terminate
Status: Burst-No:           1  Write Address: 00303f1  WriteData: db461ab6 
tbench_top.u_sdram32 : at time     31492 ns WRITE: Bank = 0 Row =  177, Col =   4, Data = 4b273796
tbench_top.u_sdram32 : at time     31512 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 00303f2  WriteData: 3e99837d 
tbench_top.u_sdram32 : at time     31532 ns WRITE: Bank = 0 Row =  177, Col =   5, Data = 603921c0
tbench_top.u_sdram32 : at time     31552 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 00303f3  WriteData: 6e5f0fdc 
Status: Burst-No:           4  Write Address: 00303f4  WriteData: 43615786 
tbench_top.u_sdram32 : at time     31672 ns ACT  : Bank = 3 Row =  192
tbench_top.u_sdram32 : at time     31752 ns WRITE: Bank = 3 Row =  192, Col = 240, Data = 13259f26
tbench_top.u_sdram32 : at time     31772 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     31812 ns WRITE: Bank = 3 Row =  192, Col = 241, Data = db461ab6
Status: Burst-No:           5  Write Address: 00303f5  WriteData: 3c03ff78 
tbench_top.u_sdram32 : at time     31832 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     31872 ns WRITE: Bank = 3 Row =  192, Col = 242, Data = 3e99837d
Status: Burst-No:           6  Write Address: 00303f6  WriteData: 3f5a9b7e 
tbench_top.u_sdram32 : at time     31892 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     31932 ns WRITE: Bank = 3 Row =  192, Col = 243, Data = 6e5f0fdc
Status: Burst-No:           7  Write Address: 00303f7  WriteData: ed8d80db 
tbench_top.u_sdram32 : at time     31952 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     31992 ns WRITE: Bank = 3 Row =  192, Col = 244, Data = 43615786
Status: Burst-No:           8  Write Address: 00303f8  WriteData: e7c3b6cf 
tbench_top.u_sdram32 : at time     32012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     32052 ns WRITE: Bank = 3 Row =  192, Col = 245, Data = 3c03ff78
Status: Burst-No:           9  Write Address: 00303f9  WriteData: 3ced2b79 
tbench_top.u_sdram32 : at time     32072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     32112 ns WRITE: Bank = 3 Row =  192, Col = 246, Data = 3f5a9b7e
Status: Burst-No:          10  Write Address: 00303fa  WriteData: fd28e4fa 
tbench_top.u_sdram32 : at time     32132 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     32172 ns WRITE: Bank = 3 Row =  192, Col = 247, Data = ed8d80db
Status: Burst-No:          11  Write Address: 00303fb  WriteData: b0bcee61 
tbench_top.u_sdram32 : at time     32192 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     32232 ns WRITE: Bank = 3 Row =  192, Col = 248, Data = e7c3b6cf
Status: Burst-No:          12  Write Address: 00303fc  WriteData: 0b940917 
tbench_top.u_sdram32 : at time     32252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     32292 ns WRITE: Bank = 3 Row =  192, Col = 249, Data = 3ced2b79
Status: Burst-No:          13  Write Address: 00303fd  WriteData: d0f578a1 
tbench_top.u_sdram32 : at time     32312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     32352 ns WRITE: Bank = 3 Row =  192, Col = 250, Data = fd28e4fa
Status: Burst-No:          14  Write Address: 00303fe  WriteData: 43779186 
Write Address: 000d0fc4, Burst Size:  15
tbench_top.u_sdram32 : at time     32372 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     32412 ns WRITE: Bank = 3 Row =  192, Col = 251, Data = b0bcee61
Status: Burst-No:           0  Write Address: 00343f1  WriteData: a8639650 
tbench_top.u_sdram32 : at time     32432 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     32472 ns WRITE: Bank = 3 Row =  192, Col = 252, Data = 0b940917
Status: Burst-No:           1  Write Address: 00343f2  WriteData: 7a8c59f5 
tbench_top.u_sdram32 : at time     32492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     32532 ns WRITE: Bank = 3 Row =  192, Col = 253, Data = d0f578a1
Status: Burst-No:           2  Write Address: 00343f3  WriteData: 9ab48835 
tbench_top.u_sdram32 : at time     32552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     32592 ns WRITE: Bank = 3 Row =  192, Col = 254, Data = 43779186
Status: Burst-No:           3  Write Address: 00343f4  WriteData: 949a8a29 
tbench_top.u_sdram32 : at time     32612 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 00343f5  WriteData: 60b175c1 
tbench_top.u_sdram32 : at time     32732 ns ACT  : Bank = 3 Row =  208
tbench_top.u_sdram32 : at time     32812 ns WRITE: Bank = 3 Row =  208, Col = 241, Data = a8639650
tbench_top.u_sdram32 : at time     32832 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     32872 ns WRITE: Bank = 3 Row =  208, Col = 242, Data = 7a8c59f5
Status: Burst-No:           5  Write Address: 00343f6  WriteData: e2e574c5 
tbench_top.u_sdram32 : at time     32892 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     32932 ns WRITE: Bank = 3 Row =  208, Col = 243, Data = 9ab48835
Status: Burst-No:           6  Write Address: 00343f7  WriteData: cc01b498 
tbench_top.u_sdram32 : at time     32952 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     32992 ns WRITE: Bank = 3 Row =  208, Col = 244, Data = 949a8a29
Status: Burst-No:           7  Write Address: 00343f8  WriteData: 25b27b4b 
tbench_top.u_sdram32 : at time     33012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     33052 ns WRITE: Bank = 3 Row =  208, Col = 245, Data = 60b175c1
Status: Burst-No:           8  Write Address: 00343f9  WriteData: b98c4273 
tbench_top.u_sdram32 : at time     33072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     33112 ns WRITE: Bank = 3 Row =  208, Col = 246, Data = e2e574c5
Status: Burst-No:           9  Write Address: 00343fa  WriteData: f622e6ec 
tbench_top.u_sdram32 : at time     33132 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     33172 ns WRITE: Bank = 3 Row =  208, Col = 247, Data = cc01b498
Status: Burst-No:          10  Write Address: 00343fb  WriteData: c550168a 
tbench_top.u_sdram32 : at time     33192 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     33232 ns WRITE: Bank = 3 Row =  208, Col = 248, Data = 25b27b4b
Status: Burst-No:          11  Write Address: 00343fc  WriteData: 2758d14e 
tbench_top.u_sdram32 : at time     33252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     33292 ns WRITE: Bank = 3 Row =  208, Col = 249, Data = b98c4273
Status: Burst-No:          12  Write Address: 00343fd  WriteData: d44b80a8 
tbench_top.u_sdram32 : at time     33312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     33352 ns WRITE: Bank = 3 Row =  208, Col = 250, Data = f622e6ec
Status: Burst-No:          13  Write Address: 00343fe  WriteData: 549efda9 
tbench_top.u_sdram32 : at time     33372 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     33412 ns WRITE: Bank = 3 Row =  208, Col = 251, Data = c550168a
Status: Burst-No:          14  Write Address: 00343ff  WriteData: d0ca8ca1 
Write Address: 000e0fc8, Burst Size:  15
tbench_top.u_sdram32 : at time     33432 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     33472 ns WRITE: Bank = 3 Row =  208, Col = 252, Data = 2758d14e
Status: Burst-No:           0  Write Address: 00383f2  WriteData: 070bb90e 
tbench_top.u_sdram32 : at time     33492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     33532 ns WRITE: Bank = 3 Row =  208, Col = 253, Data = d44b80a8
Status: Burst-No:           1  Write Address: 00383f3  WriteData: f33466e6 
tbench_top.u_sdram32 : at time     33552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     33592 ns WRITE: Bank = 3 Row =  208, Col = 254, Data = 549efda9
Status: Burst-No:           2  Write Address: 00383f4  WriteData: cfd6c09f 
tbench_top.u_sdram32 : at time     33612 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     33652 ns WRITE: Bank = 3 Row =  208, Col = 255, Data = d0ca8ca1
Status: Burst-No:           3  Write Address: 00383f5  WriteData: 152fb52a 
tbench_top.u_sdram32 : at time     33672 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 00383f6  WriteData: 155a1d2a 
tbench_top.u_sdram32 : at time     33792 ns ACT  : Bank = 3 Row =  224
tbench_top.u_sdram32 : at time     33872 ns WRITE: Bank = 3 Row =  224, Col = 242, Data = 070bb90e
tbench_top.u_sdram32 : at time     33892 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     33932 ns WRITE: Bank = 3 Row =  224, Col = 243, Data = f33466e6
Status: Burst-No:           5  Write Address: 00383f7  WriteData: c6b5f48d 
tbench_top.u_sdram32 : at time     33952 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     33992 ns WRITE: Bank = 3 Row =  224, Col = 244, Data = cfd6c09f
Status: Burst-No:           6  Write Address: 00383f8  WriteData: 4f75ff9e 
tbench_top.u_sdram32 : at time     34012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     34052 ns WRITE: Bank = 3 Row =  224, Col = 245, Data = 152fb52a
Status: Burst-No:           7  Write Address: 00383f9  WriteData: 9c6de638 
tbench_top.u_sdram32 : at time     34072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     34112 ns WRITE: Bank = 3 Row =  224, Col = 246, Data = 155a1d2a
Status: Burst-No:           8  Write Address: 00383fa  WriteData: bccfa879 
tbench_top.u_sdram32 : at time     34132 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     34172 ns WRITE: Bank = 3 Row =  224, Col = 247, Data = c6b5f48d
Status: Burst-No:           9  Write Address: 00383fb  WriteData: 6464e3c8 
tbench_top.u_sdram32 : at time     34192 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     34232 ns WRITE: Bank = 3 Row =  224, Col = 248, Data = 4f75ff9e
Status: Burst-No:          10  Write Address: 00383fc  WriteData: 652345ca 
tbench_top.u_sdram32 : at time     34252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     34292 ns WRITE: Bank = 3 Row =  224, Col = 249, Data = 9c6de638
Status: Burst-No:          11  Write Address: 00383fd  WriteData: 09ff4113 
tbench_top.u_sdram32 : at time     34312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     34352 ns WRITE: Bank = 3 Row =  224, Col = 250, Data = bccfa879
Status: Burst-No:          12  Write Address: 00383fe  WriteData: 35a0c96b 
tbench_top.u_sdram32 : at time     34372 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     34412 ns WRITE: Bank = 3 Row =  224, Col = 251, Data = 6464e3c8
Status: Burst-No:          13  Write Address: 00383ff  WriteData: e3b7aec7 
tbench_top.u_sdram32 : at time     34432 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     34472 ns WRITE: Bank = 3 Row =  224, Col = 252, Data = 652345ca
Status: Burst-No:          14  Write Address: 0038400  WriteData: 5b0bddb6 
Write Address: 000f0fcc, Burst Size:  15
tbench_top.u_sdram32 : at time     34492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     34532 ns WRITE: Bank = 3 Row =  224, Col = 253, Data = 09ff4113
Status: Burst-No:           0  Write Address: 003c3f3  WriteData: 5d059dba 
tbench_top.u_sdram32 : at time     34552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     34592 ns WRITE: Bank = 3 Row =  224, Col = 254, Data = 35a0c96b
Status: Burst-No:           1  Write Address: 003c3f4  WriteData: 6216abc4 
tbench_top.u_sdram32 : at time     34612 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     34652 ns WRITE: Bank = 3 Row =  224, Col = 255, Data = e3b7aec7
Status: Burst-No:           2  Write Address: 003c3f5  WriteData: 5c8295b9 
tbench_top.u_sdram32 : at time     34672 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 003c3f6  WriteData: 492fd392 
Status: Burst-No:           4  Write Address: 003c3f7  WriteData: da269ab4 
tbench_top.u_sdram32 : at time     34792 ns ACT  : Bank = 0 Row =  225
tbench_top.u_sdram32 : at time     34872 ns WRITE: Bank = 0 Row =  225, Col =   0, Data = 5b0bddb6
tbench_top.u_sdram32 : at time     34892 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     35012 ns ACT  : Bank = 3 Row =  240
tbench_top.u_sdram32 : at time     35092 ns WRITE: Bank = 3 Row =  240, Col = 243, Data = 5d059dba
tbench_top.u_sdram32 : at time     35112 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     35152 ns WRITE: Bank = 3 Row =  240, Col = 244, Data = 6216abc4
Status: Burst-No:           5  Write Address: 003c3f8  WriteData: 3fbb3b7f 
tbench_top.u_sdram32 : at time     35172 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     35212 ns WRITE: Bank = 3 Row =  240, Col = 245, Data = 5c8295b9
Status: Burst-No:           6  Write Address: 003c3f9  WriteData: c3339086 
tbench_top.u_sdram32 : at time     35232 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     35272 ns WRITE: Bank = 3 Row =  240, Col = 246, Data = 492fd392
Status: Burst-No:           7  Write Address: 003c3fa  WriteData: 7d6df5fa 
tbench_top.u_sdram32 : at time     35292 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     35332 ns WRITE: Bank = 3 Row =  240, Col = 247, Data = da269ab4
Status: Burst-No:           8  Write Address: 003c3fb  WriteData: f92794f2 
tbench_top.u_sdram32 : at time     35352 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     35392 ns WRITE: Bank = 3 Row =  240, Col = 248, Data = 3fbb3b7f
Status: Burst-No:           9  Write Address: 003c3fc  WriteData: 19452132 
tbench_top.u_sdram32 : at time     35412 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     35452 ns WRITE: Bank = 3 Row =  240, Col = 249, Data = c3339086
Status: Burst-No:          10  Write Address: 003c3fd  WriteData: dece5ebd 
tbench_top.u_sdram32 : at time     35472 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     35512 ns WRITE: Bank = 3 Row =  240, Col = 250, Data = 7d6df5fa
Status: Burst-No:          11  Write Address: 003c3fe  WriteData: 424fcd84 
tbench_top.u_sdram32 : at time     35532 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     35572 ns WRITE: Bank = 3 Row =  240, Col = 251, Data = f92794f2
Status: Burst-No:          12  Write Address: 003c3ff  WriteData: f249a4e4 
tbench_top.u_sdram32 : at time     35592 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     35632 ns WRITE: Bank = 3 Row =  240, Col = 252, Data = 19452132
Status: Burst-No:          13  Write Address: 003c400  WriteData: 6543cfca 
tbench_top.u_sdram32 : at time     35652 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     35692 ns WRITE: Bank = 3 Row =  240, Col = 253, Data = dece5ebd
Status: Burst-No:          14  Write Address: 003c401  WriteData: 54a879a9 
Write Address: 00100fb0, Burst Size:  15
tbench_top.u_sdram32 : at time     35712 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     35752 ns WRITE: Bank = 3 Row =  240, Col = 254, Data = 424fcd84
Status: Burst-No:           0  Write Address: 00403ec  WriteData: d095a8a1 
tbench_top.u_sdram32 : at time     35772 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     35812 ns WRITE: Bank = 3 Row =  240, Col = 255, Data = f249a4e4
Status: Burst-No:           1  Write Address: 00403ed  WriteData: 4765a98e 
tbench_top.u_sdram32 : at time     35832 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 00403ee  WriteData: fd8b6afb 
tbench_top.u_sdram32 : at time     35952 ns ACT  : Bank = 0 Row =  241
tbench_top.u_sdram32 : at time     36032 ns WRITE: Bank = 0 Row =  241, Col =   0, Data = 6543cfca
tbench_top.u_sdram32 : at time     36052 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     36072 ns WRITE: Bank = 0 Row =  241, Col =   1, Data = 54a879a9
tbench_top.u_sdram32 : at time     36092 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 00403ef  WriteData: 85e51e0b 
Status: Burst-No:           4  Write Address: 00403f0  WriteData: f78290ef 
tbench_top.u_sdram32 : at time     36212 ns ACT  : Bank = 3 Row =  256
tbench_top.u_sdram32 : at time     36292 ns WRITE: Bank = 3 Row =  256, Col = 236, Data = d095a8a1
tbench_top.u_sdram32 : at time     36312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     36352 ns WRITE: Bank = 3 Row =  256, Col = 237, Data = 4765a98e
Status: Burst-No:           5  Write Address: 00403f1  WriteData: 64c83dc9 
tbench_top.u_sdram32 : at time     36372 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     36412 ns WRITE: Bank = 3 Row =  256, Col = 238, Data = fd8b6afb
Status: Burst-No:           6  Write Address: 00403f2  WriteData: 1b60e536 
tbench_top.u_sdram32 : at time     36432 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     36472 ns WRITE: Bank = 3 Row =  256, Col = 239, Data = 85e51e0b
Status: Burst-No:           7  Write Address: 00403f3  WriteData: bab14875 
tbench_top.u_sdram32 : at time     36492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     36532 ns WRITE: Bank = 3 Row =  256, Col = 240, Data = f78290ef
Status: Burst-No:           8  Write Address: 00403f4  WriteData: c7e8568f 
tbench_top.u_sdram32 : at time     36552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     36592 ns WRITE: Bank = 3 Row =  256, Col = 241, Data = 64c83dc9
Status: Burst-No:           9  Write Address: 00403f5  WriteData: 35cdbf6b 
tbench_top.u_sdram32 : at time     36612 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     36652 ns WRITE: Bank = 3 Row =  256, Col = 242, Data = 1b60e536
Status: Burst-No:          10  Write Address: 00403f6  WriteData: 4465e788 
tbench_top.u_sdram32 : at time     36672 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     36712 ns WRITE: Bank = 3 Row =  256, Col = 243, Data = bab14875
Status: Burst-No:          11  Write Address: 00403f7  WriteData: d73fb4ae 
tbench_top.u_sdram32 : at time     36732 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     36772 ns WRITE: Bank = 3 Row =  256, Col = 244, Data = c7e8568f
Status: Burst-No:          12  Write Address: 00403f8  WriteData: 4df3819b 
tbench_top.u_sdram32 : at time     36792 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     36832 ns WRITE: Bank = 3 Row =  256, Col = 245, Data = 35cdbf6b
Status: Burst-No:          13  Write Address: 00403f9  WriteData: 493e4592 
tbench_top.u_sdram32 : at time     36852 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     36892 ns WRITE: Bank = 3 Row =  256, Col = 246, Data = 4465e788
Status: Burst-No:          14  Write Address: 00403fa  WriteData: 1444df28 
Write Address: 00110fb4, Burst Size:  15
tbench_top.u_sdram32 : at time     36912 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     36952 ns WRITE: Bank = 3 Row =  256, Col = 247, Data = d73fb4ae
Status: Burst-No:           0  Write Address: 00443ed  WriteData: 9684e02d 
tbench_top.u_sdram32 : at time     36972 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     37012 ns WRITE: Bank = 3 Row =  256, Col = 248, Data = 4df3819b
Status: Burst-No:           1  Write Address: 00443ee  WriteData: 25b75f4b 
tbench_top.u_sdram32 : at time     37032 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     37072 ns WRITE: Bank = 3 Row =  256, Col = 249, Data = 493e4592
Status: Burst-No:           2  Write Address: 00443ef  WriteData: e169b0c2 
tbench_top.u_sdram32 : at time     37092 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     37132 ns WRITE: Bank = 3 Row =  256, Col = 250, Data = 1444df28
Status: Burst-No:           3  Write Address: 00443f0  WriteData: 8f1cf61e 
tbench_top.u_sdram32 : at time     37152 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 00443f1  WriteData: 06b3050d 
tbench_top.u_sdram32 : at time     37272 ns ACT  : Bank = 3 Row =  272
tbench_top.u_sdram32 : at time     37352 ns WRITE: Bank = 3 Row =  272, Col = 237, Data = 9684e02d
tbench_top.u_sdram32 : at time     37372 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     37412 ns WRITE: Bank = 3 Row =  272, Col = 238, Data = 25b75f4b
Status: Burst-No:           5  Write Address: 00443f2  WriteData: 7679fdec 
tbench_top.u_sdram32 : at time     37432 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     37472 ns WRITE: Bank = 3 Row =  272, Col = 239, Data = e169b0c2
Status: Burst-No:           6  Write Address: 00443f3  WriteData: 0c039d18 
tbench_top.u_sdram32 : at time     37492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     37532 ns WRITE: Bank = 3 Row =  272, Col = 240, Data = 8f1cf61e
Status: Burst-No:           7  Write Address: 00443f4  WriteData: 68ae1bd1 
tbench_top.u_sdram32 : at time     37552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     37592 ns WRITE: Bank = 3 Row =  272, Col = 241, Data = 06b3050d
Status: Burst-No:           8  Write Address: 00443f5  WriteData: c3761c86 
tbench_top.u_sdram32 : at time     37612 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     37652 ns WRITE: Bank = 3 Row =  272, Col = 242, Data = 7679fdec
Status: Burst-No:           9  Write Address: 00443f6  WriteData: a0c02441 
tbench_top.u_sdram32 : at time     37672 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     37712 ns WRITE: Bank = 3 Row =  272, Col = 243, Data = 0c039d18
Status: Burst-No:          10  Write Address: 00443f7  WriteData: 9dbf643b 
tbench_top.u_sdram32 : at time     37732 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     37772 ns WRITE: Bank = 3 Row =  272, Col = 244, Data = 68ae1bd1
Status: Burst-No:          11  Write Address: 00443f8  WriteData: 6c44f9d8 
tbench_top.u_sdram32 : at time     37792 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     37832 ns WRITE: Bank = 3 Row =  272, Col = 245, Data = c3761c86
Status: Burst-No:          12  Write Address: 00443f9  WriteData: 29efe953 
tbench_top.u_sdram32 : at time     37852 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     37892 ns WRITE: Bank = 3 Row =  272, Col = 246, Data = a0c02441
Status: Burst-No:          13  Write Address: 00443fa  WriteData: ab196256 
tbench_top.u_sdram32 : at time     37912 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     37952 ns WRITE: Bank = 3 Row =  272, Col = 247, Data = 9dbf643b
Status: Burst-No:          14  Write Address: 00443fb  WriteData: adac225b 
Write Address: 00120fb8, Burst Size:  15
tbench_top.u_sdram32 : at time     37972 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     38012 ns WRITE: Bank = 3 Row =  272, Col = 248, Data = 6c44f9d8
Status: Burst-No:           0  Write Address: 00483ee  WriteData: f166fae2 
tbench_top.u_sdram32 : at time     38032 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     38072 ns WRITE: Bank = 3 Row =  272, Col = 249, Data = 29efe953
Status: Burst-No:           1  Write Address: 00483ef  WriteData: 8273e204 
tbench_top.u_sdram32 : at time     38092 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     38132 ns WRITE: Bank = 3 Row =  272, Col = 250, Data = ab196256
Status: Burst-No:           2  Write Address: 00483f0  WriteData: 39ac0373 
tbench_top.u_sdram32 : at time     38152 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     38192 ns WRITE: Bank = 3 Row =  272, Col = 251, Data = adac225b
Status: Burst-No:           3  Write Address: 00483f1  WriteData: ec50b4d8 
tbench_top.u_sdram32 : at time     38212 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 00483f2  WriteData: 093e4d12 
tbench_top.u_sdram32 : at time     38332 ns ACT  : Bank = 3 Row =  288
tbench_top.u_sdram32 : at time     38412 ns WRITE: Bank = 3 Row =  288, Col = 238, Data = f166fae2
tbench_top.u_sdram32 : at time     38432 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     38472 ns WRITE: Bank = 3 Row =  288, Col = 239, Data = 8273e204
Status: Burst-No:           5  Write Address: 00483f3  WriteData: dc0344b8 
tbench_top.u_sdram32 : at time     38492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     38532 ns WRITE: Bank = 3 Row =  288, Col = 240, Data = 39ac0373
Status: Burst-No:           6  Write Address: 00483f4  WriteData: 9c811239 
tbench_top.u_sdram32 : at time     38552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     38592 ns WRITE: Bank = 3 Row =  288, Col = 241, Data = ec50b4d8
Status: Burst-No:           7  Write Address: 00483f5  WriteData: f287b6e5 
tbench_top.u_sdram32 : at time     38612 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     38652 ns WRITE: Bank = 3 Row =  288, Col = 242, Data = 093e4d12
Status: Burst-No:           8  Write Address: 00483f6  WriteData: d0c5dca1 
tbench_top.u_sdram32 : at time     38672 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     38712 ns WRITE: Bank = 3 Row =  288, Col = 243, Data = dc0344b8
Status: Burst-No:           9  Write Address: 00483f7  WriteData: 15890f2b 
tbench_top.u_sdram32 : at time     38732 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     38772 ns WRITE: Bank = 3 Row =  288, Col = 244, Data = 9c811239
Status: Burst-No:          10  Write Address: 00483f8  WriteData: 40905d81 
tbench_top.u_sdram32 : at time     38792 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     38832 ns WRITE: Bank = 3 Row =  288, Col = 245, Data = f287b6e5
Status: Burst-No:          11  Write Address: 00483f9  WriteData: 641b85c8 
tbench_top.u_sdram32 : at time     38852 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     38892 ns WRITE: Bank = 3 Row =  288, Col = 246, Data = d0c5dca1
Status: Burst-No:          12  Write Address: 00483fa  WriteData: 13b55527 
tbench_top.u_sdram32 : at time     38912 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     38952 ns WRITE: Bank = 3 Row =  288, Col = 247, Data = 15890f2b
Status: Burst-No:          13  Write Address: 00483fb  WriteData: 50d5f9a1 
tbench_top.u_sdram32 : at time     38972 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     39012 ns WRITE: Bank = 3 Row =  288, Col = 248, Data = 40905d81
Status: Burst-No:          14  Write Address: 00483fc  WriteData: 8f8c6e1f 
Write Address: 00130fbc, Burst Size:  15
tbench_top.u_sdram32 : at time     39032 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     39072 ns WRITE: Bank = 3 Row =  288, Col = 249, Data = 641b85c8
Status: Burst-No:           0  Write Address: 004c3ef  WriteData: 82223a04 
tbench_top.u_sdram32 : at time     39092 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     39132 ns WRITE: Bank = 3 Row =  288, Col = 250, Data = 13b55527
Status: Burst-No:           1  Write Address: 004c3f0  WriteData: 2c2d2358 
tbench_top.u_sdram32 : at time     39152 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     39192 ns WRITE: Bank = 3 Row =  288, Col = 251, Data = 50d5f9a1
Status: Burst-No:           2  Write Address: 004c3f1  WriteData: cb5c8096 
tbench_top.u_sdram32 : at time     39212 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     39252 ns WRITE: Bank = 3 Row =  288, Col = 252, Data = 8f8c6e1f
Status: Burst-No:           3  Write Address: 004c3f2  WriteData: 0a6e9314 
tbench_top.u_sdram32 : at time     39272 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 004c3f3  WriteData: 8919b412 
tbench_top.u_sdram32 : at time     39392 ns ACT  : Bank = 3 Row =  304
tbench_top.u_sdram32 : at time     39472 ns WRITE: Bank = 3 Row =  304, Col = 239, Data = 82223a04
tbench_top.u_sdram32 : at time     39492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     39532 ns WRITE: Bank = 3 Row =  304, Col = 240, Data = 2c2d2358
Status: Burst-No:           5  Write Address: 004c3f4  WriteData: cb227096 
tbench_top.u_sdram32 : at time     39552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     39592 ns WRITE: Bank = 3 Row =  304, Col = 241, Data = cb5c8096
Status: Burst-No:           6  Write Address: 004c3f5  WriteData: d8ace2b1 
tbench_top.u_sdram32 : at time     39612 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     39652 ns WRITE: Bank = 3 Row =  304, Col = 242, Data = 0a6e9314
Status: Burst-No:           7  Write Address: 004c3f6  WriteData: 2ac2d555 
tbench_top.u_sdram32 : at time     39672 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     39712 ns WRITE: Bank = 3 Row =  304, Col = 243, Data = 8919b412
Status: Burst-No:           8  Write Address: 004c3f7  WriteData: f6c38eed 
tbench_top.u_sdram32 : at time     39732 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     39772 ns WRITE: Bank = 3 Row =  304, Col = 244, Data = cb227096
Status: Burst-No:           9  Write Address: 004c3f8  WriteData: 158b2b2b 
tbench_top.u_sdram32 : at time     39792 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     39832 ns WRITE: Bank = 3 Row =  304, Col = 245, Data = d8ace2b1
Status: Burst-No:          10  Write Address: 004c3f9  WriteData: 7ab11bf5 
tbench_top.u_sdram32 : at time     39852 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     39892 ns WRITE: Bank = 3 Row =  304, Col = 246, Data = 2ac2d555
Status: Burst-No:          11  Write Address: 004c3fa  WriteData: 56b403ad 
tbench_top.u_sdram32 : at time     39912 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     39952 ns WRITE: Bank = 3 Row =  304, Col = 247, Data = f6c38eed
Status: Burst-No:          12  Write Address: 004c3fb  WriteData: 93c12227 
tbench_top.u_sdram32 : at time     39972 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     40012 ns WRITE: Bank = 3 Row =  304, Col = 248, Data = 158b2b2b
Status: Burst-No:          13  Write Address: 004c3fc  WriteData: 4249ff84 
tbench_top.u_sdram32 : at time     40032 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     40072 ns WRITE: Bank = 3 Row =  304, Col = 249, Data = 7ab11bf5
Status: Burst-No:          14  Write Address: 004c3fd  WriteData: d3a8e4a7 
Write Address: 00140fa0, Burst Size:  15
tbench_top.u_sdram32 : at time     40092 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     40132 ns WRITE: Bank = 3 Row =  304, Col = 250, Data = 56b403ad
Status: Burst-No:           0  Write Address: 00503e8  WriteData: f3d7a6e7 
tbench_top.u_sdram32 : at time     40152 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     40192 ns WRITE: Bank = 3 Row =  304, Col = 251, Data = 93c12227
Status: Burst-No:           1  Write Address: 00503e9  WriteData: dcef90b9 
tbench_top.u_sdram32 : at time     40212 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     40252 ns WRITE: Bank = 3 Row =  304, Col = 252, Data = 4249ff84
Status: Burst-No:           2  Write Address: 00503ea  WriteData: a4da5649 
tbench_top.u_sdram32 : at time     40272 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     40312 ns WRITE: Bank = 3 Row =  304, Col = 253, Data = d3a8e4a7
Status: Burst-No:           3  Write Address: 00503eb  WriteData: 6de5bbdb 
tbench_top.u_sdram32 : at time     40332 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 00503ec  WriteData: 64ba0fc9 
tbench_top.u_sdram32 : at time     40452 ns ACT  : Bank = 3 Row =  320
tbench_top.u_sdram32 : at time     40532 ns WRITE: Bank = 3 Row =  320, Col = 232, Data = f3d7a6e7
tbench_top.u_sdram32 : at time     40552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     40592 ns WRITE: Bank = 3 Row =  320, Col = 233, Data = dcef90b9
Status: Burst-No:           5  Write Address: 00503ed  WriteData: 2883b151 
tbench_top.u_sdram32 : at time     40612 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     40652 ns WRITE: Bank = 3 Row =  320, Col = 234, Data = a4da5649
Status: Burst-No:           6  Write Address: 00503ee  WriteData: d0bc5ea1 
tbench_top.u_sdram32 : at time     40672 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     40712 ns WRITE: Bank = 3 Row =  320, Col = 235, Data = 6de5bbdb
Status: Burst-No:           7  Write Address: 00503ef  WriteData: 1546dd2a 
tbench_top.u_sdram32 : at time     40732 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     40772 ns WRITE: Bank = 3 Row =  320, Col = 236, Data = 64ba0fc9
Status: Burst-No:           8  Write Address: 00503f0  WriteData: 7d2a45fa 
tbench_top.u_sdram32 : at time     40792 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     40832 ns WRITE: Bank = 3 Row =  320, Col = 237, Data = 2883b151
Status: Burst-No:           9  Write Address: 00503f1  WriteData: a2e62045 
tbench_top.u_sdram32 : at time     40852 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     40892 ns WRITE: Bank = 3 Row =  320, Col = 238, Data = d0bc5ea1
Status: Burst-No:          10  Write Address: 00503f2  WriteData: 41a10583 
tbench_top.u_sdram32 : at time     40912 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     40952 ns WRITE: Bank = 3 Row =  320, Col = 239, Data = 1546dd2a
Status: Burst-No:          11  Write Address: 00503f3  WriteData: be75427c 
tbench_top.u_sdram32 : at time     40972 ns BST  : Burst Terminate
Status: Burst-No:          12  Write Address: 00503f4  WriteData: b9461472 
tbench_top.u_sdram32 : at time     41072 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     41252 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     41432 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     41612 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     41792 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     41972 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     42152 ns ACT  : Bank = 3 Row =  320
tbench_top.u_sdram32 : at time     42232 ns WRITE: Bank = 3 Row =  320, Col = 240, Data = 7d2a45fa
tbench_top.u_sdram32 : at time     42252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     42292 ns WRITE: Bank = 3 Row =  320, Col = 241, Data = a2e62045
Status: Burst-No:          13  Write Address: 00503f5  WriteData: ff4f3cfe 
tbench_top.u_sdram32 : at time     42312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     42352 ns WRITE: Bank = 3 Row =  320, Col = 242, Data = 41a10583
Status: Burst-No:          14  Write Address: 00503f6  WriteData: b455f268 
Write Address: 00150fa4, Burst Size:  15
tbench_top.u_sdram32 : at time     42372 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     42412 ns WRITE: Bank = 3 Row =  320, Col = 243, Data = be75427c
Status: Burst-No:           0  Write Address: 00543e9  WriteData: b7dfaa6f 
tbench_top.u_sdram32 : at time     42432 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     42472 ns WRITE: Bank = 3 Row =  320, Col = 244, Data = b9461472
Status: Burst-No:           1  Write Address: 00543ea  WriteData: 43460d86 
tbench_top.u_sdram32 : at time     42492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     42532 ns WRITE: Bank = 3 Row =  320, Col = 245, Data = ff4f3cfe
Status: Burst-No:           2  Write Address: 00543eb  WriteData: 782321f0 
tbench_top.u_sdram32 : at time     42552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     42592 ns WRITE: Bank = 3 Row =  320, Col = 246, Data = b455f268
Status: Burst-No:           3  Write Address: 00543ec  WriteData: 1c719738 
tbench_top.u_sdram32 : at time     42612 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 00543ed  WriteData: 20769140 
tbench_top.u_sdram32 : at time     42732 ns ACT  : Bank = 3 Row =  336
tbench_top.u_sdram32 : at time     42812 ns WRITE: Bank = 3 Row =  336, Col = 233, Data = b7dfaa6f
tbench_top.u_sdram32 : at time     42832 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     42872 ns WRITE: Bank = 3 Row =  336, Col = 234, Data = 43460d86
Status: Burst-No:           5  Write Address: 00543ee  WriteData: 94097628 
tbench_top.u_sdram32 : at time     42892 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     42932 ns WRITE: Bank = 3 Row =  336, Col = 235, Data = 782321f0
Status: Burst-No:           6  Write Address: 00543ef  WriteData: 7b0da9f6 
tbench_top.u_sdram32 : at time     42952 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     42992 ns WRITE: Bank = 3 Row =  336, Col = 236, Data = 1c719738
Status: Burst-No:           7  Write Address: 00543f0  WriteData: e2bf1ac5 
tbench_top.u_sdram32 : at time     43012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     43052 ns WRITE: Bank = 3 Row =  336, Col = 237, Data = 20769140
Status: Burst-No:           8  Write Address: 00543f1  WriteData: 602831c0 
tbench_top.u_sdram32 : at time     43072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     43112 ns WRITE: Bank = 3 Row =  336, Col = 238, Data = 94097628
Status: Burst-No:           9  Write Address: 00543f2  WriteData: 3a625f74 
tbench_top.u_sdram32 : at time     43132 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     43172 ns WRITE: Bank = 3 Row =  336, Col = 239, Data = 7b0da9f6
Status: Burst-No:          10  Write Address: 00543f3  WriteData: 1cde7139 
tbench_top.u_sdram32 : at time     43192 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     43232 ns WRITE: Bank = 3 Row =  336, Col = 240, Data = e2bf1ac5
Status: Burst-No:          11  Write Address: 00543f4  WriteData: d86a6ab0 
tbench_top.u_sdram32 : at time     43252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     43292 ns WRITE: Bank = 3 Row =  336, Col = 241, Data = 602831c0
Status: Burst-No:          12  Write Address: 00543f5  WriteData: 1e1c873c 
tbench_top.u_sdram32 : at time     43312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     43352 ns WRITE: Bank = 3 Row =  336, Col = 242, Data = 3a625f74
Status: Burst-No:          13  Write Address: 00543f6  WriteData: 1521932a 
tbench_top.u_sdram32 : at time     43372 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     43412 ns WRITE: Bank = 3 Row =  336, Col = 243, Data = 1cde7139
Status: Burst-No:          14  Write Address: 00543f7  WriteData: 3124d362 
Write Address: 00160fa8, Burst Size:  15
tbench_top.u_sdram32 : at time     43432 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     43472 ns WRITE: Bank = 3 Row =  336, Col = 244, Data = d86a6ab0
Status: Burst-No:           0  Write Address: 00583ea  WriteData: 0aec3515 
tbench_top.u_sdram32 : at time     43492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     43532 ns WRITE: Bank = 3 Row =  336, Col = 245, Data = 1e1c873c
Status: Burst-No:           1  Write Address: 00583eb  WriteData: f0b14ee1 
tbench_top.u_sdram32 : at time     43552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     43592 ns WRITE: Bank = 3 Row =  336, Col = 246, Data = 1521932a
Status: Burst-No:           2  Write Address: 00583ec  WriteData: 0be29d17 
tbench_top.u_sdram32 : at time     43612 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     43652 ns WRITE: Bank = 3 Row =  336, Col = 247, Data = 3124d362
Status: Burst-No:           3  Write Address: 00583ed  WriteData: a18bee43 
tbench_top.u_sdram32 : at time     43672 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 00583ee  WriteData: 64b5e3c9 
tbench_top.u_sdram32 : at time     43792 ns ACT  : Bank = 3 Row =  352
tbench_top.u_sdram32 : at time     43872 ns WRITE: Bank = 3 Row =  352, Col = 234, Data = 0aec3515
tbench_top.u_sdram32 : at time     43892 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     43932 ns WRITE: Bank = 3 Row =  352, Col = 235, Data = f0b14ee1
Status: Burst-No:           5  Write Address: 00583ef  WriteData: c3360486 
tbench_top.u_sdram32 : at time     43952 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     43992 ns WRITE: Bank = 3 Row =  352, Col = 236, Data = 0be29d17
Status: Burst-No:           6  Write Address: 00583f0  WriteData: 1297cb25 
tbench_top.u_sdram32 : at time     44012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     44052 ns WRITE: Bank = 3 Row =  352, Col = 237, Data = a18bee43
Status: Burst-No:           7  Write Address: 00583f1  WriteData: 60f69dc1 
tbench_top.u_sdram32 : at time     44072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     44112 ns WRITE: Bank = 3 Row =  352, Col = 238, Data = 64b5e3c9
Status: Burst-No:           8  Write Address: 00583f2  WriteData: c69da28d 
tbench_top.u_sdram32 : at time     44132 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     44172 ns WRITE: Bank = 3 Row =  352, Col = 239, Data = c3360486
Status: Burst-No:           9  Write Address: 00583f3  WriteData: ad67e25a 
tbench_top.u_sdram32 : at time     44192 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     44232 ns WRITE: Bank = 3 Row =  352, Col = 240, Data = 1297cb25
Status: Burst-No:          10  Write Address: 00583f4  WriteData: 03d62707 
tbench_top.u_sdram32 : at time     44252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     44292 ns WRITE: Bank = 3 Row =  352, Col = 241, Data = 60f69dc1
Status: Burst-No:          11  Write Address: 00583f5  WriteData: 165b7b2c 
tbench_top.u_sdram32 : at time     44312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     44352 ns WRITE: Bank = 3 Row =  352, Col = 242, Data = c69da28d
Status: Burst-No:          12  Write Address: 00583f6  WriteData: 060a5d0c 
tbench_top.u_sdram32 : at time     44372 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     44412 ns WRITE: Bank = 3 Row =  352, Col = 243, Data = ad67e25a
Status: Burst-No:          13  Write Address: 00583f7  WriteData: b8ade671 
tbench_top.u_sdram32 : at time     44432 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     44472 ns WRITE: Bank = 3 Row =  352, Col = 244, Data = 03d62707
Status: Burst-No:          14  Write Address: 00583f8  WriteData: 9de17c3b 
Write Address: 00170fac, Burst Size:  15
tbench_top.u_sdram32 : at time     44492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     44532 ns WRITE: Bank = 3 Row =  352, Col = 245, Data = 165b7b2c
Status: Burst-No:           0  Write Address: 005c3eb  WriteData: 5b60e5b6 
tbench_top.u_sdram32 : at time     44552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     44592 ns WRITE: Bank = 3 Row =  352, Col = 246, Data = 060a5d0c
Status: Burst-No:           1  Write Address: 005c3ec  WriteData: fbdfc2f7 
tbench_top.u_sdram32 : at time     44612 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     44652 ns WRITE: Bank = 3 Row =  352, Col = 247, Data = b8ade671
Status: Burst-No:           2  Write Address: 005c3ed  WriteData: cf14ce9e 
tbench_top.u_sdram32 : at time     44672 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     44712 ns WRITE: Bank = 3 Row =  352, Col = 248, Data = 9de17c3b
Status: Burst-No:           3  Write Address: 005c3ee  WriteData: ae78585c 
tbench_top.u_sdram32 : at time     44732 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 005c3ef  WriteData: 2ab8f755 
tbench_top.u_sdram32 : at time     44852 ns ACT  : Bank = 3 Row =  368
tbench_top.u_sdram32 : at time     44932 ns WRITE: Bank = 3 Row =  368, Col = 235, Data = 5b60e5b6
tbench_top.u_sdram32 : at time     44952 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     44992 ns WRITE: Bank = 3 Row =  368, Col = 236, Data = fbdfc2f7
Status: Burst-No:           5  Write Address: 005c3f0  WriteData: 902a3a20 
tbench_top.u_sdram32 : at time     45012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     45052 ns WRITE: Bank = 3 Row =  368, Col = 237, Data = cf14ce9e
Status: Burst-No:           6  Write Address: 005c3f1  WriteData: d00b12a0 
tbench_top.u_sdram32 : at time     45072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     45112 ns WRITE: Bank = 3 Row =  368, Col = 238, Data = ae78585c
Status: Burst-No:           7  Write Address: 005c3f2  WriteData: 39600972 
tbench_top.u_sdram32 : at time     45132 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     45172 ns WRITE: Bank = 3 Row =  368, Col = 239, Data = 2ab8f755
Status: Burst-No:           8  Write Address: 005c3f3  WriteData: da3d8cb4 
tbench_top.u_sdram32 : at time     45192 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     45232 ns WRITE: Bank = 3 Row =  368, Col = 240, Data = 902a3a20
Status: Burst-No:           9  Write Address: 005c3f4  WriteData: 6e8af5dd 
tbench_top.u_sdram32 : at time     45252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     45292 ns WRITE: Bank = 3 Row =  368, Col = 241, Data = d00b12a0
Status: Burst-No:          10  Write Address: 005c3f5  WriteData: 86dcf00d 
tbench_top.u_sdram32 : at time     45312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     45352 ns WRITE: Bank = 3 Row =  368, Col = 242, Data = 39600972
Status: Burst-No:          11  Write Address: 005c3f6  WriteData: 25b0994b 
tbench_top.u_sdram32 : at time     45372 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     45412 ns WRITE: Bank = 3 Row =  368, Col = 243, Data = da3d8cb4
Status: Burst-No:          12  Write Address: 005c3f7  WriteData: bccc4279 
tbench_top.u_sdram32 : at time     45432 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     45472 ns WRITE: Bank = 3 Row =  368, Col = 244, Data = 6e8af5dd
Status: Burst-No:          13  Write Address: 005c3f8  WriteData: cf63da9e 
tbench_top.u_sdram32 : at time     45492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     45532 ns WRITE: Bank = 3 Row =  368, Col = 245, Data = 86dcf00d
Status: Burst-No:          14  Write Address: 005c3f9  WriteData: fef064fd 
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time     45552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     45592 ns WRITE: Bank = 3 Row =  368, Col = 246, Data = 25b0994b
tbench_top.u_sdram32 : at time     45612 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     45652 ns WRITE: Bank = 3 Row =  368, Col = 247, Data = bccc4279
tbench_top.u_sdram32 : at time     45672 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     45712 ns WRITE: Bank = 3 Row =  368, Col = 248, Data = cf63da9e
tbench_top.u_sdram32 : at time     45732 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     45772 ns WRITE: Bank = 3 Row =  368, Col = 249, Data = fef064fd
tbench_top.u_sdram32 : at time     45792 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     45912 ns ACT  : Bank = 3 Row =    0
tbench_top.u_sdram32 : at time     46012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     46038 ns READ : Bank = 3 Row =    0, Col = 252, Data = 462df78c
READ STATUS: Burst-No:           0 Addr: 00003fc Rxd: 462df78c
tbench_top.u_sdram32 : at time     46272 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     46298 ns READ : Bank = 3 Row =    0, Col = 253, Data = 7cfde9f9
READ STATUS: Burst-No:           1 Addr: 00003fd Rxd: 7cfde9f9
tbench_top.u_sdram32 : at time     46532 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     46558 ns READ : Bank = 3 Row =    0, Col = 254, Data = e33724c6
READ STATUS: Burst-No:           2 Addr: 00003fe Rxd: e33724c6
tbench_top.u_sdram32 : at time     46792 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     46818 ns READ : Bank = 3 Row =    0, Col = 255, Data = e2f784c5
READ STATUS: Burst-No:           3 Addr: 00003ff Rxd: e2f784c5
tbench_top.u_sdram32 : at time     47092 ns ACT  : Bank = 0 Row =    1
tbench_top.u_sdram32 : at time     47192 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     47218 ns READ : Bank = 0 Row =    1, Col =   0, Data = d513d2aa
READ STATUS: Burst-No:           4 Addr: 0000400 Rxd: d513d2aa
tbench_top.u_sdram32 : at time     47432 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     47458 ns READ : Bank = 0 Row =    1, Col =   1, Data = 72aff7e5
READ STATUS: Burst-No:           5 Addr: 0000401 Rxd: 72aff7e5
tbench_top.u_sdram32 : at time     47672 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     47698 ns READ : Bank = 0 Row =    1, Col =   2, Data = bbd27277
READ STATUS: Burst-No:           6 Addr: 0000402 Rxd: bbd27277
tbench_top.u_sdram32 : at time     47912 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     47938 ns READ : Bank = 0 Row =    1, Col =   3, Data = 8932d612
READ STATUS: Burst-No:           7 Addr: 0000403 Rxd: 8932d612
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time     48232 ns ACT  : Bank = 3 Row =   16
tbench_top.u_sdram32 : at time     48332 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     48358 ns READ : Bank = 3 Row =   16, Col = 253, Data = 47ecdb8f
READ STATUS: Burst-No:           0 Addr: 00043fd Rxd: 47ecdb8f
tbench_top.u_sdram32 : at time     48592 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     48618 ns READ : Bank = 3 Row =   16, Col = 254, Data = 793069f2
READ STATUS: Burst-No:           1 Addr: 00043fe Rxd: 793069f2
tbench_top.u_sdram32 : at time     48852 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     48878 ns READ : Bank = 3 Row =   16, Col = 255, Data = e77696ce
READ STATUS: Burst-No:           2 Addr: 00043ff Rxd: e77696ce
tbench_top.u_sdram32 : at time     49152 ns ACT  : Bank = 0 Row =   17
tbench_top.u_sdram32 : at time     49252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     49278 ns READ : Bank = 0 Row =   17, Col =   0, Data = f4007ae8
READ STATUS: Burst-No:           3 Addr: 0004400 Rxd: f4007ae8
tbench_top.u_sdram32 : at time     49492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     49518 ns READ : Bank = 0 Row =   17, Col =   1, Data = e2ca4ec5
READ STATUS: Burst-No:           4 Addr: 0004401 Rxd: e2ca4ec5
tbench_top.u_sdram32 : at time     49732 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     49758 ns READ : Bank = 0 Row =   17, Col =   2, Data = 2e58495c
READ STATUS: Burst-No:           5 Addr: 0004402 Rxd: 2e58495c
tbench_top.u_sdram32 : at time     49972 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     49998 ns READ : Bank = 0 Row =   17, Col =   3, Data = de8e28bd
READ STATUS: Burst-No:           6 Addr: 0004403 Rxd: de8e28bd
tbench_top.u_sdram32 : at time     50212 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     50238 ns READ : Bank = 0 Row =   17, Col =   4, Data = 96ab582d
READ STATUS: Burst-No:           7 Addr: 0004404 Rxd: 96ab582d
tbench_top.u_sdram32 : at time     50452 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     50478 ns READ : Bank = 0 Row =   17, Col =   5, Data = b2a72665
READ STATUS: Burst-No:           8 Addr: 0004405 Rxd: b2a72665
tbench_top.u_sdram32 : at time     50692 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     50718 ns READ : Bank = 0 Row =   17, Col =   6, Data = b1ef6263
READ STATUS: Burst-No:           9 Addr: 0004406 Rxd: b1ef6263
tbench_top.u_sdram32 : at time     50932 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     50958 ns READ : Bank = 0 Row =   17, Col =   7, Data = 0573870a
READ STATUS: Burst-No:          10 Addr: 0004407 Rxd: 0573870a
tbench_top.u_sdram32 : at time     51172 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     51198 ns READ : Bank = 0 Row =   17, Col =   8, Data = c03b2280
READ STATUS: Burst-No:          11 Addr: 0004408 Rxd: c03b2280
tbench_top.u_sdram32 : at time     51412 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     51438 ns READ : Bank = 0 Row =   17, Col =   9, Data = 10642120
READ STATUS: Burst-No:          12 Addr: 0004409 Rxd: 10642120
tbench_top.u_sdram32 : at time     51652 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     51678 ns READ : Bank = 0 Row =   17, Col =  10, Data = 557845aa
READ STATUS: Burst-No:          13 Addr: 000440a Rxd: 557845aa
tbench_top.u_sdram32 : at time     51892 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     51918 ns READ : Bank = 0 Row =   17, Col =  11, Data = cecccc9d
READ STATUS: Burst-No:          14 Addr: 000440b Rxd: cecccc9d
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time     52212 ns ACT  : Bank = 3 Row =   32
tbench_top.u_sdram32 : at time     52312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     52338 ns READ : Bank = 3 Row =   32, Col = 254, Data = cb203e96
READ STATUS: Burst-No:           0 Addr: 00083fe Rxd: cb203e96
tbench_top.u_sdram32 : at time     52572 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     52598 ns READ : Bank = 3 Row =   32, Col = 255, Data = 8983b813
READ STATUS: Burst-No:           1 Addr: 00083ff Rxd: 8983b813
tbench_top.u_sdram32 : at time     52872 ns ACT  : Bank = 0 Row =   33
tbench_top.u_sdram32 : at time     52972 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     52998 ns READ : Bank = 0 Row =   33, Col =   0, Data = 86bc380d
READ STATUS: Burst-No:           2 Addr: 0008400 Rxd: 86bc380d
tbench_top.u_sdram32 : at time     53212 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     53238 ns READ : Bank = 0 Row =   33, Col =   1, Data = a9a7d653
READ STATUS: Burst-No:           3 Addr: 0008401 Rxd: a9a7d653
tbench_top.u_sdram32 : at time     53452 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     53478 ns READ : Bank = 0 Row =   33, Col =   2, Data = 359fdd6b
READ STATUS: Burst-No:           4 Addr: 0008402 Rxd: 359fdd6b
tbench_top.u_sdram32 : at time     53692 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     53718 ns READ : Bank = 0 Row =   33, Col =   3, Data = eaa62ad5
READ STATUS: Burst-No:           5 Addr: 0008403 Rxd: eaa62ad5
tbench_top.u_sdram32 : at time     53932 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     53958 ns READ : Bank = 0 Row =   33, Col =   4, Data = 81174a02
READ STATUS: Burst-No:           6 Addr: 0008404 Rxd: 81174a02
tbench_top.u_sdram32 : at time     54172 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     54198 ns READ : Bank = 0 Row =   33, Col =   5, Data = d7563eae
READ STATUS: Burst-No:           7 Addr: 0008405 Rxd: d7563eae
tbench_top.u_sdram32 : at time     54412 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     54438 ns READ : Bank = 0 Row =   33, Col =   6, Data = 0effe91d
READ STATUS: Burst-No:           8 Addr: 0008406 Rxd: 0effe91d
tbench_top.u_sdram32 : at time     54652 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     54678 ns READ : Bank = 0 Row =   33, Col =   7, Data = e7c572cf
READ STATUS: Burst-No:           9 Addr: 0008407 Rxd: e7c572cf
tbench_top.u_sdram32 : at time     54892 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     54918 ns READ : Bank = 0 Row =   33, Col =   8, Data = 11844923
READ STATUS: Burst-No:          10 Addr: 0008408 Rxd: 11844923
tbench_top.u_sdram32 : at time     55132 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     55158 ns READ : Bank = 0 Row =   33, Col =   9, Data = 0509650a
READ STATUS: Burst-No:          11 Addr: 0008409 Rxd: 0509650a
tbench_top.u_sdram32 : at time     55372 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     55398 ns READ : Bank = 0 Row =   33, Col =  10, Data = e5730aca
READ STATUS: Burst-No:          12 Addr: 000840a Rxd: e5730aca
tbench_top.u_sdram32 : at time     55612 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     55638 ns READ : Bank = 0 Row =   33, Col =  11, Data = 9e314c3c
READ STATUS: Burst-No:          13 Addr: 000840b Rxd: 9e314c3c
tbench_top.u_sdram32 : at time     55852 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     55878 ns READ : Bank = 0 Row =   33, Col =  12, Data = 7968bdf2
READ STATUS: Burst-No:          14 Addr: 000840c Rxd: 7968bdf2
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time     56172 ns ACT  : Bank = 3 Row =   48
tbench_top.u_sdram32 : at time     56272 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     56298 ns READ : Bank = 3 Row =   48, Col = 255, Data = 452e618a
READ STATUS: Burst-No:           0 Addr: 000c3ff Rxd: 452e618a
tbench_top.u_sdram32 : at time     56572 ns ACT  : Bank = 0 Row =   49
tbench_top.u_sdram32 : at time     56672 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     56698 ns READ : Bank = 0 Row =   49, Col =   0, Data = 20c4b341
READ STATUS: Burst-No:           1 Addr: 000c400 Rxd: 20c4b341
tbench_top.u_sdram32 : at time     56912 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     56938 ns READ : Bank = 0 Row =   49, Col =   1, Data = ec4b34d8
READ STATUS: Burst-No:           2 Addr: 000c401 Rxd: ec4b34d8
tbench_top.u_sdram32 : at time     57152 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     57178 ns READ : Bank = 0 Row =   49, Col =   2, Data = 3c20f378
READ STATUS: Burst-No:           3 Addr: 000c402 Rxd: 3c20f378
tbench_top.u_sdram32 : at time     57392 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     57418 ns READ : Bank = 0 Row =   49, Col =   3, Data = c48a1289
READ STATUS: Burst-No:           4 Addr: 000c403 Rxd: c48a1289
tbench_top.u_sdram32 : at time     57632 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     57658 ns READ : Bank = 0 Row =   49, Col =   4, Data = 75c50deb
READ STATUS: Burst-No:           5 Addr: 000c404 Rxd: 75c50deb
tbench_top.u_sdram32 : at time     57872 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     57898 ns READ : Bank = 0 Row =   49, Col =   5, Data = 5b0265b6
READ STATUS: Burst-No:           6 Addr: 000c405 Rxd: 5b0265b6
tbench_top.u_sdram32 : at time     58112 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     58138 ns READ : Bank = 0 Row =   49, Col =   6, Data = 634bf9c6
READ STATUS: Burst-No:           7 Addr: 000c406 Rxd: 634bf9c6
tbench_top.u_sdram32 : at time     58352 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     58378 ns READ : Bank = 0 Row =   49, Col =   7, Data = 571513ae
READ STATUS: Burst-No:           8 Addr: 000c407 Rxd: 571513ae
tbench_top.u_sdram32 : at time     58592 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     58618 ns READ : Bank = 0 Row =   49, Col =   8, Data = de7502bc
READ STATUS: Burst-No:           9 Addr: 000c408 Rxd: de7502bc
tbench_top.u_sdram32 : at time     58832 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     58858 ns READ : Bank = 0 Row =   49, Col =   9, Data = 150fdd2a
READ STATUS: Burst-No:          10 Addr: 000c409 Rxd: 150fdd2a
tbench_top.u_sdram32 : at time     59072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     59098 ns READ : Bank = 0 Row =   49, Col =  10, Data = 85d79a0b
READ STATUS: Burst-No:          11 Addr: 000c40a Rxd: 85d79a0b
tbench_top.u_sdram32 : at time     59312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     59338 ns READ : Bank = 0 Row =   49, Col =  11, Data = b897be71
READ STATUS: Burst-No:          12 Addr: 000c40b Rxd: b897be71
tbench_top.u_sdram32 : at time     59552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     59578 ns READ : Bank = 0 Row =   49, Col =  12, Data = 42f24185
READ STATUS: Burst-No:          13 Addr: 000c40c Rxd: 42f24185
tbench_top.u_sdram32 : at time     59792 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     59818 ns READ : Bank = 0 Row =   49, Col =  13, Data = 27f2554f
READ STATUS: Burst-No:          14 Addr: 000c40d Rxd: 27f2554f
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time     60112 ns ACT  : Bank = 3 Row =   64
tbench_top.u_sdram32 : at time     60212 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     60238 ns READ : Bank = 3 Row =   64, Col = 248, Data = 9dcc603b
READ STATUS: Burst-No:           0 Addr: 00103f8 Rxd: 9dcc603b
tbench_top.u_sdram32 : at time     60472 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     60498 ns READ : Bank = 3 Row =   64, Col = 249, Data = 1d06333a
READ STATUS: Burst-No:           1 Addr: 00103f9 Rxd: 1d06333a
tbench_top.u_sdram32 : at time     60732 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     60758 ns READ : Bank = 3 Row =   64, Col = 250, Data = bf23327e
READ STATUS: Burst-No:           2 Addr: 00103fa Rxd: bf23327e
tbench_top.u_sdram32 : at time     60992 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     61018 ns READ : Bank = 3 Row =   64, Col = 251, Data = 0aaa4b15
READ STATUS: Burst-No:           3 Addr: 00103fb Rxd: 0aaa4b15
tbench_top.u_sdram32 : at time     61252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     61278 ns READ : Bank = 3 Row =   64, Col = 252, Data = 78d99bf1
READ STATUS: Burst-No:           4 Addr: 00103fc Rxd: 78d99bf1
tbench_top.u_sdram32 : at time     61512 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     61538 ns READ : Bank = 3 Row =   64, Col = 253, Data = 6c9c4bd9
READ STATUS: Burst-No:           5 Addr: 00103fd Rxd: 6c9c4bd9
tbench_top.u_sdram32 : at time     61772 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     61798 ns READ : Bank = 3 Row =   64, Col = 254, Data = 31230762
READ STATUS: Burst-No:           6 Addr: 00103fe Rxd: 31230762
tbench_top.u_sdram32 : at time     62032 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     62058 ns READ : Bank = 3 Row =   64, Col = 255, Data = 2635fb4c
READ STATUS: Burst-No:           7 Addr: 00103ff Rxd: 2635fb4c
tbench_top.u_sdram32 : at time     62332 ns ACT  : Bank = 0 Row =   65
tbench_top.u_sdram32 : at time     62432 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     62458 ns READ : Bank = 0 Row =   65, Col =   0, Data = 4fa1559f
READ STATUS: Burst-No:           8 Addr: 0010400 Rxd: 4fa1559f
tbench_top.u_sdram32 : at time     62672 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     62698 ns READ : Bank = 0 Row =   65, Col =   1, Data = 47b9a18f
READ STATUS: Burst-No:           9 Addr: 0010401 Rxd: 47b9a18f
tbench_top.u_sdram32 : at time     62912 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     62938 ns READ : Bank = 0 Row =   65, Col =   2, Data = 7c6da9f8
READ STATUS: Burst-No:          10 Addr: 0010402 Rxd: 7c6da9f8
tbench_top.u_sdram32 : at time     63152 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     63178 ns READ : Bank = 0 Row =   65, Col =   3, Data = dbcd60b7
READ STATUS: Burst-No:          11 Addr: 0010403 Rxd: dbcd60b7
tbench_top.u_sdram32 : at time     63392 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     63418 ns READ : Bank = 0 Row =   65, Col =   4, Data = cfc4569f
READ STATUS: Burst-No:          12 Addr: 0010404 Rxd: cfc4569f
tbench_top.u_sdram32 : at time     63632 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     63658 ns READ : Bank = 0 Row =   65, Col =   5, Data = ae7d945c
READ STATUS: Burst-No:          13 Addr: 0010405 Rxd: ae7d945c
tbench_top.u_sdram32 : at time     63872 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     63898 ns READ : Bank = 0 Row =   65, Col =   6, Data = adcbc05b
READ STATUS: Burst-No:          14 Addr: 0010406 Rxd: adcbc05b
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time     64192 ns ACT  : Bank = 3 Row =   80
tbench_top.u_sdram32 : at time     64292 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     64318 ns READ : Bank = 3 Row =   80, Col = 249, Data = 44de3789
READ STATUS: Burst-No:           0 Addr: 00143f9 Rxd: 44de3789
tbench_top.u_sdram32 : at time     64552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     64578 ns READ : Bank = 3 Row =   80, Col = 250, Data = a4ae3249
READ STATUS: Burst-No:           1 Addr: 00143fa Rxd: a4ae3249
tbench_top.u_sdram32 : at time     64812 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     64838 ns READ : Bank = 3 Row =   80, Col = 251, Data = e8233ed0
READ STATUS: Burst-No:           2 Addr: 00143fb Rxd: e8233ed0
tbench_top.u_sdram32 : at time     65072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     65098 ns READ : Bank = 3 Row =   80, Col = 252, Data = ebfec0d7
READ STATUS: Burst-No:           3 Addr: 00143fc Rxd: ebfec0d7
tbench_top.u_sdram32 : at time     65332 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     65358 ns READ : Bank = 3 Row =   80, Col = 253, Data = a8c7fc51
READ STATUS: Burst-No:           4 Addr: 00143fd Rxd: a8c7fc51
tbench_top.u_sdram32 : at time     65592 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     65618 ns READ : Bank = 3 Row =   80, Col = 254, Data = 4b212f96
READ STATUS: Burst-No:           5 Addr: 00143fe Rxd: 4b212f96
tbench_top.u_sdram32 : at time     65852 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     65878 ns READ : Bank = 3 Row =   80, Col = 255, Data = 061d7f0c
READ STATUS: Burst-No:           6 Addr: 00143ff Rxd: 061d7f0c
tbench_top.u_sdram32 : at time     66152 ns ACT  : Bank = 0 Row =   81
tbench_top.u_sdram32 : at time     66252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     66278 ns READ : Bank = 0 Row =   81, Col =   0, Data = e12ccec2
READ STATUS: Burst-No:           7 Addr: 0014400 Rxd: e12ccec2
tbench_top.u_sdram32 : at time     66492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     66518 ns READ : Bank = 0 Row =   81, Col =   1, Data = 6457edc8
READ STATUS: Burst-No:           8 Addr: 0014401 Rxd: 6457edc8
tbench_top.u_sdram32 : at time     66732 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     66758 ns READ : Bank = 0 Row =   81, Col =   2, Data = bb825a77
READ STATUS: Burst-No:           9 Addr: 0014402 Rxd: bb825a77
tbench_top.u_sdram32 : at time     66972 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     66998 ns READ : Bank = 0 Row =   81, Col =   3, Data = 1ef2ed3d
READ STATUS: Burst-No:          10 Addr: 0014403 Rxd: 1ef2ed3d
tbench_top.u_sdram32 : at time     67212 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     67238 ns READ : Bank = 0 Row =   81, Col =   4, Data = 090cdb12
READ STATUS: Burst-No:          11 Addr: 0014404 Rxd: 090cdb12
tbench_top.u_sdram32 : at time     67452 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     67478 ns READ : Bank = 0 Row =   81, Col =   5, Data = bf05007e
READ STATUS: Burst-No:          12 Addr: 0014405 Rxd: bf05007e
tbench_top.u_sdram32 : at time     67692 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     67718 ns READ : Bank = 0 Row =   81, Col =   6, Data = 36e5816d
READ STATUS: Burst-No:          13 Addr: 0014406 Rxd: 36e5816d
tbench_top.u_sdram32 : at time     67932 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     67958 ns READ : Bank = 0 Row =   81, Col =   7, Data = 1cd9e739
READ STATUS: Burst-No:          14 Addr: 0014407 Rxd: 1cd9e739
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time     68252 ns ACT  : Bank = 3 Row =   96
tbench_top.u_sdram32 : at time     68352 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     68378 ns READ : Bank = 3 Row =   96, Col = 250, Data = 0fd28f1f
READ STATUS: Burst-No:           0 Addr: 00183fa Rxd: 0fd28f1f
tbench_top.u_sdram32 : at time     68612 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     68638 ns READ : Bank = 3 Row =   96, Col = 251, Data = e9ebf6d3
READ STATUS: Burst-No:           1 Addr: 00183fb Rxd: e9ebf6d3
tbench_top.u_sdram32 : at time     68872 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     68898 ns READ : Bank = 3 Row =   96, Col = 252, Data = 42d92f85
READ STATUS: Burst-No:           2 Addr: 00183fc Rxd: 42d92f85
tbench_top.u_sdram32 : at time     69132 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     69158 ns READ : Bank = 3 Row =   96, Col = 253, Data = bc148878
READ STATUS: Burst-No:           3 Addr: 00183fd Rxd: bc148878
tbench_top.u_sdram32 : at time     69392 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     69418 ns READ : Bank = 3 Row =   96, Col = 254, Data = 2dda595b
READ STATUS: Burst-No:           4 Addr: 00183fe Rxd: 2dda595b
tbench_top.u_sdram32 : at time     69652 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     69678 ns READ : Bank = 3 Row =   96, Col = 255, Data = 248b4b49
READ STATUS: Burst-No:           5 Addr: 00183ff Rxd: 248b4b49
tbench_top.u_sdram32 : at time     69952 ns ACT  : Bank = 0 Row =   97
tbench_top.u_sdram32 : at time     70052 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     70078 ns READ : Bank = 0 Row =   97, Col =   0, Data = 9ff2ae3f
READ STATUS: Burst-No:           6 Addr: 0018400 Rxd: 9ff2ae3f
tbench_top.u_sdram32 : at time     70292 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     70318 ns READ : Bank = 0 Row =   97, Col =   1, Data = 150caf2a
READ STATUS: Burst-No:           7 Addr: 0018401 Rxd: 150caf2a
tbench_top.u_sdram32 : at time     70532 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     70558 ns READ : Bank = 0 Row =   97, Col =   2, Data = 2c156358
READ STATUS: Burst-No:           8 Addr: 0018402 Rxd: 2c156358
tbench_top.u_sdram32 : at time     70772 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     70798 ns READ : Bank = 0 Row =   97, Col =   3, Data = c33f3886
READ STATUS: Burst-No:           9 Addr: 0018403 Rxd: c33f3886
tbench_top.u_sdram32 : at time     71012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     71038 ns READ : Bank = 0 Row =   97, Col =   4, Data = c71a0c8e
READ STATUS: Burst-No:          10 Addr: 0018404 Rxd: c71a0c8e
tbench_top.u_sdram32 : at time     71252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     71278 ns READ : Bank = 0 Row =   97, Col =   5, Data = ce2ff29c
READ STATUS: Burst-No:          11 Addr: 0018405 Rxd: ce2ff29c
tbench_top.u_sdram32 : at time     71492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     71518 ns READ : Bank = 0 Row =   97, Col =   6, Data = 7d3599fa
READ STATUS: Burst-No:          12 Addr: 0018406 Rxd: 7d3599fa
tbench_top.u_sdram32 : at time     71732 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     71758 ns READ : Bank = 0 Row =   97, Col =   7, Data = 937dbc26
READ STATUS: Burst-No:          13 Addr: 0018407 Rxd: 937dbc26
tbench_top.u_sdram32 : at time     71892 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     72072 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     72252 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     72432 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     72612 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     72792 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time     73052 ns ACT  : Bank = 0 Row =   97
tbench_top.u_sdram32 : at time     73152 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     73178 ns READ : Bank = 0 Row =   97, Col =   8, Data = 39961773
READ STATUS: Burst-No:          14 Addr: 0018408 Rxd: 39961773
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time     73472 ns ACT  : Bank = 3 Row =  112
tbench_top.u_sdram32 : at time     73572 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     73598 ns READ : Bank = 3 Row =  112, Col = 251, Data = d18bb4a3
READ STATUS: Burst-No:           0 Addr: 001c3fb Rxd: d18bb4a3
tbench_top.u_sdram32 : at time     73832 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     73858 ns READ : Bank = 3 Row =  112, Col = 252, Data = 9799a82f
READ STATUS: Burst-No:           1 Addr: 001c3fc Rxd: 9799a82f
tbench_top.u_sdram32 : at time     74092 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     74118 ns READ : Bank = 3 Row =  112, Col = 253, Data = d9d292b3
READ STATUS: Burst-No:           2 Addr: 001c3fd Rxd: d9d292b3
tbench_top.u_sdram32 : at time     74352 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     74378 ns READ : Bank = 3 Row =  112, Col = 254, Data = afd8565f
READ STATUS: Burst-No:           3 Addr: 001c3fe Rxd: afd8565f
tbench_top.u_sdram32 : at time     74612 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     74638 ns READ : Bank = 3 Row =  112, Col = 255, Data = 22290d44
READ STATUS: Burst-No:           4 Addr: 001c3ff Rxd: 22290d44
tbench_top.u_sdram32 : at time     74912 ns ACT  : Bank = 0 Row =  113
tbench_top.u_sdram32 : at time     75012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     75038 ns READ : Bank = 0 Row =  113, Col =   0, Data = 7bf8fdf7
READ STATUS: Burst-No:           5 Addr: 001c400 Rxd: 7bf8fdf7
tbench_top.u_sdram32 : at time     75252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     75278 ns READ : Bank = 0 Row =  113, Col =   1, Data = e59b36cb
READ STATUS: Burst-No:           6 Addr: 001c401 Rxd: e59b36cb
tbench_top.u_sdram32 : at time     75492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     75518 ns READ : Bank = 0 Row =  113, Col =   2, Data = f3091ae6
READ STATUS: Burst-No:           7 Addr: 001c402 Rxd: f3091ae6
tbench_top.u_sdram32 : at time     75732 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     75758 ns READ : Bank = 0 Row =  113, Col =   3, Data = 2d28db5a
READ STATUS: Burst-No:           8 Addr: 001c403 Rxd: 2d28db5a
tbench_top.u_sdram32 : at time     75972 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     75998 ns READ : Bank = 0 Row =  113, Col =   4, Data = 14cfc129
READ STATUS: Burst-No:           9 Addr: 001c404 Rxd: 14cfc129
tbench_top.u_sdram32 : at time     76212 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     76238 ns READ : Bank = 0 Row =  113, Col =   5, Data = f682e2ed
READ STATUS: Burst-No:          10 Addr: 001c405 Rxd: f682e2ed
tbench_top.u_sdram32 : at time     76452 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     76478 ns READ : Bank = 0 Row =  113, Col =   6, Data = ed536cda
READ STATUS: Burst-No:          11 Addr: 001c406 Rxd: ed536cda
tbench_top.u_sdram32 : at time     76692 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     76718 ns READ : Bank = 0 Row =  113, Col =   7, Data = b29fb665
READ STATUS: Burst-No:          12 Addr: 001c407 Rxd: b29fb665
tbench_top.u_sdram32 : at time     76932 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     76958 ns READ : Bank = 0 Row =  113, Col =   8, Data = da8ae2b5
READ STATUS: Burst-No:          13 Addr: 001c408 Rxd: da8ae2b5
tbench_top.u_sdram32 : at time     77172 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     77198 ns READ : Bank = 0 Row =  113, Col =   9, Data = efbe94df
READ STATUS: Burst-No:          14 Addr: 001c409 Rxd: efbe94df
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time     77492 ns ACT  : Bank = 3 Row =  128
tbench_top.u_sdram32 : at time     77592 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     77618 ns READ : Bank = 3 Row =  128, Col = 244, Data = 3cf11979
READ STATUS: Burst-No:           0 Addr: 00203f4 Rxd: 3cf11979
tbench_top.u_sdram32 : at time     77852 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     77878 ns READ : Bank = 3 Row =  128, Col = 245, Data = 2231ff44
READ STATUS: Burst-No:           1 Addr: 00203f5 Rxd: 2231ff44
tbench_top.u_sdram32 : at time     78112 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     78138 ns READ : Bank = 3 Row =  128, Col = 246, Data = e8740cd0
READ STATUS: Burst-No:           2 Addr: 00203f6 Rxd: e8740cd0
tbench_top.u_sdram32 : at time     78372 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     78398 ns READ : Bank = 3 Row =  128, Col = 247, Data = 15090b2a
READ STATUS: Burst-No:           3 Addr: 00203f7 Rxd: 15090b2a
tbench_top.u_sdram32 : at time     78632 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     78658 ns READ : Bank = 3 Row =  128, Col = 248, Data = 55f6adab
READ STATUS: Burst-No:           4 Addr: 00203f8 Rxd: 55f6adab
tbench_top.u_sdram32 : at time     78892 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     78918 ns READ : Bank = 3 Row =  128, Col = 249, Data = 076fcf0e
READ STATUS: Burst-No:           5 Addr: 00203f9 Rxd: 076fcf0e
tbench_top.u_sdram32 : at time     79152 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     79178 ns READ : Bank = 3 Row =  128, Col = 250, Data = 6e5daddc
READ STATUS: Burst-No:           6 Addr: 00203fa Rxd: 6e5daddc
tbench_top.u_sdram32 : at time     79412 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     79438 ns READ : Bank = 3 Row =  128, Col = 251, Data = cd5ebc9a
READ STATUS: Burst-No:           7 Addr: 00203fb Rxd: cd5ebc9a
tbench_top.u_sdram32 : at time     79672 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     79698 ns READ : Bank = 3 Row =  128, Col = 252, Data = fedf72fd
READ STATUS: Burst-No:           8 Addr: 00203fc Rxd: fedf72fd
tbench_top.u_sdram32 : at time     79932 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     79958 ns READ : Bank = 3 Row =  128, Col = 253, Data = e1f102c3
READ STATUS: Burst-No:           9 Addr: 00203fd Rxd: e1f102c3
tbench_top.u_sdram32 : at time     80192 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     80218 ns READ : Bank = 3 Row =  128, Col = 254, Data = 2b0eed56
READ STATUS: Burst-No:          10 Addr: 00203fe Rxd: 2b0eed56
tbench_top.u_sdram32 : at time     80452 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     80478 ns READ : Bank = 3 Row =  128, Col = 255, Data = 2779e94e
READ STATUS: Burst-No:          11 Addr: 00203ff Rxd: 2779e94e
tbench_top.u_sdram32 : at time     80752 ns ACT  : Bank = 0 Row =  129
tbench_top.u_sdram32 : at time     80852 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     80878 ns READ : Bank = 0 Row =  129, Col =   0, Data = b3d97667
READ STATUS: Burst-No:          12 Addr: 0020400 Rxd: b3d97667
tbench_top.u_sdram32 : at time     81092 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     81118 ns READ : Bank = 0 Row =  129, Col =   1, Data = 8531340a
READ STATUS: Burst-No:          13 Addr: 0020401 Rxd: 8531340a
tbench_top.u_sdram32 : at time     81332 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     81358 ns READ : Bank = 0 Row =  129, Col =   2, Data = 5b6fb9b6
READ STATUS: Burst-No:          14 Addr: 0020402 Rxd: 5b6fb9b6
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time     81652 ns ACT  : Bank = 3 Row =  144
tbench_top.u_sdram32 : at time     81752 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     81778 ns READ : Bank = 3 Row =  144, Col = 245, Data = 9c0e8a38
READ STATUS: Burst-No:           0 Addr: 00243f5 Rxd: 9c0e8a38
tbench_top.u_sdram32 : at time     82012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     82038 ns READ : Bank = 3 Row =  144, Col = 246, Data = 3cd18779
READ STATUS: Burst-No:           1 Addr: 00243f6 Rxd: 3cd18779
tbench_top.u_sdram32 : at time     82272 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     82298 ns READ : Bank = 3 Row =  144, Col = 247, Data = dc2bc4b8
READ STATUS: Burst-No:           2 Addr: 00243f7 Rxd: dc2bc4b8
tbench_top.u_sdram32 : at time     82532 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     82558 ns READ : Bank = 3 Row =  144, Col = 248, Data = 4a74bf94
READ STATUS: Burst-No:           3 Addr: 00243f8 Rxd: 4a74bf94
tbench_top.u_sdram32 : at time     82792 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     82818 ns READ : Bank = 3 Row =  144, Col = 249, Data = 49c65d93
READ STATUS: Burst-No:           4 Addr: 00243f9 Rxd: 49c65d93
tbench_top.u_sdram32 : at time     83052 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     83078 ns READ : Bank = 3 Row =  144, Col = 250, Data = 823f2c04
READ STATUS: Burst-No:           5 Addr: 00243fa Rxd: 823f2c04
tbench_top.u_sdram32 : at time     83312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     83338 ns READ : Bank = 3 Row =  144, Col = 251, Data = acb7ca59
READ STATUS: Burst-No:           6 Addr: 00243fb Rxd: acb7ca59
tbench_top.u_sdram32 : at time     83572 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     83598 ns READ : Bank = 3 Row =  144, Col = 252, Data = 6dcb69db
READ STATUS: Burst-No:           7 Addr: 00243fc Rxd: 6dcb69db
tbench_top.u_sdram32 : at time     83832 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     83858 ns READ : Bank = 3 Row =  144, Col = 253, Data = a6fcde4d
READ STATUS: Burst-No:           8 Addr: 00243fd Rxd: a6fcde4d
tbench_top.u_sdram32 : at time     84092 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     84118 ns READ : Bank = 3 Row =  144, Col = 254, Data = 6cb0b7d9
READ STATUS: Burst-No:           9 Addr: 00243fe Rxd: 6cb0b7d9
tbench_top.u_sdram32 : at time     84352 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     84378 ns READ : Bank = 3 Row =  144, Col = 255, Data = b6a4266d
READ STATUS: Burst-No:          10 Addr: 00243ff Rxd: b6a4266d
tbench_top.u_sdram32 : at time     84652 ns ACT  : Bank = 0 Row =  145
tbench_top.u_sdram32 : at time     84752 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     84778 ns READ : Bank = 0 Row =  145, Col =   0, Data = bb45e276
READ STATUS: Burst-No:          11 Addr: 0024400 Rxd: bb45e276
tbench_top.u_sdram32 : at time     84992 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     85018 ns READ : Bank = 0 Row =  145, Col =   1, Data = 653b49ca
READ STATUS: Burst-No:          12 Addr: 0024401 Rxd: 653b49ca
tbench_top.u_sdram32 : at time     85232 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     85258 ns READ : Bank = 0 Row =  145, Col =   2, Data = 5b172db6
READ STATUS: Burst-No:          13 Addr: 0024402 Rxd: 5b172db6
tbench_top.u_sdram32 : at time     85472 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     85498 ns READ : Bank = 0 Row =  145, Col =   3, Data = 4a937195
READ STATUS: Burst-No:          14 Addr: 0024403 Rxd: 4a937195
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time     85792 ns ACT  : Bank = 3 Row =  160
tbench_top.u_sdram32 : at time     85892 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     85918 ns READ : Bank = 3 Row =  160, Col = 246, Data = a3071a46
READ STATUS: Burst-No:           0 Addr: 00283f6 Rxd: a3071a46
tbench_top.u_sdram32 : at time     86152 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     86178 ns READ : Bank = 3 Row =  160, Col = 247, Data = 02749b04
READ STATUS: Burst-No:           1 Addr: 00283f7 Rxd: 02749b04
tbench_top.u_sdram32 : at time     86412 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     86438 ns READ : Bank = 3 Row =  160, Col = 248, Data = 7bd261f7
READ STATUS: Burst-No:           2 Addr: 00283f8 Rxd: 7bd261f7
tbench_top.u_sdram32 : at time     86672 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     86698 ns READ : Bank = 3 Row =  160, Col = 249, Data = 34980769
READ STATUS: Burst-No:           3 Addr: 00283f9 Rxd: 34980769
tbench_top.u_sdram32 : at time     86932 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     86958 ns READ : Bank = 3 Row =  160, Col = 250, Data = da6ebab4
READ STATUS: Burst-No:           4 Addr: 00283fa Rxd: da6ebab4
tbench_top.u_sdram32 : at time     87192 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     87218 ns READ : Bank = 3 Row =  160, Col = 251, Data = 44018d88
READ STATUS: Burst-No:           5 Addr: 00283fb Rxd: 44018d88
tbench_top.u_sdram32 : at time     87452 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     87478 ns READ : Bank = 3 Row =  160, Col = 252, Data = 147cd928
READ STATUS: Burst-No:           6 Addr: 00283fc Rxd: 147cd928
tbench_top.u_sdram32 : at time     87712 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     87738 ns READ : Bank = 3 Row =  160, Col = 253, Data = 9690042d
READ STATUS: Burst-No:           7 Addr: 00283fd Rxd: 9690042d
tbench_top.u_sdram32 : at time     87972 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     87998 ns READ : Bank = 3 Row =  160, Col = 254, Data = e3c530c7
READ STATUS: Burst-No:           8 Addr: 00283fe Rxd: e3c530c7
tbench_top.u_sdram32 : at time     88232 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     88258 ns READ : Bank = 3 Row =  160, Col = 255, Data = 975c9c2e
READ STATUS: Burst-No:           9 Addr: 00283ff Rxd: 975c9c2e
tbench_top.u_sdram32 : at time     88532 ns ACT  : Bank = 0 Row =  161
tbench_top.u_sdram32 : at time     88632 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     88658 ns READ : Bank = 0 Row =  161, Col =   0, Data = 8477e408
READ STATUS: Burst-No:          10 Addr: 0028400 Rxd: 8477e408
tbench_top.u_sdram32 : at time     88872 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     88898 ns READ : Bank = 0 Row =  161, Col =   1, Data = 0e41451c
READ STATUS: Burst-No:          11 Addr: 0028401 Rxd: 0e41451c
tbench_top.u_sdram32 : at time     89112 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     89138 ns READ : Bank = 0 Row =  161, Col =   2, Data = fea7a6fd
READ STATUS: Burst-No:          12 Addr: 0028402 Rxd: fea7a6fd
tbench_top.u_sdram32 : at time     89352 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     89378 ns READ : Bank = 0 Row =  161, Col =   3, Data = 149e0729
READ STATUS: Burst-No:          13 Addr: 0028403 Rxd: 149e0729
tbench_top.u_sdram32 : at time     89592 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     89618 ns READ : Bank = 0 Row =  161, Col =   4, Data = 8e37901c
READ STATUS: Burst-No:          14 Addr: 0028404 Rxd: 8e37901c
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time     89912 ns ACT  : Bank = 3 Row =  176
tbench_top.u_sdram32 : at time     90012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     90038 ns READ : Bank = 3 Row =  176, Col = 247, Data = 43356786
READ STATUS: Burst-No:           0 Addr: 002c3f7 Rxd: 43356786
tbench_top.u_sdram32 : at time     90272 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     90298 ns READ : Bank = 3 Row =  176, Col = 248, Data = ed3408da
READ STATUS: Burst-No:           1 Addr: 002c3f8 Rxd: ed3408da
tbench_top.u_sdram32 : at time     90532 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     90558 ns READ : Bank = 3 Row =  176, Col = 249, Data = 9eb7c63d
READ STATUS: Burst-No:           2 Addr: 002c3f9 Rxd: 9eb7c63d
tbench_top.u_sdram32 : at time     90792 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     90818 ns READ : Bank = 3 Row =  176, Col = 250, Data = 334ea766
READ STATUS: Burst-No:           3 Addr: 002c3fa Rxd: 334ea766
tbench_top.u_sdram32 : at time     91052 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     91078 ns READ : Bank = 3 Row =  176, Col = 251, Data = b855c470
READ STATUS: Burst-No:           4 Addr: 002c3fb Rxd: b855c470
tbench_top.u_sdram32 : at time     91312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     91338 ns READ : Bank = 3 Row =  176, Col = 252, Data = b9f50473
READ STATUS: Burst-No:           5 Addr: 002c3fc Rxd: b9f50473
tbench_top.u_sdram32 : at time     91572 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     91598 ns READ : Bank = 3 Row =  176, Col = 253, Data = 5d7199ba
READ STATUS: Burst-No:           6 Addr: 002c3fd Rxd: 5d7199ba
tbench_top.u_sdram32 : at time     91832 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     91858 ns READ : Bank = 3 Row =  176, Col = 254, Data = 2f3ab35e
READ STATUS: Burst-No:           7 Addr: 002c3fe Rxd: 2f3ab35e
tbench_top.u_sdram32 : at time     92092 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     92118 ns READ : Bank = 3 Row =  176, Col = 255, Data = 7d4779fa
READ STATUS: Burst-No:           8 Addr: 002c3ff Rxd: 7d4779fa
tbench_top.u_sdram32 : at time     92392 ns ACT  : Bank = 0 Row =  177
tbench_top.u_sdram32 : at time     92492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     92518 ns READ : Bank = 0 Row =  177, Col =   0, Data = 6a8e05d5
READ STATUS: Burst-No:           9 Addr: 002c400 Rxd: 6a8e05d5
tbench_top.u_sdram32 : at time     92732 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     92758 ns READ : Bank = 0 Row =  177, Col =   1, Data = 8d24f61a
READ STATUS: Burst-No:          10 Addr: 002c401 Rxd: 8d24f61a
tbench_top.u_sdram32 : at time     92972 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     92998 ns READ : Bank = 0 Row =  177, Col =   2, Data = dcf000b9
READ STATUS: Burst-No:          11 Addr: 002c402 Rxd: dcf000b9
tbench_top.u_sdram32 : at time     93212 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     93238 ns READ : Bank = 0 Row =  177, Col =   3, Data = 1b876137
READ STATUS: Burst-No:          12 Addr: 002c403 Rxd: 1b876137
tbench_top.u_sdram32 : at time     93452 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     93478 ns READ : Bank = 0 Row =  177, Col =   4, Data = 4b273796
READ STATUS: Burst-No:          13 Addr: 002c404 Rxd: 4b273796
tbench_top.u_sdram32 : at time     93692 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     93718 ns READ : Bank = 0 Row =  177, Col =   5, Data = 603921c0
READ STATUS: Burst-No:          14 Addr: 002c405 Rxd: 603921c0
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time     94012 ns ACT  : Bank = 3 Row =  192
tbench_top.u_sdram32 : at time     94112 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     94138 ns READ : Bank = 3 Row =  192, Col = 240, Data = 13259f26
READ STATUS: Burst-No:           0 Addr: 00303f0 Rxd: 13259f26
tbench_top.u_sdram32 : at time     94372 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     94398 ns READ : Bank = 3 Row =  192, Col = 241, Data = db461ab6
READ STATUS: Burst-No:           1 Addr: 00303f1 Rxd: db461ab6
tbench_top.u_sdram32 : at time     94632 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     94658 ns READ : Bank = 3 Row =  192, Col = 242, Data = 3e99837d
READ STATUS: Burst-No:           2 Addr: 00303f2 Rxd: 3e99837d
tbench_top.u_sdram32 : at time     94892 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     94918 ns READ : Bank = 3 Row =  192, Col = 243, Data = 6e5f0fdc
READ STATUS: Burst-No:           3 Addr: 00303f3 Rxd: 6e5f0fdc
tbench_top.u_sdram32 : at time     95152 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     95178 ns READ : Bank = 3 Row =  192, Col = 244, Data = 43615786
READ STATUS: Burst-No:           4 Addr: 00303f4 Rxd: 43615786
tbench_top.u_sdram32 : at time     95412 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     95438 ns READ : Bank = 3 Row =  192, Col = 245, Data = 3c03ff78
READ STATUS: Burst-No:           5 Addr: 00303f5 Rxd: 3c03ff78
tbench_top.u_sdram32 : at time     95672 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     95698 ns READ : Bank = 3 Row =  192, Col = 246, Data = 3f5a9b7e
READ STATUS: Burst-No:           6 Addr: 00303f6 Rxd: 3f5a9b7e
tbench_top.u_sdram32 : at time     95932 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     95958 ns READ : Bank = 3 Row =  192, Col = 247, Data = ed8d80db
READ STATUS: Burst-No:           7 Addr: 00303f7 Rxd: ed8d80db
tbench_top.u_sdram32 : at time     96192 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     96218 ns READ : Bank = 3 Row =  192, Col = 248, Data = e7c3b6cf
READ STATUS: Burst-No:           8 Addr: 00303f8 Rxd: e7c3b6cf
tbench_top.u_sdram32 : at time     96452 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     96478 ns READ : Bank = 3 Row =  192, Col = 249, Data = 3ced2b79
READ STATUS: Burst-No:           9 Addr: 00303f9 Rxd: 3ced2b79
tbench_top.u_sdram32 : at time     96712 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     96738 ns READ : Bank = 3 Row =  192, Col = 250, Data = fd28e4fa
READ STATUS: Burst-No:          10 Addr: 00303fa Rxd: fd28e4fa
tbench_top.u_sdram32 : at time     96972 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     96998 ns READ : Bank = 3 Row =  192, Col = 251, Data = b0bcee61
READ STATUS: Burst-No:          11 Addr: 00303fb Rxd: b0bcee61
tbench_top.u_sdram32 : at time     97232 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     97258 ns READ : Bank = 3 Row =  192, Col = 252, Data = 0b940917
READ STATUS: Burst-No:          12 Addr: 00303fc Rxd: 0b940917
tbench_top.u_sdram32 : at time     97492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     97518 ns READ : Bank = 3 Row =  192, Col = 253, Data = d0f578a1
READ STATUS: Burst-No:          13 Addr: 00303fd Rxd: d0f578a1
tbench_top.u_sdram32 : at time     97752 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     97778 ns READ : Bank = 3 Row =  192, Col = 254, Data = 43779186
READ STATUS: Burst-No:          14 Addr: 00303fe Rxd: 43779186
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time     98072 ns ACT  : Bank = 3 Row =  208
tbench_top.u_sdram32 : at time     98172 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     98198 ns READ : Bank = 3 Row =  208, Col = 241, Data = a8639650
READ STATUS: Burst-No:           0 Addr: 00343f1 Rxd: a8639650
tbench_top.u_sdram32 : at time     98432 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     98458 ns READ : Bank = 3 Row =  208, Col = 242, Data = 7a8c59f5
READ STATUS: Burst-No:           1 Addr: 00343f2 Rxd: 7a8c59f5
tbench_top.u_sdram32 : at time     98692 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     98718 ns READ : Bank = 3 Row =  208, Col = 243, Data = 9ab48835
READ STATUS: Burst-No:           2 Addr: 00343f3 Rxd: 9ab48835
tbench_top.u_sdram32 : at time     98952 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     98978 ns READ : Bank = 3 Row =  208, Col = 244, Data = 949a8a29
READ STATUS: Burst-No:           3 Addr: 00343f4 Rxd: 949a8a29
tbench_top.u_sdram32 : at time     99212 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     99238 ns READ : Bank = 3 Row =  208, Col = 245, Data = 60b175c1
READ STATUS: Burst-No:           4 Addr: 00343f5 Rxd: 60b175c1
tbench_top.u_sdram32 : at time     99472 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     99498 ns READ : Bank = 3 Row =  208, Col = 246, Data = e2e574c5
READ STATUS: Burst-No:           5 Addr: 00343f6 Rxd: e2e574c5
tbench_top.u_sdram32 : at time     99732 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time     99758 ns READ : Bank = 3 Row =  208, Col = 247, Data = cc01b498
READ STATUS: Burst-No:           6 Addr: 00343f7 Rxd: cc01b498
tbench_top.u_sdram32 : at time     99992 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    100018 ns READ : Bank = 3 Row =  208, Col = 248, Data = 25b27b4b
READ STATUS: Burst-No:           7 Addr: 00343f8 Rxd: 25b27b4b
tbench_top.u_sdram32 : at time    100252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    100278 ns READ : Bank = 3 Row =  208, Col = 249, Data = b98c4273
READ STATUS: Burst-No:           8 Addr: 00343f9 Rxd: b98c4273
tbench_top.u_sdram32 : at time    100512 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    100538 ns READ : Bank = 3 Row =  208, Col = 250, Data = f622e6ec
READ STATUS: Burst-No:           9 Addr: 00343fa Rxd: f622e6ec
tbench_top.u_sdram32 : at time    100772 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    100798 ns READ : Bank = 3 Row =  208, Col = 251, Data = c550168a
READ STATUS: Burst-No:          10 Addr: 00343fb Rxd: c550168a
tbench_top.u_sdram32 : at time    101032 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    101058 ns READ : Bank = 3 Row =  208, Col = 252, Data = 2758d14e
READ STATUS: Burst-No:          11 Addr: 00343fc Rxd: 2758d14e
tbench_top.u_sdram32 : at time    101292 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    101318 ns READ : Bank = 3 Row =  208, Col = 253, Data = d44b80a8
READ STATUS: Burst-No:          12 Addr: 00343fd Rxd: d44b80a8
tbench_top.u_sdram32 : at time    101552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    101578 ns READ : Bank = 3 Row =  208, Col = 254, Data = 549efda9
READ STATUS: Burst-No:          13 Addr: 00343fe Rxd: 549efda9
tbench_top.u_sdram32 : at time    101812 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    101838 ns READ : Bank = 3 Row =  208, Col = 255, Data = d0ca8ca1
READ STATUS: Burst-No:          14 Addr: 00343ff Rxd: d0ca8ca1
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    102132 ns ACT  : Bank = 3 Row =  224
tbench_top.u_sdram32 : at time    102232 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    102258 ns READ : Bank = 3 Row =  224, Col = 242, Data = 070bb90e
READ STATUS: Burst-No:           0 Addr: 00383f2 Rxd: 070bb90e
tbench_top.u_sdram32 : at time    102492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    102518 ns READ : Bank = 3 Row =  224, Col = 243, Data = f33466e6
READ STATUS: Burst-No:           1 Addr: 00383f3 Rxd: f33466e6
tbench_top.u_sdram32 : at time    102732 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time    102912 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time    103092 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time    103272 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time    103452 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time    103632 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time    103812 ns ACT  : Bank = 3 Row =  224
tbench_top.u_sdram32 : at time    103912 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    103938 ns READ : Bank = 3 Row =  224, Col = 244, Data = cfd6c09f
READ STATUS: Burst-No:           2 Addr: 00383f4 Rxd: cfd6c09f
tbench_top.u_sdram32 : at time    104172 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    104198 ns READ : Bank = 3 Row =  224, Col = 245, Data = 152fb52a
READ STATUS: Burst-No:           3 Addr: 00383f5 Rxd: 152fb52a
tbench_top.u_sdram32 : at time    104432 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    104458 ns READ : Bank = 3 Row =  224, Col = 246, Data = 155a1d2a
READ STATUS: Burst-No:           4 Addr: 00383f6 Rxd: 155a1d2a
tbench_top.u_sdram32 : at time    104692 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    104718 ns READ : Bank = 3 Row =  224, Col = 247, Data = c6b5f48d
READ STATUS: Burst-No:           5 Addr: 00383f7 Rxd: c6b5f48d
tbench_top.u_sdram32 : at time    104952 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    104978 ns READ : Bank = 3 Row =  224, Col = 248, Data = 4f75ff9e
READ STATUS: Burst-No:           6 Addr: 00383f8 Rxd: 4f75ff9e
tbench_top.u_sdram32 : at time    105212 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    105238 ns READ : Bank = 3 Row =  224, Col = 249, Data = 9c6de638
READ STATUS: Burst-No:           7 Addr: 00383f9 Rxd: 9c6de638
tbench_top.u_sdram32 : at time    105472 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    105498 ns READ : Bank = 3 Row =  224, Col = 250, Data = bccfa879
READ STATUS: Burst-No:           8 Addr: 00383fa Rxd: bccfa879
tbench_top.u_sdram32 : at time    105732 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    105758 ns READ : Bank = 3 Row =  224, Col = 251, Data = 6464e3c8
READ STATUS: Burst-No:           9 Addr: 00383fb Rxd: 6464e3c8
tbench_top.u_sdram32 : at time    105992 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    106018 ns READ : Bank = 3 Row =  224, Col = 252, Data = 652345ca
READ STATUS: Burst-No:          10 Addr: 00383fc Rxd: 652345ca
tbench_top.u_sdram32 : at time    106252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    106278 ns READ : Bank = 3 Row =  224, Col = 253, Data = 09ff4113
READ STATUS: Burst-No:          11 Addr: 00383fd Rxd: 09ff4113
tbench_top.u_sdram32 : at time    106512 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    106538 ns READ : Bank = 3 Row =  224, Col = 254, Data = 35a0c96b
READ STATUS: Burst-No:          12 Addr: 00383fe Rxd: 35a0c96b
tbench_top.u_sdram32 : at time    106772 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    106798 ns READ : Bank = 3 Row =  224, Col = 255, Data = e3b7aec7
READ STATUS: Burst-No:          13 Addr: 00383ff Rxd: e3b7aec7
tbench_top.u_sdram32 : at time    107072 ns ACT  : Bank = 0 Row =  225
tbench_top.u_sdram32 : at time    107172 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    107198 ns READ : Bank = 0 Row =  225, Col =   0, Data = 5b0bddb6
READ STATUS: Burst-No:          14 Addr: 0038400 Rxd: 5b0bddb6
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    107492 ns ACT  : Bank = 3 Row =  240
tbench_top.u_sdram32 : at time    107592 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    107618 ns READ : Bank = 3 Row =  240, Col = 243, Data = 5d059dba
READ STATUS: Burst-No:           0 Addr: 003c3f3 Rxd: 5d059dba
tbench_top.u_sdram32 : at time    107852 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    107878 ns READ : Bank = 3 Row =  240, Col = 244, Data = 6216abc4
READ STATUS: Burst-No:           1 Addr: 003c3f4 Rxd: 6216abc4
tbench_top.u_sdram32 : at time    108112 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    108138 ns READ : Bank = 3 Row =  240, Col = 245, Data = 5c8295b9
READ STATUS: Burst-No:           2 Addr: 003c3f5 Rxd: 5c8295b9
tbench_top.u_sdram32 : at time    108372 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    108398 ns READ : Bank = 3 Row =  240, Col = 246, Data = 492fd392
READ STATUS: Burst-No:           3 Addr: 003c3f6 Rxd: 492fd392
tbench_top.u_sdram32 : at time    108632 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    108658 ns READ : Bank = 3 Row =  240, Col = 247, Data = da269ab4
READ STATUS: Burst-No:           4 Addr: 003c3f7 Rxd: da269ab4
tbench_top.u_sdram32 : at time    108892 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    108918 ns READ : Bank = 3 Row =  240, Col = 248, Data = 3fbb3b7f
READ STATUS: Burst-No:           5 Addr: 003c3f8 Rxd: 3fbb3b7f
tbench_top.u_sdram32 : at time    109152 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    109178 ns READ : Bank = 3 Row =  240, Col = 249, Data = c3339086
READ STATUS: Burst-No:           6 Addr: 003c3f9 Rxd: c3339086
tbench_top.u_sdram32 : at time    109412 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    109438 ns READ : Bank = 3 Row =  240, Col = 250, Data = 7d6df5fa
READ STATUS: Burst-No:           7 Addr: 003c3fa Rxd: 7d6df5fa
tbench_top.u_sdram32 : at time    109672 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    109698 ns READ : Bank = 3 Row =  240, Col = 251, Data = f92794f2
READ STATUS: Burst-No:           8 Addr: 003c3fb Rxd: f92794f2
tbench_top.u_sdram32 : at time    109932 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    109958 ns READ : Bank = 3 Row =  240, Col = 252, Data = 19452132
READ STATUS: Burst-No:           9 Addr: 003c3fc Rxd: 19452132
tbench_top.u_sdram32 : at time    110192 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    110218 ns READ : Bank = 3 Row =  240, Col = 253, Data = dece5ebd
READ STATUS: Burst-No:          10 Addr: 003c3fd Rxd: dece5ebd
tbench_top.u_sdram32 : at time    110452 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    110478 ns READ : Bank = 3 Row =  240, Col = 254, Data = 424fcd84
READ STATUS: Burst-No:          11 Addr: 003c3fe Rxd: 424fcd84
tbench_top.u_sdram32 : at time    110712 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    110738 ns READ : Bank = 3 Row =  240, Col = 255, Data = f249a4e4
READ STATUS: Burst-No:          12 Addr: 003c3ff Rxd: f249a4e4
tbench_top.u_sdram32 : at time    111012 ns ACT  : Bank = 0 Row =  241
tbench_top.u_sdram32 : at time    111112 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    111138 ns READ : Bank = 0 Row =  241, Col =   0, Data = 6543cfca
READ STATUS: Burst-No:          13 Addr: 003c400 Rxd: 6543cfca
tbench_top.u_sdram32 : at time    111352 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    111378 ns READ : Bank = 0 Row =  241, Col =   1, Data = 54a879a9
READ STATUS: Burst-No:          14 Addr: 003c401 Rxd: 54a879a9
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    111672 ns ACT  : Bank = 3 Row =  256
tbench_top.u_sdram32 : at time    111772 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    111798 ns READ : Bank = 3 Row =  256, Col = 236, Data = d095a8a1
READ STATUS: Burst-No:           0 Addr: 00403ec Rxd: d095a8a1
tbench_top.u_sdram32 : at time    112032 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    112058 ns READ : Bank = 3 Row =  256, Col = 237, Data = 4765a98e
READ STATUS: Burst-No:           1 Addr: 00403ed Rxd: 4765a98e
tbench_top.u_sdram32 : at time    112292 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    112318 ns READ : Bank = 3 Row =  256, Col = 238, Data = fd8b6afb
READ STATUS: Burst-No:           2 Addr: 00403ee Rxd: fd8b6afb
tbench_top.u_sdram32 : at time    112552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    112578 ns READ : Bank = 3 Row =  256, Col = 239, Data = 85e51e0b
READ STATUS: Burst-No:           3 Addr: 00403ef Rxd: 85e51e0b
tbench_top.u_sdram32 : at time    112812 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    112838 ns READ : Bank = 3 Row =  256, Col = 240, Data = f78290ef
READ STATUS: Burst-No:           4 Addr: 00403f0 Rxd: f78290ef
tbench_top.u_sdram32 : at time    113072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    113098 ns READ : Bank = 3 Row =  256, Col = 241, Data = 64c83dc9
READ STATUS: Burst-No:           5 Addr: 00403f1 Rxd: 64c83dc9
tbench_top.u_sdram32 : at time    113332 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    113358 ns READ : Bank = 3 Row =  256, Col = 242, Data = 1b60e536
READ STATUS: Burst-No:           6 Addr: 00403f2 Rxd: 1b60e536
tbench_top.u_sdram32 : at time    113592 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    113618 ns READ : Bank = 3 Row =  256, Col = 243, Data = bab14875
READ STATUS: Burst-No:           7 Addr: 00403f3 Rxd: bab14875
tbench_top.u_sdram32 : at time    113852 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    113878 ns READ : Bank = 3 Row =  256, Col = 244, Data = c7e8568f
READ STATUS: Burst-No:           8 Addr: 00403f4 Rxd: c7e8568f
tbench_top.u_sdram32 : at time    114112 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    114138 ns READ : Bank = 3 Row =  256, Col = 245, Data = 35cdbf6b
READ STATUS: Burst-No:           9 Addr: 00403f5 Rxd: 35cdbf6b
tbench_top.u_sdram32 : at time    114372 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    114398 ns READ : Bank = 3 Row =  256, Col = 246, Data = 4465e788
READ STATUS: Burst-No:          10 Addr: 00403f6 Rxd: 4465e788
tbench_top.u_sdram32 : at time    114632 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    114658 ns READ : Bank = 3 Row =  256, Col = 247, Data = d73fb4ae
READ STATUS: Burst-No:          11 Addr: 00403f7 Rxd: d73fb4ae
tbench_top.u_sdram32 : at time    114892 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    114918 ns READ : Bank = 3 Row =  256, Col = 248, Data = 4df3819b
READ STATUS: Burst-No:          12 Addr: 00403f8 Rxd: 4df3819b
tbench_top.u_sdram32 : at time    115152 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    115178 ns READ : Bank = 3 Row =  256, Col = 249, Data = 493e4592
READ STATUS: Burst-No:          13 Addr: 00403f9 Rxd: 493e4592
tbench_top.u_sdram32 : at time    115412 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    115438 ns READ : Bank = 3 Row =  256, Col = 250, Data = 1444df28
READ STATUS: Burst-No:          14 Addr: 00403fa Rxd: 1444df28
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    115732 ns ACT  : Bank = 3 Row =  272
tbench_top.u_sdram32 : at time    115832 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    115858 ns READ : Bank = 3 Row =  272, Col = 237, Data = 9684e02d
READ STATUS: Burst-No:           0 Addr: 00443ed Rxd: 9684e02d
tbench_top.u_sdram32 : at time    116092 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    116118 ns READ : Bank = 3 Row =  272, Col = 238, Data = 25b75f4b
READ STATUS: Burst-No:           1 Addr: 00443ee Rxd: 25b75f4b
tbench_top.u_sdram32 : at time    116352 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    116378 ns READ : Bank = 3 Row =  272, Col = 239, Data = e169b0c2
READ STATUS: Burst-No:           2 Addr: 00443ef Rxd: e169b0c2
tbench_top.u_sdram32 : at time    116612 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    116638 ns READ : Bank = 3 Row =  272, Col = 240, Data = 8f1cf61e
READ STATUS: Burst-No:           3 Addr: 00443f0 Rxd: 8f1cf61e
tbench_top.u_sdram32 : at time    116872 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    116898 ns READ : Bank = 3 Row =  272, Col = 241, Data = 06b3050d
READ STATUS: Burst-No:           4 Addr: 00443f1 Rxd: 06b3050d
tbench_top.u_sdram32 : at time    117132 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    117158 ns READ : Bank = 3 Row =  272, Col = 242, Data = 7679fdec
READ STATUS: Burst-No:           5 Addr: 00443f2 Rxd: 7679fdec
tbench_top.u_sdram32 : at time    117392 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    117418 ns READ : Bank = 3 Row =  272, Col = 243, Data = 0c039d18
READ STATUS: Burst-No:           6 Addr: 00443f3 Rxd: 0c039d18
tbench_top.u_sdram32 : at time    117652 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    117678 ns READ : Bank = 3 Row =  272, Col = 244, Data = 68ae1bd1
READ STATUS: Burst-No:           7 Addr: 00443f4 Rxd: 68ae1bd1
tbench_top.u_sdram32 : at time    117912 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    117938 ns READ : Bank = 3 Row =  272, Col = 245, Data = c3761c86
READ STATUS: Burst-No:           8 Addr: 00443f5 Rxd: c3761c86
tbench_top.u_sdram32 : at time    118172 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    118198 ns READ : Bank = 3 Row =  272, Col = 246, Data = a0c02441
READ STATUS: Burst-No:           9 Addr: 00443f6 Rxd: a0c02441
tbench_top.u_sdram32 : at time    118432 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    118458 ns READ : Bank = 3 Row =  272, Col = 247, Data = 9dbf643b
READ STATUS: Burst-No:          10 Addr: 00443f7 Rxd: 9dbf643b
tbench_top.u_sdram32 : at time    118692 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    118718 ns READ : Bank = 3 Row =  272, Col = 248, Data = 6c44f9d8
READ STATUS: Burst-No:          11 Addr: 00443f8 Rxd: 6c44f9d8
tbench_top.u_sdram32 : at time    118952 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    118978 ns READ : Bank = 3 Row =  272, Col = 249, Data = 29efe953
READ STATUS: Burst-No:          12 Addr: 00443f9 Rxd: 29efe953
tbench_top.u_sdram32 : at time    119212 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    119238 ns READ : Bank = 3 Row =  272, Col = 250, Data = ab196256
READ STATUS: Burst-No:          13 Addr: 00443fa Rxd: ab196256
tbench_top.u_sdram32 : at time    119472 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    119498 ns READ : Bank = 3 Row =  272, Col = 251, Data = adac225b
READ STATUS: Burst-No:          14 Addr: 00443fb Rxd: adac225b
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    119792 ns ACT  : Bank = 3 Row =  288
tbench_top.u_sdram32 : at time    119892 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    119918 ns READ : Bank = 3 Row =  288, Col = 238, Data = f166fae2
READ STATUS: Burst-No:           0 Addr: 00483ee Rxd: f166fae2
tbench_top.u_sdram32 : at time    120152 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    120178 ns READ : Bank = 3 Row =  288, Col = 239, Data = 8273e204
READ STATUS: Burst-No:           1 Addr: 00483ef Rxd: 8273e204
tbench_top.u_sdram32 : at time    120412 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    120438 ns READ : Bank = 3 Row =  288, Col = 240, Data = 39ac0373
READ STATUS: Burst-No:           2 Addr: 00483f0 Rxd: 39ac0373
tbench_top.u_sdram32 : at time    120672 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    120698 ns READ : Bank = 3 Row =  288, Col = 241, Data = ec50b4d8
READ STATUS: Burst-No:           3 Addr: 00483f1 Rxd: ec50b4d8
tbench_top.u_sdram32 : at time    120932 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    120958 ns READ : Bank = 3 Row =  288, Col = 242, Data = 093e4d12
READ STATUS: Burst-No:           4 Addr: 00483f2 Rxd: 093e4d12
tbench_top.u_sdram32 : at time    121192 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    121218 ns READ : Bank = 3 Row =  288, Col = 243, Data = dc0344b8
READ STATUS: Burst-No:           5 Addr: 00483f3 Rxd: dc0344b8
tbench_top.u_sdram32 : at time    121452 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    121478 ns READ : Bank = 3 Row =  288, Col = 244, Data = 9c811239
READ STATUS: Burst-No:           6 Addr: 00483f4 Rxd: 9c811239
tbench_top.u_sdram32 : at time    121712 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    121738 ns READ : Bank = 3 Row =  288, Col = 245, Data = f287b6e5
READ STATUS: Burst-No:           7 Addr: 00483f5 Rxd: f287b6e5
tbench_top.u_sdram32 : at time    121972 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    121998 ns READ : Bank = 3 Row =  288, Col = 246, Data = d0c5dca1
READ STATUS: Burst-No:           8 Addr: 00483f6 Rxd: d0c5dca1
tbench_top.u_sdram32 : at time    122232 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    122258 ns READ : Bank = 3 Row =  288, Col = 247, Data = 15890f2b
READ STATUS: Burst-No:           9 Addr: 00483f7 Rxd: 15890f2b
tbench_top.u_sdram32 : at time    122492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    122518 ns READ : Bank = 3 Row =  288, Col = 248, Data = 40905d81
READ STATUS: Burst-No:          10 Addr: 00483f8 Rxd: 40905d81
tbench_top.u_sdram32 : at time    122752 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    122778 ns READ : Bank = 3 Row =  288, Col = 249, Data = 641b85c8
READ STATUS: Burst-No:          11 Addr: 00483f9 Rxd: 641b85c8
tbench_top.u_sdram32 : at time    123012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    123038 ns READ : Bank = 3 Row =  288, Col = 250, Data = 13b55527
READ STATUS: Burst-No:          12 Addr: 00483fa Rxd: 13b55527
tbench_top.u_sdram32 : at time    123272 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    123298 ns READ : Bank = 3 Row =  288, Col = 251, Data = 50d5f9a1
READ STATUS: Burst-No:          13 Addr: 00483fb Rxd: 50d5f9a1
tbench_top.u_sdram32 : at time    123532 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    123558 ns READ : Bank = 3 Row =  288, Col = 252, Data = 8f8c6e1f
READ STATUS: Burst-No:          14 Addr: 00483fc Rxd: 8f8c6e1f
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    123852 ns ACT  : Bank = 3 Row =  304
tbench_top.u_sdram32 : at time    123952 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    123978 ns READ : Bank = 3 Row =  304, Col = 239, Data = 82223a04
READ STATUS: Burst-No:           0 Addr: 004c3ef Rxd: 82223a04
tbench_top.u_sdram32 : at time    124212 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    124238 ns READ : Bank = 3 Row =  304, Col = 240, Data = 2c2d2358
READ STATUS: Burst-No:           1 Addr: 004c3f0 Rxd: 2c2d2358
tbench_top.u_sdram32 : at time    124472 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    124498 ns READ : Bank = 3 Row =  304, Col = 241, Data = cb5c8096
READ STATUS: Burst-No:           2 Addr: 004c3f1 Rxd: cb5c8096
tbench_top.u_sdram32 : at time    124732 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    124758 ns READ : Bank = 3 Row =  304, Col = 242, Data = 0a6e9314
READ STATUS: Burst-No:           3 Addr: 004c3f2 Rxd: 0a6e9314
tbench_top.u_sdram32 : at time    124992 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    125018 ns READ : Bank = 3 Row =  304, Col = 243, Data = 8919b412
READ STATUS: Burst-No:           4 Addr: 004c3f3 Rxd: 8919b412
tbench_top.u_sdram32 : at time    125252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    125278 ns READ : Bank = 3 Row =  304, Col = 244, Data = cb227096
READ STATUS: Burst-No:           5 Addr: 004c3f4 Rxd: cb227096
tbench_top.u_sdram32 : at time    125512 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    125538 ns READ : Bank = 3 Row =  304, Col = 245, Data = d8ace2b1
READ STATUS: Burst-No:           6 Addr: 004c3f5 Rxd: d8ace2b1
tbench_top.u_sdram32 : at time    125772 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    125798 ns READ : Bank = 3 Row =  304, Col = 246, Data = 2ac2d555
READ STATUS: Burst-No:           7 Addr: 004c3f6 Rxd: 2ac2d555
tbench_top.u_sdram32 : at time    126032 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    126058 ns READ : Bank = 3 Row =  304, Col = 247, Data = f6c38eed
READ STATUS: Burst-No:           8 Addr: 004c3f7 Rxd: f6c38eed
tbench_top.u_sdram32 : at time    126292 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    126318 ns READ : Bank = 3 Row =  304, Col = 248, Data = 158b2b2b
READ STATUS: Burst-No:           9 Addr: 004c3f8 Rxd: 158b2b2b
tbench_top.u_sdram32 : at time    126552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    126578 ns READ : Bank = 3 Row =  304, Col = 249, Data = 7ab11bf5
READ STATUS: Burst-No:          10 Addr: 004c3f9 Rxd: 7ab11bf5
tbench_top.u_sdram32 : at time    126812 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    126838 ns READ : Bank = 3 Row =  304, Col = 250, Data = 56b403ad
READ STATUS: Burst-No:          11 Addr: 004c3fa Rxd: 56b403ad
tbench_top.u_sdram32 : at time    127072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    127098 ns READ : Bank = 3 Row =  304, Col = 251, Data = 93c12227
READ STATUS: Burst-No:          12 Addr: 004c3fb Rxd: 93c12227
tbench_top.u_sdram32 : at time    127332 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    127358 ns READ : Bank = 3 Row =  304, Col = 252, Data = 4249ff84
READ STATUS: Burst-No:          13 Addr: 004c3fc Rxd: 4249ff84
tbench_top.u_sdram32 : at time    127592 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    127618 ns READ : Bank = 3 Row =  304, Col = 253, Data = d3a8e4a7
READ STATUS: Burst-No:          14 Addr: 004c3fd Rxd: d3a8e4a7
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    127912 ns ACT  : Bank = 3 Row =  320
tbench_top.u_sdram32 : at time    128012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    128038 ns READ : Bank = 3 Row =  320, Col = 232, Data = f3d7a6e7
READ STATUS: Burst-No:           0 Addr: 00503e8 Rxd: f3d7a6e7
tbench_top.u_sdram32 : at time    128272 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    128298 ns READ : Bank = 3 Row =  320, Col = 233, Data = dcef90b9
READ STATUS: Burst-No:           1 Addr: 00503e9 Rxd: dcef90b9
tbench_top.u_sdram32 : at time    128532 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    128558 ns READ : Bank = 3 Row =  320, Col = 234, Data = a4da5649
READ STATUS: Burst-No:           2 Addr: 00503ea Rxd: a4da5649
tbench_top.u_sdram32 : at time    128792 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    128818 ns READ : Bank = 3 Row =  320, Col = 235, Data = 6de5bbdb
READ STATUS: Burst-No:           3 Addr: 00503eb Rxd: 6de5bbdb
tbench_top.u_sdram32 : at time    129052 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    129078 ns READ : Bank = 3 Row =  320, Col = 236, Data = 64ba0fc9
READ STATUS: Burst-No:           4 Addr: 00503ec Rxd: 64ba0fc9
tbench_top.u_sdram32 : at time    129312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    129338 ns READ : Bank = 3 Row =  320, Col = 237, Data = 2883b151
READ STATUS: Burst-No:           5 Addr: 00503ed Rxd: 2883b151
tbench_top.u_sdram32 : at time    129572 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    129598 ns READ : Bank = 3 Row =  320, Col = 238, Data = d0bc5ea1
READ STATUS: Burst-No:           6 Addr: 00503ee Rxd: d0bc5ea1
tbench_top.u_sdram32 : at time    129832 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    129858 ns READ : Bank = 3 Row =  320, Col = 239, Data = 1546dd2a
READ STATUS: Burst-No:           7 Addr: 00503ef Rxd: 1546dd2a
tbench_top.u_sdram32 : at time    130092 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    130118 ns READ : Bank = 3 Row =  320, Col = 240, Data = 7d2a45fa
READ STATUS: Burst-No:           8 Addr: 00503f0 Rxd: 7d2a45fa
tbench_top.u_sdram32 : at time    130352 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    130378 ns READ : Bank = 3 Row =  320, Col = 241, Data = a2e62045
READ STATUS: Burst-No:           9 Addr: 00503f1 Rxd: a2e62045
tbench_top.u_sdram32 : at time    130612 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    130638 ns READ : Bank = 3 Row =  320, Col = 242, Data = 41a10583
READ STATUS: Burst-No:          10 Addr: 00503f2 Rxd: 41a10583
tbench_top.u_sdram32 : at time    130872 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    130898 ns READ : Bank = 3 Row =  320, Col = 243, Data = be75427c
READ STATUS: Burst-No:          11 Addr: 00503f3 Rxd: be75427c
tbench_top.u_sdram32 : at time    131132 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    131158 ns READ : Bank = 3 Row =  320, Col = 244, Data = b9461472
READ STATUS: Burst-No:          12 Addr: 00503f4 Rxd: b9461472
tbench_top.u_sdram32 : at time    131392 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    131418 ns READ : Bank = 3 Row =  320, Col = 245, Data = ff4f3cfe
READ STATUS: Burst-No:          13 Addr: 00503f5 Rxd: ff4f3cfe
tbench_top.u_sdram32 : at time    131652 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    131678 ns READ : Bank = 3 Row =  320, Col = 246, Data = b455f268
READ STATUS: Burst-No:          14 Addr: 00503f6 Rxd: b455f268
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    131972 ns ACT  : Bank = 3 Row =  336
tbench_top.u_sdram32 : at time    132072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    132098 ns READ : Bank = 3 Row =  336, Col = 233, Data = b7dfaa6f
READ STATUS: Burst-No:           0 Addr: 00543e9 Rxd: b7dfaa6f
tbench_top.u_sdram32 : at time    132332 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    132358 ns READ : Bank = 3 Row =  336, Col = 234, Data = 43460d86
READ STATUS: Burst-No:           1 Addr: 00543ea Rxd: 43460d86
tbench_top.u_sdram32 : at time    132592 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    132618 ns READ : Bank = 3 Row =  336, Col = 235, Data = 782321f0
READ STATUS: Burst-No:           2 Addr: 00543eb Rxd: 782321f0
tbench_top.u_sdram32 : at time    132852 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    132878 ns READ : Bank = 3 Row =  336, Col = 236, Data = 1c719738
READ STATUS: Burst-No:           3 Addr: 00543ec Rxd: 1c719738
tbench_top.u_sdram32 : at time    133112 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    133138 ns READ : Bank = 3 Row =  336, Col = 237, Data = 20769140
READ STATUS: Burst-No:           4 Addr: 00543ed Rxd: 20769140
tbench_top.u_sdram32 : at time    133372 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    133398 ns READ : Bank = 3 Row =  336, Col = 238, Data = 94097628
READ STATUS: Burst-No:           5 Addr: 00543ee Rxd: 94097628
tbench_top.u_sdram32 : at time    133572 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time    133752 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time    133932 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time    134112 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time    134292 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time    134472 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time    134652 ns ACT  : Bank = 3 Row =  336
tbench_top.u_sdram32 : at time    134752 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    134778 ns READ : Bank = 3 Row =  336, Col = 239, Data = 7b0da9f6
READ STATUS: Burst-No:           6 Addr: 00543ef Rxd: 7b0da9f6
tbench_top.u_sdram32 : at time    135012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    135038 ns READ : Bank = 3 Row =  336, Col = 240, Data = e2bf1ac5
READ STATUS: Burst-No:           7 Addr: 00543f0 Rxd: e2bf1ac5
tbench_top.u_sdram32 : at time    135272 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    135298 ns READ : Bank = 3 Row =  336, Col = 241, Data = 602831c0
READ STATUS: Burst-No:           8 Addr: 00543f1 Rxd: 602831c0
tbench_top.u_sdram32 : at time    135532 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    135558 ns READ : Bank = 3 Row =  336, Col = 242, Data = 3a625f74
READ STATUS: Burst-No:           9 Addr: 00543f2 Rxd: 3a625f74
tbench_top.u_sdram32 : at time    135792 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    135818 ns READ : Bank = 3 Row =  336, Col = 243, Data = 1cde7139
READ STATUS: Burst-No:          10 Addr: 00543f3 Rxd: 1cde7139
tbench_top.u_sdram32 : at time    136052 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    136078 ns READ : Bank = 3 Row =  336, Col = 244, Data = d86a6ab0
READ STATUS: Burst-No:          11 Addr: 00543f4 Rxd: d86a6ab0
tbench_top.u_sdram32 : at time    136312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    136338 ns READ : Bank = 3 Row =  336, Col = 245, Data = 1e1c873c
READ STATUS: Burst-No:          12 Addr: 00543f5 Rxd: 1e1c873c
tbench_top.u_sdram32 : at time    136572 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    136598 ns READ : Bank = 3 Row =  336, Col = 246, Data = 1521932a
READ STATUS: Burst-No:          13 Addr: 00543f6 Rxd: 1521932a
tbench_top.u_sdram32 : at time    136832 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    136858 ns READ : Bank = 3 Row =  336, Col = 247, Data = 3124d362
READ STATUS: Burst-No:          14 Addr: 00543f7 Rxd: 3124d362
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    137152 ns ACT  : Bank = 3 Row =  352
tbench_top.u_sdram32 : at time    137252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    137278 ns READ : Bank = 3 Row =  352, Col = 234, Data = 0aec3515
READ STATUS: Burst-No:           0 Addr: 00583ea Rxd: 0aec3515
tbench_top.u_sdram32 : at time    137512 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    137538 ns READ : Bank = 3 Row =  352, Col = 235, Data = f0b14ee1
READ STATUS: Burst-No:           1 Addr: 00583eb Rxd: f0b14ee1
tbench_top.u_sdram32 : at time    137772 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    137798 ns READ : Bank = 3 Row =  352, Col = 236, Data = 0be29d17
READ STATUS: Burst-No:           2 Addr: 00583ec Rxd: 0be29d17
tbench_top.u_sdram32 : at time    138032 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    138058 ns READ : Bank = 3 Row =  352, Col = 237, Data = a18bee43
READ STATUS: Burst-No:           3 Addr: 00583ed Rxd: a18bee43
tbench_top.u_sdram32 : at time    138292 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    138318 ns READ : Bank = 3 Row =  352, Col = 238, Data = 64b5e3c9
READ STATUS: Burst-No:           4 Addr: 00583ee Rxd: 64b5e3c9
tbench_top.u_sdram32 : at time    138552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    138578 ns READ : Bank = 3 Row =  352, Col = 239, Data = c3360486
READ STATUS: Burst-No:           5 Addr: 00583ef Rxd: c3360486
tbench_top.u_sdram32 : at time    138812 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    138838 ns READ : Bank = 3 Row =  352, Col = 240, Data = 1297cb25
READ STATUS: Burst-No:           6 Addr: 00583f0 Rxd: 1297cb25
tbench_top.u_sdram32 : at time    139072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    139098 ns READ : Bank = 3 Row =  352, Col = 241, Data = 60f69dc1
READ STATUS: Burst-No:           7 Addr: 00583f1 Rxd: 60f69dc1
tbench_top.u_sdram32 : at time    139332 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    139358 ns READ : Bank = 3 Row =  352, Col = 242, Data = c69da28d
READ STATUS: Burst-No:           8 Addr: 00583f2 Rxd: c69da28d
tbench_top.u_sdram32 : at time    139592 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    139618 ns READ : Bank = 3 Row =  352, Col = 243, Data = ad67e25a
READ STATUS: Burst-No:           9 Addr: 00583f3 Rxd: ad67e25a
tbench_top.u_sdram32 : at time    139852 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    139878 ns READ : Bank = 3 Row =  352, Col = 244, Data = 03d62707
READ STATUS: Burst-No:          10 Addr: 00583f4 Rxd: 03d62707
tbench_top.u_sdram32 : at time    140112 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    140138 ns READ : Bank = 3 Row =  352, Col = 245, Data = 165b7b2c
READ STATUS: Burst-No:          11 Addr: 00583f5 Rxd: 165b7b2c
tbench_top.u_sdram32 : at time    140372 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    140398 ns READ : Bank = 3 Row =  352, Col = 246, Data = 060a5d0c
READ STATUS: Burst-No:          12 Addr: 00583f6 Rxd: 060a5d0c
tbench_top.u_sdram32 : at time    140632 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    140658 ns READ : Bank = 3 Row =  352, Col = 247, Data = b8ade671
READ STATUS: Burst-No:          13 Addr: 00583f7 Rxd: b8ade671
tbench_top.u_sdram32 : at time    140892 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    140918 ns READ : Bank = 3 Row =  352, Col = 248, Data = 9de17c3b
READ STATUS: Burst-No:          14 Addr: 00583f8 Rxd: 9de17c3b
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    141212 ns ACT  : Bank = 3 Row =  368
tbench_top.u_sdram32 : at time    141312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    141338 ns READ : Bank = 3 Row =  368, Col = 235, Data = 5b60e5b6
READ STATUS: Burst-No:           0 Addr: 005c3eb Rxd: 5b60e5b6
tbench_top.u_sdram32 : at time    141572 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    141598 ns READ : Bank = 3 Row =  368, Col = 236, Data = fbdfc2f7
READ STATUS: Burst-No:           1 Addr: 005c3ec Rxd: fbdfc2f7
tbench_top.u_sdram32 : at time    141832 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    141858 ns READ : Bank = 3 Row =  368, Col = 237, Data = cf14ce9e
READ STATUS: Burst-No:           2 Addr: 005c3ed Rxd: cf14ce9e
tbench_top.u_sdram32 : at time    142092 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    142118 ns READ : Bank = 3 Row =  368, Col = 238, Data = ae78585c
READ STATUS: Burst-No:           3 Addr: 005c3ee Rxd: ae78585c
tbench_top.u_sdram32 : at time    142352 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    142378 ns READ : Bank = 3 Row =  368, Col = 239, Data = 2ab8f755
READ STATUS: Burst-No:           4 Addr: 005c3ef Rxd: 2ab8f755
tbench_top.u_sdram32 : at time    142612 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    142638 ns READ : Bank = 3 Row =  368, Col = 240, Data = 902a3a20
READ STATUS: Burst-No:           5 Addr: 005c3f0 Rxd: 902a3a20
tbench_top.u_sdram32 : at time    142872 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    142898 ns READ : Bank = 3 Row =  368, Col = 241, Data = d00b12a0
READ STATUS: Burst-No:           6 Addr: 005c3f1 Rxd: d00b12a0
tbench_top.u_sdram32 : at time    143132 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    143158 ns READ : Bank = 3 Row =  368, Col = 242, Data = 39600972
READ STATUS: Burst-No:           7 Addr: 005c3f2 Rxd: 39600972
tbench_top.u_sdram32 : at time    143392 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    143418 ns READ : Bank = 3 Row =  368, Col = 243, Data = da3d8cb4
READ STATUS: Burst-No:           8 Addr: 005c3f3 Rxd: da3d8cb4
tbench_top.u_sdram32 : at time    143652 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    143678 ns READ : Bank = 3 Row =  368, Col = 244, Data = 6e8af5dd
READ STATUS: Burst-No:           9 Addr: 005c3f4 Rxd: 6e8af5dd
tbench_top.u_sdram32 : at time    143912 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    143938 ns READ : Bank = 3 Row =  368, Col = 245, Data = 86dcf00d
READ STATUS: Burst-No:          10 Addr: 005c3f5 Rxd: 86dcf00d
tbench_top.u_sdram32 : at time    144172 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    144198 ns READ : Bank = 3 Row =  368, Col = 246, Data = 25b0994b
READ STATUS: Burst-No:          11 Addr: 005c3f6 Rxd: 25b0994b
tbench_top.u_sdram32 : at time    144432 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    144458 ns READ : Bank = 3 Row =  368, Col = 247, Data = bccc4279
READ STATUS: Burst-No:          12 Addr: 005c3f7 Rxd: bccc4279
tbench_top.u_sdram32 : at time    144692 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    144718 ns READ : Bank = 3 Row =  368, Col = 248, Data = cf63da9e
READ STATUS: Burst-No:          13 Addr: 005c3f8 Rxd: cf63da9e
tbench_top.u_sdram32 : at time    144952 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    144978 ns READ : Bank = 3 Row =  368, Col = 249, Data = fef064fd
READ STATUS: Burst-No:          14 Addr: 005c3f9 Rxd: fef064fd
[ MONITOR ] ----- Burst Read -----
 Case:4 4 Write & 4 Read                
----------------------------------------
Write Address: 00040000, Burst Size:   4
Status: Burst-No:           0  Write Address: 0010000  WriteData: bde0d27b 
Status: Burst-No:           1  Write Address: 0010001  WriteData: 47e2738f 
Status: Burst-No:           2  Write Address: 0010002  WriteData: 81c39a03 
Status: Burst-No:           3  Write Address: 0010003  WriteData: 71c129e3 
Write Address: 00050000, Burst Size:   5
Status: Burst-No:           0  Write Address: 0014000  WriteData: 0e92431d 
tbench_top.u_sdram32 : at time    145272 ns ACT  : Bank = 0 Row =   64
tbench_top.u_sdram32 : at time    145352 ns WRITE: Bank = 0 Row =   64, Col =   0, Data = bde0d27b
tbench_top.u_sdram32 : at time    145372 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    145392 ns WRITE: Bank = 0 Row =   64, Col =   1, Data = 47e2738f
tbench_top.u_sdram32 : at time    145412 ns BST  : Burst Terminate
Status: Burst-No:           1  Write Address: 0014001  WriteData: 58f93db1 
tbench_top.u_sdram32 : at time    145432 ns WRITE: Bank = 0 Row =   64, Col =   2, Data = 81c39a03
tbench_top.u_sdram32 : at time    145452 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 0014002  WriteData: 22119f44 
tbench_top.u_sdram32 : at time    145472 ns WRITE: Bank = 0 Row =   64, Col =   3, Data = 71c129e3
tbench_top.u_sdram32 : at time    145492 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 0014003  WriteData: ca9cbc95 
Status: Burst-No:           4  Write Address: 0014004  WriteData: f01d34e0 
Write Address: 00060000, Burst Size:   6
tbench_top.u_sdram32 : at time    145612 ns ACT  : Bank = 0 Row =   80
tbench_top.u_sdram32 : at time    145692 ns WRITE: Bank = 0 Row =   80, Col =   0, Data = 0e92431d
tbench_top.u_sdram32 : at time    145712 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    145732 ns WRITE: Bank = 0 Row =   80, Col =   1, Data = 58f93db1
tbench_top.u_sdram32 : at time    145752 ns BST  : Burst Terminate
Status: Burst-No:           0  Write Address: 0018000  WriteData: f6a178ed 
tbench_top.u_sdram32 : at time    145772 ns WRITE: Bank = 0 Row =   80, Col =   2, Data = 22119f44
tbench_top.u_sdram32 : at time    145792 ns BST  : Burst Terminate
Status: Burst-No:           1  Write Address: 0018001  WriteData: 297a1552 
tbench_top.u_sdram32 : at time    145812 ns WRITE: Bank = 0 Row =   80, Col =   3, Data = ca9cbc95
tbench_top.u_sdram32 : at time    145832 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 0018002  WriteData: 7c1e5bf8 
tbench_top.u_sdram32 : at time    145852 ns WRITE: Bank = 0 Row =   80, Col =   4, Data = f01d34e0
tbench_top.u_sdram32 : at time    145872 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 0018003  WriteData: 46dcb78d 
Status: Burst-No:           4  Write Address: 0018004  WriteData: a95fc452 
tbench_top.u_sdram32 : at time    145992 ns ACT  : Bank = 0 Row =   96
tbench_top.u_sdram32 : at time    146072 ns WRITE: Bank = 0 Row =   96, Col =   0, Data = f6a178ed
tbench_top.u_sdram32 : at time    146092 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    146112 ns WRITE: Bank = 0 Row =   96, Col =   1, Data = 297a1552
tbench_top.u_sdram32 : at time    146132 ns BST  : Burst Terminate
Status: Burst-No:           5  Write Address: 0018005  WriteData: 4219e784 
Write Address: 00070000, Burst Size:   7
tbench_top.u_sdram32 : at time    146152 ns WRITE: Bank = 0 Row =   96, Col =   2, Data = 7c1e5bf8
tbench_top.u_sdram32 : at time    146172 ns BST  : Burst Terminate
Status: Burst-No:           0  Write Address: 001c000  WriteData: 236afd46 
tbench_top.u_sdram32 : at time    146192 ns WRITE: Bank = 0 Row =   96, Col =   3, Data = 46dcb78d
tbench_top.u_sdram32 : at time    146212 ns BST  : Burst Terminate
Status: Burst-No:           1  Write Address: 001c001  WriteData: c63a928c 
tbench_top.u_sdram32 : at time    146232 ns WRITE: Bank = 0 Row =   96, Col =   4, Data = a95fc452
tbench_top.u_sdram32 : at time    146252 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 001c002  WriteData: 48487d90 
tbench_top.u_sdram32 : at time    146272 ns WRITE: Bank = 0 Row =   96, Col =   5, Data = 4219e784
tbench_top.u_sdram32 : at time    146292 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 001c003  WriteData: 0beac117 
Status: Burst-No:           4  Write Address: 001c004  WriteData: 352d616a 
tbench_top.u_sdram32 : at time    146412 ns ACT  : Bank = 0 Row =  112
tbench_top.u_sdram32 : at time    146492 ns WRITE: Bank = 0 Row =  112, Col =   0, Data = 236afd46
tbench_top.u_sdram32 : at time    146512 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    146532 ns WRITE: Bank = 0 Row =  112, Col =   1, Data = c63a928c
tbench_top.u_sdram32 : at time    146552 ns BST  : Burst Terminate
Status: Burst-No:           5  Write Address: 001c005  WriteData: 427b5784 
tbench_top.u_sdram32 : at time    146572 ns WRITE: Bank = 0 Row =  112, Col =   2, Data = 48487d90
tbench_top.u_sdram32 : at time    146592 ns BST  : Burst Terminate
Status: Burst-No:           6  Write Address: 001c006  WriteData: d55bbcaa 
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    146612 ns WRITE: Bank = 0 Row =  112, Col =   3, Data = 0beac117
tbench_top.u_sdram32 : at time    146632 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    146652 ns WRITE: Bank = 0 Row =  112, Col =   4, Data = 352d616a
tbench_top.u_sdram32 : at time    146672 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    146692 ns WRITE: Bank = 0 Row =  112, Col =   5, Data = 427b5784
tbench_top.u_sdram32 : at time    146712 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    146732 ns WRITE: Bank = 0 Row =  112, Col =   6, Data = d55bbcaa
tbench_top.u_sdram32 : at time    146752 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    146872 ns ACT  : Bank = 0 Row =   64
tbench_top.u_sdram32 : at time    146972 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    146998 ns READ : Bank = 0 Row =   64, Col =   0, Data = bde0d27b
READ STATUS: Burst-No:           0 Addr: 0010000 Rxd: bde0d27b
tbench_top.u_sdram32 : at time    147212 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    147238 ns READ : Bank = 0 Row =   64, Col =   1, Data = 47e2738f
READ STATUS: Burst-No:           1 Addr: 0010001 Rxd: 47e2738f
tbench_top.u_sdram32 : at time    147452 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    147478 ns READ : Bank = 0 Row =   64, Col =   2, Data = 81c39a03
READ STATUS: Burst-No:           2 Addr: 0010002 Rxd: 81c39a03
tbench_top.u_sdram32 : at time    147692 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    147718 ns READ : Bank = 0 Row =   64, Col =   3, Data = 71c129e3
READ STATUS: Burst-No:           3 Addr: 0010003 Rxd: 71c129e3
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    148012 ns ACT  : Bank = 0 Row =   80
tbench_top.u_sdram32 : at time    148112 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    148138 ns READ : Bank = 0 Row =   80, Col =   0, Data = 0e92431d
READ STATUS: Burst-No:           0 Addr: 0014000 Rxd: 0e92431d
tbench_top.u_sdram32 : at time    148352 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    148378 ns READ : Bank = 0 Row =   80, Col =   1, Data = 58f93db1
READ STATUS: Burst-No:           1 Addr: 0014001 Rxd: 58f93db1
tbench_top.u_sdram32 : at time    148592 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    148618 ns READ : Bank = 0 Row =   80, Col =   2, Data = 22119f44
READ STATUS: Burst-No:           2 Addr: 0014002 Rxd: 22119f44
tbench_top.u_sdram32 : at time    148832 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    148858 ns READ : Bank = 0 Row =   80, Col =   3, Data = ca9cbc95
READ STATUS: Burst-No:           3 Addr: 0014003 Rxd: ca9cbc95
tbench_top.u_sdram32 : at time    149072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    149098 ns READ : Bank = 0 Row =   80, Col =   4, Data = f01d34e0
READ STATUS: Burst-No:           4 Addr: 0014004 Rxd: f01d34e0
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    149392 ns ACT  : Bank = 0 Row =   96
tbench_top.u_sdram32 : at time    149492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    149518 ns READ : Bank = 0 Row =   96, Col =   0, Data = f6a178ed
READ STATUS: Burst-No:           0 Addr: 0018000 Rxd: f6a178ed
tbench_top.u_sdram32 : at time    149732 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    149758 ns READ : Bank = 0 Row =   96, Col =   1, Data = 297a1552
READ STATUS: Burst-No:           1 Addr: 0018001 Rxd: 297a1552
tbench_top.u_sdram32 : at time    149972 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    149998 ns READ : Bank = 0 Row =   96, Col =   2, Data = 7c1e5bf8
READ STATUS: Burst-No:           2 Addr: 0018002 Rxd: 7c1e5bf8
tbench_top.u_sdram32 : at time    150212 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    150238 ns READ : Bank = 0 Row =   96, Col =   3, Data = 46dcb78d
READ STATUS: Burst-No:           3 Addr: 0018003 Rxd: 46dcb78d
tbench_top.u_sdram32 : at time    150452 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    150478 ns READ : Bank = 0 Row =   96, Col =   4, Data = a95fc452
READ STATUS: Burst-No:           4 Addr: 0018004 Rxd: a95fc452
tbench_top.u_sdram32 : at time    150692 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    150718 ns READ : Bank = 0 Row =   96, Col =   5, Data = 4219e784
READ STATUS: Burst-No:           5 Addr: 0018005 Rxd: 4219e784
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    151012 ns ACT  : Bank = 0 Row =  112
tbench_top.u_sdram32 : at time    151112 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    151138 ns READ : Bank = 0 Row =  112, Col =   0, Data = 236afd46
READ STATUS: Burst-No:           0 Addr: 001c000 Rxd: 236afd46
tbench_top.u_sdram32 : at time    151352 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    151378 ns READ : Bank = 0 Row =  112, Col =   1, Data = c63a928c
READ STATUS: Burst-No:           1 Addr: 001c001 Rxd: c63a928c
tbench_top.u_sdram32 : at time    151592 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    151618 ns READ : Bank = 0 Row =  112, Col =   2, Data = 48487d90
READ STATUS: Burst-No:           2 Addr: 001c002 Rxd: 48487d90
tbench_top.u_sdram32 : at time    151832 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    151858 ns READ : Bank = 0 Row =  112, Col =   3, Data = 0beac117
READ STATUS: Burst-No:           3 Addr: 001c003 Rxd: 0beac117
tbench_top.u_sdram32 : at time    152072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    152098 ns READ : Bank = 0 Row =  112, Col =   4, Data = 352d616a
READ STATUS: Burst-No:           4 Addr: 001c004 Rxd: 352d616a
tbench_top.u_sdram32 : at time    152312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    152338 ns READ : Bank = 0 Row =  112, Col =   5, Data = 427b5784
READ STATUS: Burst-No:           5 Addr: 001c005 Rxd: 427b5784
tbench_top.u_sdram32 : at time    152552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    152578 ns READ : Bank = 0 Row =  112, Col =   6, Data = d55bbcaa
READ STATUS: Burst-No:           6 Addr: 001c006 Rxd: d55bbcaa
[ MONITOR ] ----- Burst Read -----
---------------------------------------
 Case:5 24 Write & 24 Read With Different Bank and Row 
---------------------------------------
Write Address: 00000000, Burst Size:   4
Status: Burst-No:           0  Write Address: 0000000  WriteData: 3e6f0f7c 
Status: Burst-No:           1  Write Address: 0000001  WriteData: b0520260 
Status: Burst-No:           2  Write Address: 0000002  WriteData: 5d4a4dba 
Status: Burst-No:           3  Write Address: 0000003  WriteData: c5a1608b 
Write Address: 00000400, Burst Size:   5
Status: Burst-No:           0  Write Address: 0000100  WriteData: d31dfea6 
tbench_top.u_sdram32 : at time    152872 ns ACT  : Bank = 0 Row =    0
tbench_top.u_sdram32 : at time    152952 ns WRITE: Bank = 0 Row =    0, Col =   0, Data = 3e6f0f7c
tbench_top.u_sdram32 : at time    152972 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    152992 ns WRITE: Bank = 0 Row =    0, Col =   1, Data = b0520260
tbench_top.u_sdram32 : at time    153012 ns BST  : Burst Terminate
Status: Burst-No:           1  Write Address: 0000101  WriteData: 92831e25 
tbench_top.u_sdram32 : at time    153032 ns WRITE: Bank = 0 Row =    0, Col =   2, Data = 5d4a4dba
tbench_top.u_sdram32 : at time    153052 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 0000102  WriteData: 19058332 
tbench_top.u_sdram32 : at time    153072 ns WRITE: Bank = 0 Row =    0, Col =   3, Data = c5a1608b
tbench_top.u_sdram32 : at time    153092 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 0000103  WriteData: d10504a2 
Status: Burst-No:           4  Write Address: 0000104  WriteData: a48f7c49 
Write Address: 00000800, Burst Size:   6
tbench_top.u_sdram32 : at time    153212 ns ACT  : Bank = 1 Row =    0
tbench_top.u_sdram32 : at time    153292 ns WRITE: Bank = 1 Row =    0, Col =   0, Data = d31dfea6
tbench_top.u_sdram32 : at time    153312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    153352 ns WRITE: Bank = 1 Row =    0, Col =   1, Data = 92831e25
Status: Burst-No:           0  Write Address: 0000200  WriteData: 8a64b014 
tbench_top.u_sdram32 : at time    153372 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    153412 ns WRITE: Bank = 1 Row =    0, Col =   2, Data = 19058332
Status: Burst-No:           1  Write Address: 0000201  WriteData: 9ec9c03d 
tbench_top.u_sdram32 : at time    153432 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    153472 ns WRITE: Bank = 1 Row =    0, Col =   3, Data = d10504a2
Status: Burst-No:           2  Write Address: 0000202  WriteData: 25f2034b 
tbench_top.u_sdram32 : at time    153492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    153532 ns WRITE: Bank = 1 Row =    0, Col =   4, Data = a48f7c49
Status: Burst-No:           3  Write Address: 0000203  WriteData: ae68305c 
tbench_top.u_sdram32 : at time    153552 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 0000204  WriteData: 23907547 
tbench_top.u_sdram32 : at time    153672 ns ACT  : Bank = 2 Row =    0
tbench_top.u_sdram32 : at time    153752 ns WRITE: Bank = 2 Row =    0, Col =   0, Data = 8a64b014
tbench_top.u_sdram32 : at time    153772 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    153812 ns WRITE: Bank = 2 Row =    0, Col =   1, Data = 9ec9c03d
Status: Burst-No:           5  Write Address: 0000205  WriteData: 433e9786 
Write Address: 00000c00, Burst Size:   7
tbench_top.u_sdram32 : at time    153832 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    153872 ns WRITE: Bank = 2 Row =    0, Col =   2, Data = 25f2034b
Status: Burst-No:           0  Write Address: 0000300  WriteData: 9caf7a39 
tbench_top.u_sdram32 : at time    153892 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    153932 ns WRITE: Bank = 2 Row =    0, Col =   3, Data = ae68305c
Status: Burst-No:           1  Write Address: 0000301  WriteData: da058ab4 
tbench_top.u_sdram32 : at time    153952 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    153992 ns WRITE: Bank = 2 Row =    0, Col =   4, Data = 23907547
Status: Burst-No:           2  Write Address: 0000302  WriteData: 6851e5d0 
tbench_top.u_sdram32 : at time    154012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    154052 ns WRITE: Bank = 2 Row =    0, Col =   5, Data = 433e9786
Status: Burst-No:           3  Write Address: 0000303  WriteData: 9622502c 
tbench_top.u_sdram32 : at time    154072 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 0000304  WriteData: 467c458c 
tbench_top.u_sdram32 : at time    154192 ns ACT  : Bank = 3 Row =    0
tbench_top.u_sdram32 : at time    154272 ns WRITE: Bank = 3 Row =    0, Col =   0, Data = 9caf7a39
tbench_top.u_sdram32 : at time    154292 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    154332 ns WRITE: Bank = 3 Row =    0, Col =   1, Data = da058ab4
Status: Burst-No:           5  Write Address: 0000305  WriteData: 03e9b707 
tbench_top.u_sdram32 : at time    154352 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    154392 ns WRITE: Bank = 3 Row =    0, Col =   2, Data = 6851e5d0
Status: Burst-No:           6  Write Address: 0000306  WriteData: b522406a 
Write Address: 00001000, Burst Size:   4
tbench_top.u_sdram32 : at time    154412 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    154452 ns WRITE: Bank = 3 Row =    0, Col =   3, Data = 9622502c
Status: Burst-No:           0  Write Address: 0000400  WriteData: 0895f911 
tbench_top.u_sdram32 : at time    154472 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    154512 ns WRITE: Bank = 3 Row =    0, Col =   4, Data = 467c458c
Status: Burst-No:           1  Write Address: 0000401  WriteData: 746affe8 
tbench_top.u_sdram32 : at time    154532 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    154572 ns WRITE: Bank = 3 Row =    0, Col =   5, Data = 03e9b707
Status: Burst-No:           2  Write Address: 0000402  WriteData: a5e79e4b 
tbench_top.u_sdram32 : at time    154592 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    154632 ns WRITE: Bank = 3 Row =    0, Col =   6, Data = b522406a
Status: Burst-No:           3  Write Address: 0000403  WriteData: 39e48173 
Write Address: 00001400, Burst Size:   5
tbench_top.u_sdram32 : at time    154652 ns BST  : Burst Terminate
Status: Burst-No:           0  Write Address: 0000500  WriteData: 76295bec 
tbench_top.u_sdram32 : at time    154772 ns ACT  : Bank = 0 Row =    1
tbench_top.u_sdram32 : at time    154852 ns WRITE: Bank = 0 Row =    1, Col =   0, Data = 0895f911
tbench_top.u_sdram32 : at time    154872 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    154892 ns WRITE: Bank = 0 Row =    1, Col =   1, Data = 746affe8
tbench_top.u_sdram32 : at time    154912 ns BST  : Burst Terminate
Status: Burst-No:           1  Write Address: 0000501  WriteData: 11fe0523 
tbench_top.u_sdram32 : at time    154932 ns WRITE: Bank = 0 Row =    1, Col =   2, Data = a5e79e4b
tbench_top.u_sdram32 : at time    154952 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 0000502  WriteData: 520eefa4 
tbench_top.u_sdram32 : at time    154972 ns WRITE: Bank = 0 Row =    1, Col =   3, Data = 39e48173
tbench_top.u_sdram32 : at time    154992 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 0000503  WriteData: 64e165c9 
Status: Burst-No:           4  Write Address: 0000504  WriteData: 9ca70439 
Write Address: 00001800, Burst Size:   6
tbench_top.u_sdram32 : at time    155112 ns ACT  : Bank = 1 Row =    1
tbench_top.u_sdram32 : at time    155192 ns WRITE: Bank = 1 Row =    1, Col =   0, Data = 76295bec
tbench_top.u_sdram32 : at time    155212 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    155252 ns WRITE: Bank = 1 Row =    1, Col =   1, Data = 11fe0523
Status: Burst-No:           0  Write Address: 0000600  WriteData: ef8372df 
tbench_top.u_sdram32 : at time    155272 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    155312 ns WRITE: Bank = 1 Row =    1, Col =   2, Data = 520eefa4
Status: Burst-No:           1  Write Address: 0000601  WriteData: ea5814d4 
tbench_top.u_sdram32 : at time    155332 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    155372 ns WRITE: Bank = 1 Row =    1, Col =   3, Data = 64e165c9
Status: Burst-No:           2  Write Address: 0000602  WriteData: 33836567 
tbench_top.u_sdram32 : at time    155392 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    155432 ns WRITE: Bank = 1 Row =    1, Col =   4, Data = 9ca70439
Status: Burst-No:           3  Write Address: 0000603  WriteData: 4ea0419d 
tbench_top.u_sdram32 : at time    155452 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 0000604  WriteData: 583125b0 
tbench_top.u_sdram32 : at time    155572 ns ACT  : Bank = 2 Row =    1
tbench_top.u_sdram32 : at time    155652 ns WRITE: Bank = 2 Row =    1, Col =   0, Data = ef8372df
tbench_top.u_sdram32 : at time    155672 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    155712 ns WRITE: Bank = 2 Row =    1, Col =   1, Data = ea5814d4
Status: Burst-No:           5  Write Address: 0000605  WriteData: 41103982 
Write Address: 00001c00, Burst Size:   7
tbench_top.u_sdram32 : at time    155732 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    155772 ns WRITE: Bank = 2 Row =    1, Col =   2, Data = 33836567
Status: Burst-No:           0  Write Address: 0000700  WriteData: 24d2bf49 
tbench_top.u_sdram32 : at time    155792 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    155832 ns WRITE: Bank = 2 Row =    1, Col =   3, Data = 4ea0419d
Status: Burst-No:           1  Write Address: 0000701  WriteData: ecb91ad9 
tbench_top.u_sdram32 : at time    155852 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    155892 ns WRITE: Bank = 2 Row =    1, Col =   4, Data = 583125b0
Status: Burst-No:           2  Write Address: 0000702  WriteData: 1000b720 
tbench_top.u_sdram32 : at time    155912 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    155952 ns WRITE: Bank = 2 Row =    1, Col =   5, Data = 41103982
Status: Burst-No:           3  Write Address: 0000703  WriteData: 8e054c1c 
tbench_top.u_sdram32 : at time    155972 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 0000704  WriteData: 49b16f93 
tbench_top.u_sdram32 : at time    156092 ns ACT  : Bank = 3 Row =    1
tbench_top.u_sdram32 : at time    156172 ns WRITE: Bank = 3 Row =    1, Col =   0, Data = 24d2bf49
tbench_top.u_sdram32 : at time    156192 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    156232 ns WRITE: Bank = 3 Row =    1, Col =   1, Data = ecb91ad9
Status: Burst-No:           5  Write Address: 0000705  WriteData: 71b461e3 
tbench_top.u_sdram32 : at time    156252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    156292 ns WRITE: Bank = 3 Row =    1, Col =   2, Data = 1000b720
Status: Burst-No:           6  Write Address: 0000706  WriteData: 954b822a 
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    156312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    156352 ns WRITE: Bank = 3 Row =    1, Col =   3, Data = 8e054c1c
tbench_top.u_sdram32 : at time    156372 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    156412 ns WRITE: Bank = 3 Row =    1, Col =   4, Data = 49b16f93
tbench_top.u_sdram32 : at time    156432 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    156472 ns WRITE: Bank = 3 Row =    1, Col =   5, Data = 71b461e3
tbench_top.u_sdram32 : at time    156492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    156532 ns WRITE: Bank = 3 Row =    1, Col =   6, Data = 954b822a
tbench_top.u_sdram32 : at time    156552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    156672 ns ACT  : Bank = 0 Row =    0
tbench_top.u_sdram32 : at time    156772 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    156798 ns READ : Bank = 0 Row =    0, Col =   0, Data = 3e6f0f7c
READ STATUS: Burst-No:           0 Addr: 0000000 Rxd: 3e6f0f7c
tbench_top.u_sdram32 : at time    157012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    157038 ns READ : Bank = 0 Row =    0, Col =   1, Data = b0520260
READ STATUS: Burst-No:           1 Addr: 0000001 Rxd: b0520260
tbench_top.u_sdram32 : at time    157252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    157278 ns READ : Bank = 0 Row =    0, Col =   2, Data = 5d4a4dba
READ STATUS: Burst-No:           2 Addr: 0000002 Rxd: 5d4a4dba
tbench_top.u_sdram32 : at time    157492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    157518 ns READ : Bank = 0 Row =    0, Col =   3, Data = c5a1608b
READ STATUS: Burst-No:           3 Addr: 0000003 Rxd: c5a1608b
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    157812 ns ACT  : Bank = 1 Row =    0
tbench_top.u_sdram32 : at time    157912 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    157938 ns READ : Bank = 1 Row =    0, Col =   0, Data = d31dfea6
READ STATUS: Burst-No:           0 Addr: 0000100 Rxd: d31dfea6
tbench_top.u_sdram32 : at time    158172 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    158198 ns READ : Bank = 1 Row =    0, Col =   1, Data = 92831e25
READ STATUS: Burst-No:           1 Addr: 0000101 Rxd: 92831e25
tbench_top.u_sdram32 : at time    158432 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    158458 ns READ : Bank = 1 Row =    0, Col =   2, Data = 19058332
READ STATUS: Burst-No:           2 Addr: 0000102 Rxd: 19058332
tbench_top.u_sdram32 : at time    158692 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    158718 ns READ : Bank = 1 Row =    0, Col =   3, Data = d10504a2
READ STATUS: Burst-No:           3 Addr: 0000103 Rxd: d10504a2
tbench_top.u_sdram32 : at time    158952 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    158978 ns READ : Bank = 1 Row =    0, Col =   4, Data = a48f7c49
READ STATUS: Burst-No:           4 Addr: 0000104 Rxd: a48f7c49
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    159272 ns ACT  : Bank = 2 Row =    0
tbench_top.u_sdram32 : at time    159372 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    159398 ns READ : Bank = 2 Row =    0, Col =   0, Data = 8a64b014
READ STATUS: Burst-No:           0 Addr: 0000200 Rxd: 8a64b014
tbench_top.u_sdram32 : at time    159632 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    159658 ns READ : Bank = 2 Row =    0, Col =   1, Data = 9ec9c03d
READ STATUS: Burst-No:           1 Addr: 0000201 Rxd: 9ec9c03d
tbench_top.u_sdram32 : at time    159892 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    159918 ns READ : Bank = 2 Row =    0, Col =   2, Data = 25f2034b
READ STATUS: Burst-No:           2 Addr: 0000202 Rxd: 25f2034b
tbench_top.u_sdram32 : at time    160152 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    160178 ns READ : Bank = 2 Row =    0, Col =   3, Data = ae68305c
READ STATUS: Burst-No:           3 Addr: 0000203 Rxd: ae68305c
tbench_top.u_sdram32 : at time    160412 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    160438 ns READ : Bank = 2 Row =    0, Col =   4, Data = 23907547
READ STATUS: Burst-No:           4 Addr: 0000204 Rxd: 23907547
tbench_top.u_sdram32 : at time    160672 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    160698 ns READ : Bank = 2 Row =    0, Col =   5, Data = 433e9786
READ STATUS: Burst-No:           5 Addr: 0000205 Rxd: 433e9786
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    160992 ns ACT  : Bank = 3 Row =    0
tbench_top.u_sdram32 : at time    161092 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    161118 ns READ : Bank = 3 Row =    0, Col =   0, Data = 9caf7a39
READ STATUS: Burst-No:           0 Addr: 0000300 Rxd: 9caf7a39
tbench_top.u_sdram32 : at time    161352 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    161378 ns READ : Bank = 3 Row =    0, Col =   1, Data = da058ab4
READ STATUS: Burst-No:           1 Addr: 0000301 Rxd: da058ab4
tbench_top.u_sdram32 : at time    161612 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    161638 ns READ : Bank = 3 Row =    0, Col =   2, Data = 6851e5d0
READ STATUS: Burst-No:           2 Addr: 0000302 Rxd: 6851e5d0
tbench_top.u_sdram32 : at time    161872 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    161898 ns READ : Bank = 3 Row =    0, Col =   3, Data = 9622502c
READ STATUS: Burst-No:           3 Addr: 0000303 Rxd: 9622502c
tbench_top.u_sdram32 : at time    162132 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    162158 ns READ : Bank = 3 Row =    0, Col =   4, Data = 467c458c
READ STATUS: Burst-No:           4 Addr: 0000304 Rxd: 467c458c
tbench_top.u_sdram32 : at time    162392 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    162418 ns READ : Bank = 3 Row =    0, Col =   5, Data = 03e9b707
READ STATUS: Burst-No:           5 Addr: 0000305 Rxd: 03e9b707
tbench_top.u_sdram32 : at time    162652 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    162678 ns READ : Bank = 3 Row =    0, Col =   6, Data = b522406a
READ STATUS: Burst-No:           6 Addr: 0000306 Rxd: b522406a
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    162972 ns ACT  : Bank = 0 Row =    1
tbench_top.u_sdram32 : at time    163072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    163098 ns READ : Bank = 0 Row =    1, Col =   0, Data = 0895f911
READ STATUS: Burst-No:           0 Addr: 0000400 Rxd: 0895f911
tbench_top.u_sdram32 : at time    163312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    163338 ns READ : Bank = 0 Row =    1, Col =   1, Data = 746affe8
READ STATUS: Burst-No:           1 Addr: 0000401 Rxd: 746affe8
tbench_top.u_sdram32 : at time    163552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    163578 ns READ : Bank = 0 Row =    1, Col =   2, Data = a5e79e4b
READ STATUS: Burst-No:           2 Addr: 0000402 Rxd: a5e79e4b
tbench_top.u_sdram32 : at time    163792 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    163818 ns READ : Bank = 0 Row =    1, Col =   3, Data = 39e48173
READ STATUS: Burst-No:           3 Addr: 0000403 Rxd: 39e48173
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    164112 ns ACT  : Bank = 1 Row =    1
tbench_top.u_sdram32 : at time    164212 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    164238 ns READ : Bank = 1 Row =    1, Col =   0, Data = 76295bec
READ STATUS: Burst-No:           0 Addr: 0000500 Rxd: 76295bec
tbench_top.u_sdram32 : at time    164412 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time    164592 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time    164772 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time    164952 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time    165132 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time    165312 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time    165492 ns ACT  : Bank = 1 Row =    1
tbench_top.u_sdram32 : at time    165592 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    165618 ns READ : Bank = 1 Row =    1, Col =   1, Data = 11fe0523
READ STATUS: Burst-No:           1 Addr: 0000501 Rxd: 11fe0523
tbench_top.u_sdram32 : at time    165852 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    165878 ns READ : Bank = 1 Row =    1, Col =   2, Data = 520eefa4
READ STATUS: Burst-No:           2 Addr: 0000502 Rxd: 520eefa4
tbench_top.u_sdram32 : at time    166112 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    166138 ns READ : Bank = 1 Row =    1, Col =   3, Data = 64e165c9
READ STATUS: Burst-No:           3 Addr: 0000503 Rxd: 64e165c9
tbench_top.u_sdram32 : at time    166372 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    166398 ns READ : Bank = 1 Row =    1, Col =   4, Data = 9ca70439
READ STATUS: Burst-No:           4 Addr: 0000504 Rxd: 9ca70439
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    166692 ns ACT  : Bank = 2 Row =    1
tbench_top.u_sdram32 : at time    166792 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    166818 ns READ : Bank = 2 Row =    1, Col =   0, Data = ef8372df
READ STATUS: Burst-No:           0 Addr: 0000600 Rxd: ef8372df
tbench_top.u_sdram32 : at time    167052 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    167078 ns READ : Bank = 2 Row =    1, Col =   1, Data = ea5814d4
READ STATUS: Burst-No:           1 Addr: 0000601 Rxd: ea5814d4
tbench_top.u_sdram32 : at time    167312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    167338 ns READ : Bank = 2 Row =    1, Col =   2, Data = 33836567
READ STATUS: Burst-No:           2 Addr: 0000602 Rxd: 33836567
tbench_top.u_sdram32 : at time    167572 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    167598 ns READ : Bank = 2 Row =    1, Col =   3, Data = 4ea0419d
READ STATUS: Burst-No:           3 Addr: 0000603 Rxd: 4ea0419d
tbench_top.u_sdram32 : at time    167832 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    167858 ns READ : Bank = 2 Row =    1, Col =   4, Data = 583125b0
READ STATUS: Burst-No:           4 Addr: 0000604 Rxd: 583125b0
tbench_top.u_sdram32 : at time    168092 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    168118 ns READ : Bank = 2 Row =    1, Col =   5, Data = 41103982
READ STATUS: Burst-No:           5 Addr: 0000605 Rxd: 41103982
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    168412 ns ACT  : Bank = 3 Row =    1
tbench_top.u_sdram32 : at time    168512 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    168538 ns READ : Bank = 3 Row =    1, Col =   0, Data = 24d2bf49
READ STATUS: Burst-No:           0 Addr: 0000700 Rxd: 24d2bf49
tbench_top.u_sdram32 : at time    168772 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    168798 ns READ : Bank = 3 Row =    1, Col =   1, Data = ecb91ad9
READ STATUS: Burst-No:           1 Addr: 0000701 Rxd: ecb91ad9
tbench_top.u_sdram32 : at time    169032 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    169058 ns READ : Bank = 3 Row =    1, Col =   2, Data = 1000b720
READ STATUS: Burst-No:           2 Addr: 0000702 Rxd: 1000b720
tbench_top.u_sdram32 : at time    169292 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    169318 ns READ : Bank = 3 Row =    1, Col =   3, Data = 8e054c1c
READ STATUS: Burst-No:           3 Addr: 0000703 Rxd: 8e054c1c
tbench_top.u_sdram32 : at time    169552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    169578 ns READ : Bank = 3 Row =    1, Col =   4, Data = 49b16f93
READ STATUS: Burst-No:           4 Addr: 0000704 Rxd: 49b16f93
tbench_top.u_sdram32 : at time    169812 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    169838 ns READ : Bank = 3 Row =    1, Col =   5, Data = 71b461e3
READ STATUS: Burst-No:           5 Addr: 0000705 Rxd: 71b461e3
tbench_top.u_sdram32 : at time    170072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    170098 ns READ : Bank = 3 Row =    1, Col =   6, Data = 954b822a
READ STATUS: Burst-No:           6 Addr: 0000706 Rxd: 954b822a
[ MONITOR ] ----- Burst Read -----
Write Address: 00002000, Burst Size:   4
Status: Burst-No:           0  Write Address: 0000800  WriteData: e471f8c8 
Status: Burst-No:           1  Write Address: 0000801  WriteData: aed72e5d 
Status: Burst-No:           2  Write Address: 0000802  WriteData: 1d3f9d3a 
Status: Burst-No:           3  Write Address: 0000803  WriteData: 4226a984 
Write Address: 00002400, Burst Size:   5
Status: Burst-No:           0  Write Address: 0000900  WriteData: 95a9a82b 
tbench_top.u_sdram32 : at time    170392 ns ACT  : Bank = 0 Row =    2
tbench_top.u_sdram32 : at time    170472 ns WRITE: Bank = 0 Row =    2, Col =   0, Data = e471f8c8
tbench_top.u_sdram32 : at time    170492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    170512 ns WRITE: Bank = 0 Row =    2, Col =   1, Data = aed72e5d
tbench_top.u_sdram32 : at time    170532 ns BST  : Burst Terminate
Status: Burst-No:           1  Write Address: 0000901  WriteData: 1c8d7f39 
tbench_top.u_sdram32 : at time    170552 ns WRITE: Bank = 0 Row =    2, Col =   2, Data = 1d3f9d3a
tbench_top.u_sdram32 : at time    170572 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 0000902  WriteData: 897f1c12 
tbench_top.u_sdram32 : at time    170592 ns WRITE: Bank = 0 Row =    2, Col =   3, Data = 4226a984
tbench_top.u_sdram32 : at time    170612 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 0000903  WriteData: a97f0052 
Status: Burst-No:           4  Write Address: 0000904  WriteData: 2c848959 
Write Address: 00002800, Burst Size:   6
tbench_top.u_sdram32 : at time    170732 ns ACT  : Bank = 1 Row =    2
tbench_top.u_sdram32 : at time    170812 ns WRITE: Bank = 1 Row =    2, Col =   0, Data = 95a9a82b
tbench_top.u_sdram32 : at time    170832 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    170872 ns WRITE: Bank = 1 Row =    2, Col =   1, Data = 1c8d7f39
Status: Burst-No:           0  Write Address: 0000a00  WriteData: e82b96d0 
tbench_top.u_sdram32 : at time    170892 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    170932 ns WRITE: Bank = 1 Row =    2, Col =   2, Data = 897f1c12
Status: Burst-No:           1  Write Address: 0000a01  WriteData: b759ea6e 
tbench_top.u_sdram32 : at time    170952 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    170992 ns WRITE: Bank = 1 Row =    2, Col =   3, Data = a97f0052
Status: Burst-No:           2  Write Address: 0000a02  WriteData: 4bf52997 
tbench_top.u_sdram32 : at time    171012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    171052 ns WRITE: Bank = 1 Row =    2, Col =   4, Data = 2c848959
Status: Burst-No:           3  Write Address: 0000a03  WriteData: 6d8b87db 
tbench_top.u_sdram32 : at time    171072 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 0000a04  WriteData: 535277a6 
tbench_top.u_sdram32 : at time    171192 ns ACT  : Bank = 2 Row =    2
tbench_top.u_sdram32 : at time    171272 ns WRITE: Bank = 2 Row =    2, Col =   0, Data = e82b96d0
tbench_top.u_sdram32 : at time    171292 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    171332 ns WRITE: Bank = 2 Row =    2, Col =   1, Data = b759ea6e
Status: Burst-No:           5  Write Address: 0000a05  WriteData: 5d85d3bb 
Write Address: 00002c00, Burst Size:   7
tbench_top.u_sdram32 : at time    171352 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    171392 ns WRITE: Bank = 2 Row =    2, Col =   2, Data = 4bf52997
Status: Burst-No:           0  Write Address: 0000b00  WriteData: 80797c00 
tbench_top.u_sdram32 : at time    171412 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    171452 ns WRITE: Bank = 2 Row =    2, Col =   3, Data = 6d8b87db
Status: Burst-No:           1  Write Address: 0000b01  WriteData: 87e44c0f 
tbench_top.u_sdram32 : at time    171472 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    171512 ns WRITE: Bank = 2 Row =    2, Col =   4, Data = 535277a6
Status: Burst-No:           2  Write Address: 0000b02  WriteData: b4e8d669 
tbench_top.u_sdram32 : at time    171532 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    171572 ns WRITE: Bank = 2 Row =    2, Col =   5, Data = 5d85d3bb
Status: Burst-No:           3  Write Address: 0000b03  WriteData: 8653620c 
tbench_top.u_sdram32 : at time    171592 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 0000b04  WriteData: 2ca81959 
tbench_top.u_sdram32 : at time    171712 ns ACT  : Bank = 3 Row =    2
tbench_top.u_sdram32 : at time    171792 ns WRITE: Bank = 3 Row =    2, Col =   0, Data = 80797c00
tbench_top.u_sdram32 : at time    171812 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    171852 ns WRITE: Bank = 3 Row =    2, Col =   1, Data = 87e44c0f
Status: Burst-No:           5  Write Address: 0000b05  WriteData: 62fd49c5 
tbench_top.u_sdram32 : at time    171872 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    171912 ns WRITE: Bank = 3 Row =    2, Col =   2, Data = b4e8d669
Status: Burst-No:           6  Write Address: 0000b06  WriteData: 67d735cf 
Write Address: 00003000, Burst Size:   4
tbench_top.u_sdram32 : at time    171932 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    171972 ns WRITE: Bank = 3 Row =    2, Col =   3, Data = 8653620c
Status: Burst-No:           0  Write Address: 0000c00  WriteData: 4839e590 
tbench_top.u_sdram32 : at time    171992 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    172032 ns WRITE: Bank = 3 Row =    2, Col =   4, Data = 2ca81959
Status: Burst-No:           1  Write Address: 0000c01  WriteData: a8e4d851 
tbench_top.u_sdram32 : at time    172052 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    172092 ns WRITE: Bank = 3 Row =    2, Col =   5, Data = 62fd49c5
Status: Burst-No:           2  Write Address: 0000c02  WriteData: b4f9a469 
tbench_top.u_sdram32 : at time    172112 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    172152 ns WRITE: Bank = 3 Row =    2, Col =   6, Data = 67d735cf
Status: Burst-No:           3  Write Address: 0000c03  WriteData: 3b83cd77 
Write Address: 00003400, Burst Size:   5
tbench_top.u_sdram32 : at time    172172 ns BST  : Burst Terminate
Status: Burst-No:           0  Write Address: 0000d00  WriteData: 2523654a 
tbench_top.u_sdram32 : at time    172292 ns ACT  : Bank = 0 Row =    3
tbench_top.u_sdram32 : at time    172372 ns WRITE: Bank = 0 Row =    3, Col =   0, Data = 4839e590
tbench_top.u_sdram32 : at time    172392 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    172412 ns WRITE: Bank = 0 Row =    3, Col =   1, Data = a8e4d851
tbench_top.u_sdram32 : at time    172432 ns BST  : Burst Terminate
Status: Burst-No:           1  Write Address: 0000d01  WriteData: ec3758d8 
tbench_top.u_sdram32 : at time    172452 ns WRITE: Bank = 0 Row =    3, Col =   2, Data = b4f9a469
tbench_top.u_sdram32 : at time    172472 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 0000d02  WriteData: 4ddd4d9b 
tbench_top.u_sdram32 : at time    172492 ns WRITE: Bank = 0 Row =    3, Col =   3, Data = 3b83cd77
tbench_top.u_sdram32 : at time    172512 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 0000d03  WriteData: e20e9ac4 
Status: Burst-No:           4  Write Address: 0000d04  WriteData: 5c78b1b8 
Write Address: 00003800, Burst Size:   6
tbench_top.u_sdram32 : at time    172632 ns ACT  : Bank = 1 Row =    3
tbench_top.u_sdram32 : at time    172712 ns WRITE: Bank = 1 Row =    3, Col =   0, Data = 2523654a
tbench_top.u_sdram32 : at time    172732 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    172772 ns WRITE: Bank = 1 Row =    3, Col =   1, Data = ec3758d8
Status: Burst-No:           0  Write Address: 0000e00  WriteData: dbe6f2b7 
tbench_top.u_sdram32 : at time    172792 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    172832 ns WRITE: Bank = 1 Row =    3, Col =   2, Data = 4ddd4d9b
Status: Burst-No:           1  Write Address: 0000e01  WriteData: c378ee86 
tbench_top.u_sdram32 : at time    172852 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    172892 ns WRITE: Bank = 1 Row =    3, Col =   3, Data = e20e9ac4
Status: Burst-No:           2  Write Address: 0000e02  WriteData: 984d5a30 
tbench_top.u_sdram32 : at time    172912 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    172952 ns WRITE: Bank = 1 Row =    3, Col =   4, Data = 5c78b1b8
Status: Burst-No:           3  Write Address: 0000e03  WriteData: 3bed5377 
tbench_top.u_sdram32 : at time    172972 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 0000e04  WriteData: 5ad6c7b5 
tbench_top.u_sdram32 : at time    173092 ns ACT  : Bank = 2 Row =    3
tbench_top.u_sdram32 : at time    173172 ns WRITE: Bank = 2 Row =    3, Col =   0, Data = dbe6f2b7
tbench_top.u_sdram32 : at time    173192 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    173232 ns WRITE: Bank = 2 Row =    3, Col =   1, Data = c378ee86
Status: Burst-No:           5  Write Address: 0000e05  WriteData: 6a15f5d4 
Write Address: 00003c00, Burst Size:   7
tbench_top.u_sdram32 : at time    173252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    173292 ns WRITE: Bank = 2 Row =    3, Col =   2, Data = 984d5a30
Status: Burst-No:           0  Write Address: 0000f00  WriteData: 03878707 
tbench_top.u_sdram32 : at time    173312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    173352 ns WRITE: Bank = 2 Row =    3, Col =   3, Data = 3bed5377
Status: Burst-No:           1  Write Address: 0000f01  WriteData: 3b0b9776 
tbench_top.u_sdram32 : at time    173372 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    173412 ns WRITE: Bank = 2 Row =    3, Col =   4, Data = 5ad6c7b5
Status: Burst-No:           2  Write Address: 0000f02  WriteData: 74a1ade9 
tbench_top.u_sdram32 : at time    173432 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    173472 ns WRITE: Bank = 2 Row =    3, Col =   5, Data = 6a15f5d4
Status: Burst-No:           3  Write Address: 0000f03  WriteData: 45e28b8b 
tbench_top.u_sdram32 : at time    173492 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 0000f04  WriteData: 00f25f01 
tbench_top.u_sdram32 : at time    173612 ns ACT  : Bank = 3 Row =    3
tbench_top.u_sdram32 : at time    173692 ns WRITE: Bank = 3 Row =    3, Col =   0, Data = 03878707
tbench_top.u_sdram32 : at time    173712 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    173752 ns WRITE: Bank = 3 Row =    3, Col =   1, Data = 3b0b9776
Status: Burst-No:           5  Write Address: 0000f05  WriteData: 6d808bdb 
tbench_top.u_sdram32 : at time    173772 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    173812 ns WRITE: Bank = 3 Row =    3, Col =   2, Data = 74a1ade9
Status: Burst-No:           6  Write Address: 0000f06  WriteData: c0764280 
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    173832 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    173872 ns WRITE: Bank = 3 Row =    3, Col =   3, Data = 45e28b8b
tbench_top.u_sdram32 : at time    173892 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    173932 ns WRITE: Bank = 3 Row =    3, Col =   4, Data = 00f25f01
tbench_top.u_sdram32 : at time    173952 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    173992 ns WRITE: Bank = 3 Row =    3, Col =   5, Data = 6d808bdb
tbench_top.u_sdram32 : at time    174012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    174052 ns WRITE: Bank = 3 Row =    3, Col =   6, Data = c0764280
tbench_top.u_sdram32 : at time    174072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    174192 ns ACT  : Bank = 0 Row =    2
tbench_top.u_sdram32 : at time    174292 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    174318 ns READ : Bank = 0 Row =    2, Col =   0, Data = e471f8c8
READ STATUS: Burst-No:           0 Addr: 0000800 Rxd: e471f8c8
tbench_top.u_sdram32 : at time    174532 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    174558 ns READ : Bank = 0 Row =    2, Col =   1, Data = aed72e5d
READ STATUS: Burst-No:           1 Addr: 0000801 Rxd: aed72e5d
tbench_top.u_sdram32 : at time    174772 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    174798 ns READ : Bank = 0 Row =    2, Col =   2, Data = 1d3f9d3a
READ STATUS: Burst-No:           2 Addr: 0000802 Rxd: 1d3f9d3a
tbench_top.u_sdram32 : at time    175012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    175038 ns READ : Bank = 0 Row =    2, Col =   3, Data = 4226a984
READ STATUS: Burst-No:           3 Addr: 0000803 Rxd: 4226a984
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    175332 ns ACT  : Bank = 1 Row =    2
tbench_top.u_sdram32 : at time    175432 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    175458 ns READ : Bank = 1 Row =    2, Col =   0, Data = 95a9a82b
READ STATUS: Burst-No:           0 Addr: 0000900 Rxd: 95a9a82b
tbench_top.u_sdram32 : at time    175692 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    175718 ns READ : Bank = 1 Row =    2, Col =   1, Data = 1c8d7f39
READ STATUS: Burst-No:           1 Addr: 0000901 Rxd: 1c8d7f39
tbench_top.u_sdram32 : at time    175952 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    175978 ns READ : Bank = 1 Row =    2, Col =   2, Data = 897f1c12
READ STATUS: Burst-No:           2 Addr: 0000902 Rxd: 897f1c12
tbench_top.u_sdram32 : at time    176212 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    176238 ns READ : Bank = 1 Row =    2, Col =   3, Data = a97f0052
READ STATUS: Burst-No:           3 Addr: 0000903 Rxd: a97f0052
tbench_top.u_sdram32 : at time    176472 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    176498 ns READ : Bank = 1 Row =    2, Col =   4, Data = 2c848959
READ STATUS: Burst-No:           4 Addr: 0000904 Rxd: 2c848959
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    176792 ns ACT  : Bank = 2 Row =    2
tbench_top.u_sdram32 : at time    176892 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    176918 ns READ : Bank = 2 Row =    2, Col =   0, Data = e82b96d0
READ STATUS: Burst-No:           0 Addr: 0000a00 Rxd: e82b96d0
tbench_top.u_sdram32 : at time    177152 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    177178 ns READ : Bank = 2 Row =    2, Col =   1, Data = b759ea6e
READ STATUS: Burst-No:           1 Addr: 0000a01 Rxd: b759ea6e
tbench_top.u_sdram32 : at time    177412 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    177438 ns READ : Bank = 2 Row =    2, Col =   2, Data = 4bf52997
READ STATUS: Burst-No:           2 Addr: 0000a02 Rxd: 4bf52997
tbench_top.u_sdram32 : at time    177672 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    177698 ns READ : Bank = 2 Row =    2, Col =   3, Data = 6d8b87db
READ STATUS: Burst-No:           3 Addr: 0000a03 Rxd: 6d8b87db
tbench_top.u_sdram32 : at time    177932 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    177958 ns READ : Bank = 2 Row =    2, Col =   4, Data = 535277a6
READ STATUS: Burst-No:           4 Addr: 0000a04 Rxd: 535277a6
tbench_top.u_sdram32 : at time    178192 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    178218 ns READ : Bank = 2 Row =    2, Col =   5, Data = 5d85d3bb
READ STATUS: Burst-No:           5 Addr: 0000a05 Rxd: 5d85d3bb
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    178512 ns ACT  : Bank = 3 Row =    2
tbench_top.u_sdram32 : at time    178612 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    178638 ns READ : Bank = 3 Row =    2, Col =   0, Data = 80797c00
READ STATUS: Burst-No:           0 Addr: 0000b00 Rxd: 80797c00
tbench_top.u_sdram32 : at time    178872 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    178898 ns READ : Bank = 3 Row =    2, Col =   1, Data = 87e44c0f
READ STATUS: Burst-No:           1 Addr: 0000b01 Rxd: 87e44c0f
tbench_top.u_sdram32 : at time    179132 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    179158 ns READ : Bank = 3 Row =    2, Col =   2, Data = b4e8d669
READ STATUS: Burst-No:           2 Addr: 0000b02 Rxd: b4e8d669
tbench_top.u_sdram32 : at time    179392 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    179418 ns READ : Bank = 3 Row =    2, Col =   3, Data = 8653620c
READ STATUS: Burst-No:           3 Addr: 0000b03 Rxd: 8653620c
tbench_top.u_sdram32 : at time    179652 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    179678 ns READ : Bank = 3 Row =    2, Col =   4, Data = 2ca81959
READ STATUS: Burst-No:           4 Addr: 0000b04 Rxd: 2ca81959
tbench_top.u_sdram32 : at time    179912 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    179938 ns READ : Bank = 3 Row =    2, Col =   5, Data = 62fd49c5
READ STATUS: Burst-No:           5 Addr: 0000b05 Rxd: 62fd49c5
tbench_top.u_sdram32 : at time    180172 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    180198 ns READ : Bank = 3 Row =    2, Col =   6, Data = 67d735cf
READ STATUS: Burst-No:           6 Addr: 0000b06 Rxd: 67d735cf
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    180492 ns ACT  : Bank = 0 Row =    3
tbench_top.u_sdram32 : at time    180592 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    180618 ns READ : Bank = 0 Row =    3, Col =   0, Data = 4839e590
READ STATUS: Burst-No:           0 Addr: 0000c00 Rxd: 4839e590
tbench_top.u_sdram32 : at time    180832 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    180858 ns READ : Bank = 0 Row =    3, Col =   1, Data = a8e4d851
READ STATUS: Burst-No:           1 Addr: 0000c01 Rxd: a8e4d851
tbench_top.u_sdram32 : at time    181072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    181098 ns READ : Bank = 0 Row =    3, Col =   2, Data = b4f9a469
READ STATUS: Burst-No:           2 Addr: 0000c02 Rxd: b4f9a469
tbench_top.u_sdram32 : at time    181312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    181338 ns READ : Bank = 0 Row =    3, Col =   3, Data = 3b83cd77
READ STATUS: Burst-No:           3 Addr: 0000c03 Rxd: 3b83cd77
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    181632 ns ACT  : Bank = 1 Row =    3
tbench_top.u_sdram32 : at time    181732 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    181758 ns READ : Bank = 1 Row =    3, Col =   0, Data = 2523654a
READ STATUS: Burst-No:           0 Addr: 0000d00 Rxd: 2523654a
tbench_top.u_sdram32 : at time    181992 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    182018 ns READ : Bank = 1 Row =    3, Col =   1, Data = ec3758d8
READ STATUS: Burst-No:           1 Addr: 0000d01 Rxd: ec3758d8
tbench_top.u_sdram32 : at time    182252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    182278 ns READ : Bank = 1 Row =    3, Col =   2, Data = 4ddd4d9b
READ STATUS: Burst-No:           2 Addr: 0000d02 Rxd: 4ddd4d9b
tbench_top.u_sdram32 : at time    182512 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    182538 ns READ : Bank = 1 Row =    3, Col =   3, Data = e20e9ac4
READ STATUS: Burst-No:           3 Addr: 0000d03 Rxd: e20e9ac4
tbench_top.u_sdram32 : at time    182772 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    182798 ns READ : Bank = 1 Row =    3, Col =   4, Data = 5c78b1b8
READ STATUS: Burst-No:           4 Addr: 0000d04 Rxd: 5c78b1b8
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    183092 ns ACT  : Bank = 2 Row =    3
tbench_top.u_sdram32 : at time    183192 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    183218 ns READ : Bank = 2 Row =    3, Col =   0, Data = dbe6f2b7
READ STATUS: Burst-No:           0 Addr: 0000e00 Rxd: dbe6f2b7
tbench_top.u_sdram32 : at time    183452 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    183478 ns READ : Bank = 2 Row =    3, Col =   1, Data = c378ee86
READ STATUS: Burst-No:           1 Addr: 0000e01 Rxd: c378ee86
tbench_top.u_sdram32 : at time    183712 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    183738 ns READ : Bank = 2 Row =    3, Col =   2, Data = 984d5a30
READ STATUS: Burst-No:           2 Addr: 0000e02 Rxd: 984d5a30
tbench_top.u_sdram32 : at time    183972 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    183998 ns READ : Bank = 2 Row =    3, Col =   3, Data = 3bed5377
READ STATUS: Burst-No:           3 Addr: 0000e03 Rxd: 3bed5377
tbench_top.u_sdram32 : at time    184232 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    184258 ns READ : Bank = 2 Row =    3, Col =   4, Data = 5ad6c7b5
READ STATUS: Burst-No:           4 Addr: 0000e04 Rxd: 5ad6c7b5
tbench_top.u_sdram32 : at time    184492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    184518 ns READ : Bank = 2 Row =    3, Col =   5, Data = 6a15f5d4
READ STATUS: Burst-No:           5 Addr: 0000e05 Rxd: 6a15f5d4
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    184812 ns ACT  : Bank = 3 Row =    3
tbench_top.u_sdram32 : at time    184912 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    184938 ns READ : Bank = 3 Row =    3, Col =   0, Data = 03878707
READ STATUS: Burst-No:           0 Addr: 0000f00 Rxd: 03878707
tbench_top.u_sdram32 : at time    185172 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    185198 ns READ : Bank = 3 Row =    3, Col =   1, Data = 3b0b9776
READ STATUS: Burst-No:           1 Addr: 0000f01 Rxd: 3b0b9776
tbench_top.u_sdram32 : at time    185432 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    185458 ns READ : Bank = 3 Row =    3, Col =   2, Data = 74a1ade9
READ STATUS: Burst-No:           2 Addr: 0000f02 Rxd: 74a1ade9
tbench_top.u_sdram32 : at time    185692 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    185718 ns READ : Bank = 3 Row =    3, Col =   3, Data = 45e28b8b
READ STATUS: Burst-No:           3 Addr: 0000f03 Rxd: 45e28b8b
tbench_top.u_sdram32 : at time    185952 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    185978 ns READ : Bank = 3 Row =    3, Col =   4, Data = 00f25f01
READ STATUS: Burst-No:           4 Addr: 0000f04 Rxd: 00f25f01
tbench_top.u_sdram32 : at time    186212 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    186238 ns READ : Bank = 3 Row =    3, Col =   5, Data = 6d808bdb
READ STATUS: Burst-No:           5 Addr: 0000f05 Rxd: 6d808bdb
tbench_top.u_sdram32 : at time    186472 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    186498 ns READ : Bank = 3 Row =    3, Col =   6, Data = c0764280
READ STATUS: Burst-No:           6 Addr: 0000f06 Rxd: c0764280
[ MONITOR ] ----- Burst Read -----
Write Address: 00002000, Burst Size:   4
Status: Burst-No:           0  Write Address: 0000800  WriteData: 611d9fc2 
Status: Burst-No:           1  Write Address: 0000801  WriteData: e2ecdac5 
Status: Burst-No:           2  Write Address: 0000802  WriteData: 9827fa30 
Status: Burst-No:           3  Write Address: 0000803  WriteData: d7b2e4af 
Write Address: 00002404, Burst Size:   5
Status: Burst-No:           0  Write Address: 0000901  WriteData: b302da66 
tbench_top.u_sdram32 : at time    186792 ns ACT  : Bank = 0 Row =    2
tbench_top.u_sdram32 : at time    186872 ns WRITE: Bank = 0 Row =    2, Col =   0, Data = 611d9fc2
tbench_top.u_sdram32 : at time    186892 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    186912 ns WRITE: Bank = 0 Row =    2, Col =   1, Data = e2ecdac5
tbench_top.u_sdram32 : at time    186932 ns BST  : Burst Terminate
Status: Burst-No:           1  Write Address: 0000902  WriteData: 57fbb9af 
tbench_top.u_sdram32 : at time    186952 ns WRITE: Bank = 0 Row =    2, Col =   2, Data = 9827fa30
tbench_top.u_sdram32 : at time    186972 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 0000903  WriteData: f4d86ee9 
tbench_top.u_sdram32 : at time    186992 ns WRITE: Bank = 0 Row =    2, Col =   3, Data = d7b2e4af
tbench_top.u_sdram32 : at time    187012 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 0000904  WriteData: 7c41aff8 
Status: Burst-No:           4  Write Address: 0000905  WriteData: 8376ac06 
Write Address: 00002808, Burst Size:   6
tbench_top.u_sdram32 : at time    187132 ns ACT  : Bank = 1 Row =    2
tbench_top.u_sdram32 : at time    187212 ns WRITE: Bank = 1 Row =    2, Col =   1, Data = b302da66
tbench_top.u_sdram32 : at time    187232 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    187272 ns WRITE: Bank = 1 Row =    2, Col =   2, Data = 57fbb9af
Status: Burst-No:           0  Write Address: 0000a02  WriteData: f78576ef 
tbench_top.u_sdram32 : at time    187292 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    187332 ns WRITE: Bank = 1 Row =    2, Col =   3, Data = f4d86ee9
Status: Burst-No:           1  Write Address: 0000a03  WriteData: 70ef37e1 
tbench_top.u_sdram32 : at time    187352 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    187392 ns WRITE: Bank = 1 Row =    2, Col =   4, Data = 7c41aff8
Status: Burst-No:           2  Write Address: 0000a04  WriteData: cab47c95 
tbench_top.u_sdram32 : at time    187412 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    187452 ns WRITE: Bank = 1 Row =    2, Col =   5, Data = 8376ac06
Status: Burst-No:           3  Write Address: 0000a05  WriteData: f7723eee 
tbench_top.u_sdram32 : at time    187472 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 0000a06  WriteData: 304e4d60 
tbench_top.u_sdram32 : at time    187592 ns ACT  : Bank = 2 Row =    2
tbench_top.u_sdram32 : at time    187672 ns WRITE: Bank = 2 Row =    2, Col =   2, Data = f78576ef
tbench_top.u_sdram32 : at time    187692 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    187732 ns WRITE: Bank = 2 Row =    2, Col =   3, Data = 70ef37e1
Status: Burst-No:           5  Write Address: 0000a07  WriteData: f29c5ee5 
Write Address: 00002c0c, Burst Size:   7
tbench_top.u_sdram32 : at time    187752 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    187792 ns WRITE: Bank = 2 Row =    2, Col =   4, Data = cab47c95
Status: Burst-No:           0  Write Address: 0000b03  WriteData: 9420ea28 
tbench_top.u_sdram32 : at time    187812 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    187852 ns WRITE: Bank = 2 Row =    2, Col =   5, Data = f7723eee
Status: Burst-No:           1  Write Address: 0000b04  WriteData: 322f7d64 
tbench_top.u_sdram32 : at time    187872 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    187912 ns WRITE: Bank = 2 Row =    2, Col =   6, Data = 304e4d60
Status: Burst-No:           2  Write Address: 0000b05  WriteData: 14b43729 
tbench_top.u_sdram32 : at time    187932 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    187972 ns WRITE: Bank = 2 Row =    2, Col =   7, Data = f29c5ee5
Status: Burst-No:           3  Write Address: 0000b06  WriteData: f0eeaee1 
tbench_top.u_sdram32 : at time    187992 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 0000b07  WriteData: bbbc5277 
tbench_top.u_sdram32 : at time    188112 ns ACT  : Bank = 3 Row =    2
tbench_top.u_sdram32 : at time    188192 ns WRITE: Bank = 3 Row =    2, Col =   3, Data = 9420ea28
tbench_top.u_sdram32 : at time    188212 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    188252 ns WRITE: Bank = 3 Row =    2, Col =   4, Data = 322f7d64
Status: Burst-No:           5  Write Address: 0000b08  WriteData: 3715156e 
tbench_top.u_sdram32 : at time    188272 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    188312 ns WRITE: Bank = 3 Row =    2, Col =   5, Data = 14b43729
Status: Burst-No:           6  Write Address: 0000b09  WriteData: 40aaf581 
Write Address: 00003010, Burst Size:   4
tbench_top.u_sdram32 : at time    188332 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    188372 ns WRITE: Bank = 3 Row =    2, Col =   6, Data = f0eeaee1
Status: Burst-No:           0  Write Address: 0000c04  WriteData: 6a9fb9d5 
tbench_top.u_sdram32 : at time    188392 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    188432 ns WRITE: Bank = 3 Row =    2, Col =   7, Data = bbbc5277
Status: Burst-No:           1  Write Address: 0000c05  WriteData: 3437d568 
tbench_top.u_sdram32 : at time    188452 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    188492 ns WRITE: Bank = 3 Row =    2, Col =   8, Data = 3715156e
Status: Burst-No:           2  Write Address: 0000c06  WriteData: 786271f0 
tbench_top.u_sdram32 : at time    188512 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    188552 ns WRITE: Bank = 3 Row =    2, Col =   9, Data = 40aaf581
Status: Burst-No:           3  Write Address: 0000c07  WriteData: d57800aa 
Write Address: 00003414, Burst Size:   5
tbench_top.u_sdram32 : at time    188572 ns BST  : Burst Terminate
Status: Burst-No:           0  Write Address: 0000d05  WriteData: 079fc30f 
tbench_top.u_sdram32 : at time    188692 ns ACT  : Bank = 0 Row =    3
tbench_top.u_sdram32 : at time    188772 ns WRITE: Bank = 0 Row =    3, Col =   4, Data = 6a9fb9d5
tbench_top.u_sdram32 : at time    188792 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    188812 ns WRITE: Bank = 0 Row =    3, Col =   5, Data = 3437d568
tbench_top.u_sdram32 : at time    188832 ns BST  : Burst Terminate
Status: Burst-No:           1  Write Address: 0000d06  WriteData: f8dc48f1 
tbench_top.u_sdram32 : at time    188852 ns WRITE: Bank = 0 Row =    3, Col =   6, Data = 786271f0
tbench_top.u_sdram32 : at time    188872 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 0000d07  WriteData: be9bbc7d 
tbench_top.u_sdram32 : at time    188892 ns WRITE: Bank = 0 Row =    3, Col =   7, Data = d57800aa
tbench_top.u_sdram32 : at time    188912 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 0000d08  WriteData: 472e958e 
Status: Burst-No:           4  Write Address: 0000d09  WriteData: f161dce2 
Write Address: 00003818, Burst Size:   6
tbench_top.u_sdram32 : at time    189032 ns ACT  : Bank = 1 Row =    3
tbench_top.u_sdram32 : at time    189112 ns WRITE: Bank = 1 Row =    3, Col =   5, Data = 079fc30f
tbench_top.u_sdram32 : at time    189132 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    189172 ns WRITE: Bank = 1 Row =    3, Col =   6, Data = f8dc48f1
Status: Burst-No:           0  Write Address: 0000e06  WriteData: 1e664d3c 
tbench_top.u_sdram32 : at time    189192 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    189232 ns WRITE: Bank = 1 Row =    3, Col =   7, Data = be9bbc7d
Status: Burst-No:           1  Write Address: 0000e07  WriteData: d4b5e6a9 
tbench_top.u_sdram32 : at time    189252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    189292 ns WRITE: Bank = 1 Row =    3, Col =   8, Data = 472e958e
Status: Burst-No:           2  Write Address: 0000e08  WriteData: 77ebb1ef 
tbench_top.u_sdram32 : at time    189312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    189352 ns WRITE: Bank = 1 Row =    3, Col =   9, Data = f161dce2
Status: Burst-No:           3  Write Address: 0000e09  WriteData: ade7d05b 
tbench_top.u_sdram32 : at time    189372 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 0000e0a  WriteData: d7a23caf 
tbench_top.u_sdram32 : at time    189492 ns ACT  : Bank = 2 Row =    3
tbench_top.u_sdram32 : at time    189572 ns WRITE: Bank = 2 Row =    3, Col =   6, Data = 1e664d3c
tbench_top.u_sdram32 : at time    189592 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    189632 ns WRITE: Bank = 2 Row =    3, Col =   7, Data = d4b5e6a9
Status: Burst-No:           5  Write Address: 0000e0b  WriteData: 25029b4a 
Write Address: 00003c1c, Burst Size:   7
tbench_top.u_sdram32 : at time    189652 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    189692 ns WRITE: Bank = 2 Row =    3, Col =   8, Data = 77ebb1ef
Status: Burst-No:           0  Write Address: 0000f07  WriteData: 5cd20db9 
tbench_top.u_sdram32 : at time    189712 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    189752 ns WRITE: Bank = 2 Row =    3, Col =   9, Data = ade7d05b
Status: Burst-No:           1  Write Address: 0000f08  WriteData: 098e2d13 
tbench_top.u_sdram32 : at time    189772 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    189812 ns WRITE: Bank = 2 Row =    3, Col =  10, Data = d7a23caf
Status: Burst-No:           2  Write Address: 0000f09  WriteData: 09c83513 
tbench_top.u_sdram32 : at time    189832 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    189872 ns WRITE: Bank = 2 Row =    3, Col =  11, Data = 25029b4a
Status: Burst-No:           3  Write Address: 0000f0a  WriteData: 32dc4165 
tbench_top.u_sdram32 : at time    189892 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 0000f0b  WriteData: 28c62751 
tbench_top.u_sdram32 : at time    190012 ns ACT  : Bank = 3 Row =    3
tbench_top.u_sdram32 : at time    190092 ns WRITE: Bank = 3 Row =    3, Col =   7, Data = 5cd20db9
tbench_top.u_sdram32 : at time    190112 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    190152 ns WRITE: Bank = 3 Row =    3, Col =   8, Data = 098e2d13
Status: Burst-No:           5  Write Address: 0000f0c  WriteData: db983ab7 
tbench_top.u_sdram32 : at time    190172 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    190212 ns WRITE: Bank = 3 Row =    3, Col =   9, Data = 09c83513
Status: Burst-No:           6  Write Address: 0000f0d  WriteData: cc981099 
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    190232 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    190272 ns WRITE: Bank = 3 Row =    3, Col =  10, Data = 32dc4165
tbench_top.u_sdram32 : at time    190292 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    190332 ns WRITE: Bank = 3 Row =    3, Col =  11, Data = 28c62751
tbench_top.u_sdram32 : at time    190352 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    190392 ns WRITE: Bank = 3 Row =    3, Col =  12, Data = db983ab7
tbench_top.u_sdram32 : at time    190412 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    190452 ns WRITE: Bank = 3 Row =    3, Col =  13, Data = cc981099
tbench_top.u_sdram32 : at time    190472 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    190592 ns ACT  : Bank = 0 Row =    2
tbench_top.u_sdram32 : at time    190692 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    190718 ns READ : Bank = 0 Row =    2, Col =   0, Data = 611d9fc2
READ STATUS: Burst-No:           0 Addr: 0000800 Rxd: 611d9fc2
tbench_top.u_sdram32 : at time    190932 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    190958 ns READ : Bank = 0 Row =    2, Col =   1, Data = e2ecdac5
READ STATUS: Burst-No:           1 Addr: 0000801 Rxd: e2ecdac5
tbench_top.u_sdram32 : at time    191172 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    191198 ns READ : Bank = 0 Row =    2, Col =   2, Data = 9827fa30
READ STATUS: Burst-No:           2 Addr: 0000802 Rxd: 9827fa30
tbench_top.u_sdram32 : at time    191412 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    191438 ns READ : Bank = 0 Row =    2, Col =   3, Data = d7b2e4af
READ STATUS: Burst-No:           3 Addr: 0000803 Rxd: d7b2e4af
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    191732 ns ACT  : Bank = 1 Row =    2
tbench_top.u_sdram32 : at time    191832 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    191858 ns READ : Bank = 1 Row =    2, Col =   1, Data = b302da66
READ STATUS: Burst-No:           0 Addr: 0000901 Rxd: b302da66
tbench_top.u_sdram32 : at time    192092 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    192118 ns READ : Bank = 1 Row =    2, Col =   2, Data = 57fbb9af
READ STATUS: Burst-No:           1 Addr: 0000902 Rxd: 57fbb9af
tbench_top.u_sdram32 : at time    192352 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    192378 ns READ : Bank = 1 Row =    2, Col =   3, Data = f4d86ee9
READ STATUS: Burst-No:           2 Addr: 0000903 Rxd: f4d86ee9
tbench_top.u_sdram32 : at time    192612 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    192638 ns READ : Bank = 1 Row =    2, Col =   4, Data = 7c41aff8
READ STATUS: Burst-No:           3 Addr: 0000904 Rxd: 7c41aff8
tbench_top.u_sdram32 : at time    192872 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    192898 ns READ : Bank = 1 Row =    2, Col =   5, Data = 8376ac06
READ STATUS: Burst-No:           4 Addr: 0000905 Rxd: 8376ac06
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    193192 ns ACT  : Bank = 2 Row =    2
tbench_top.u_sdram32 : at time    193292 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    193318 ns READ : Bank = 2 Row =    2, Col =   2, Data = f78576ef
READ STATUS: Burst-No:           0 Addr: 0000a02 Rxd: f78576ef
tbench_top.u_sdram32 : at time    193552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    193578 ns READ : Bank = 2 Row =    2, Col =   3, Data = 70ef37e1
READ STATUS: Burst-No:           1 Addr: 0000a03 Rxd: 70ef37e1
tbench_top.u_sdram32 : at time    193812 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    193838 ns READ : Bank = 2 Row =    2, Col =   4, Data = cab47c95
READ STATUS: Burst-No:           2 Addr: 0000a04 Rxd: cab47c95
tbench_top.u_sdram32 : at time    194072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    194098 ns READ : Bank = 2 Row =    2, Col =   5, Data = f7723eee
READ STATUS: Burst-No:           3 Addr: 0000a05 Rxd: f7723eee
tbench_top.u_sdram32 : at time    194332 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    194358 ns READ : Bank = 2 Row =    2, Col =   6, Data = 304e4d60
READ STATUS: Burst-No:           4 Addr: 0000a06 Rxd: 304e4d60
tbench_top.u_sdram32 : at time    194592 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    194618 ns READ : Bank = 2 Row =    2, Col =   7, Data = f29c5ee5
READ STATUS: Burst-No:           5 Addr: 0000a07 Rxd: f29c5ee5
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    194912 ns ACT  : Bank = 3 Row =    2
tbench_top.u_sdram32 : at time    195012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    195038 ns READ : Bank = 3 Row =    2, Col =   3, Data = 9420ea28
READ STATUS: Burst-No:           0 Addr: 0000b03 Rxd: 9420ea28
tbench_top.u_sdram32 : at time    195252 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time    195432 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time    195612 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time    195792 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time    195972 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time    196152 ns AREF : Auto Refresh
tbench_top.u_sdram32 : at time    196332 ns ACT  : Bank = 3 Row =    2
tbench_top.u_sdram32 : at time    196432 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    196458 ns READ : Bank = 3 Row =    2, Col =   4, Data = 322f7d64
READ STATUS: Burst-No:           1 Addr: 0000b04 Rxd: 322f7d64
tbench_top.u_sdram32 : at time    196692 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    196718 ns READ : Bank = 3 Row =    2, Col =   5, Data = 14b43729
READ STATUS: Burst-No:           2 Addr: 0000b05 Rxd: 14b43729
tbench_top.u_sdram32 : at time    196952 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    196978 ns READ : Bank = 3 Row =    2, Col =   6, Data = f0eeaee1
READ STATUS: Burst-No:           3 Addr: 0000b06 Rxd: f0eeaee1
tbench_top.u_sdram32 : at time    197212 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    197238 ns READ : Bank = 3 Row =    2, Col =   7, Data = bbbc5277
READ STATUS: Burst-No:           4 Addr: 0000b07 Rxd: bbbc5277
tbench_top.u_sdram32 : at time    197472 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    197498 ns READ : Bank = 3 Row =    2, Col =   8, Data = 3715156e
READ STATUS: Burst-No:           5 Addr: 0000b08 Rxd: 3715156e
tbench_top.u_sdram32 : at time    197732 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    197758 ns READ : Bank = 3 Row =    2, Col =   9, Data = 40aaf581
READ STATUS: Burst-No:           6 Addr: 0000b09 Rxd: 40aaf581
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    198052 ns ACT  : Bank = 0 Row =    3
tbench_top.u_sdram32 : at time    198152 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    198178 ns READ : Bank = 0 Row =    3, Col =   4, Data = 6a9fb9d5
READ STATUS: Burst-No:           0 Addr: 0000c04 Rxd: 6a9fb9d5
tbench_top.u_sdram32 : at time    198392 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    198418 ns READ : Bank = 0 Row =    3, Col =   5, Data = 3437d568
READ STATUS: Burst-No:           1 Addr: 0000c05 Rxd: 3437d568
tbench_top.u_sdram32 : at time    198632 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    198658 ns READ : Bank = 0 Row =    3, Col =   6, Data = 786271f0
READ STATUS: Burst-No:           2 Addr: 0000c06 Rxd: 786271f0
tbench_top.u_sdram32 : at time    198872 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    198898 ns READ : Bank = 0 Row =    3, Col =   7, Data = d57800aa
READ STATUS: Burst-No:           3 Addr: 0000c07 Rxd: d57800aa
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    199192 ns ACT  : Bank = 1 Row =    3
tbench_top.u_sdram32 : at time    199292 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    199318 ns READ : Bank = 1 Row =    3, Col =   5, Data = 079fc30f
READ STATUS: Burst-No:           0 Addr: 0000d05 Rxd: 079fc30f
tbench_top.u_sdram32 : at time    199552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    199578 ns READ : Bank = 1 Row =    3, Col =   6, Data = f8dc48f1
READ STATUS: Burst-No:           1 Addr: 0000d06 Rxd: f8dc48f1
tbench_top.u_sdram32 : at time    199812 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    199838 ns READ : Bank = 1 Row =    3, Col =   7, Data = be9bbc7d
READ STATUS: Burst-No:           2 Addr: 0000d07 Rxd: be9bbc7d
tbench_top.u_sdram32 : at time    200072 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    200098 ns READ : Bank = 1 Row =    3, Col =   8, Data = 472e958e
READ STATUS: Burst-No:           3 Addr: 0000d08 Rxd: 472e958e
tbench_top.u_sdram32 : at time    200332 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    200358 ns READ : Bank = 1 Row =    3, Col =   9, Data = f161dce2
READ STATUS: Burst-No:           4 Addr: 0000d09 Rxd: f161dce2
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    200652 ns ACT  : Bank = 2 Row =    3
tbench_top.u_sdram32 : at time    200752 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    200778 ns READ : Bank = 2 Row =    3, Col =   6, Data = 1e664d3c
READ STATUS: Burst-No:           0 Addr: 0000e06 Rxd: 1e664d3c
tbench_top.u_sdram32 : at time    201012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    201038 ns READ : Bank = 2 Row =    3, Col =   7, Data = d4b5e6a9
READ STATUS: Burst-No:           1 Addr: 0000e07 Rxd: d4b5e6a9
tbench_top.u_sdram32 : at time    201272 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    201298 ns READ : Bank = 2 Row =    3, Col =   8, Data = 77ebb1ef
READ STATUS: Burst-No:           2 Addr: 0000e08 Rxd: 77ebb1ef
tbench_top.u_sdram32 : at time    201532 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    201558 ns READ : Bank = 2 Row =    3, Col =   9, Data = ade7d05b
READ STATUS: Burst-No:           3 Addr: 0000e09 Rxd: ade7d05b
tbench_top.u_sdram32 : at time    201792 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    201818 ns READ : Bank = 2 Row =    3, Col =  10, Data = d7a23caf
READ STATUS: Burst-No:           4 Addr: 0000e0a Rxd: d7a23caf
tbench_top.u_sdram32 : at time    202052 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    202078 ns READ : Bank = 2 Row =    3, Col =  11, Data = 25029b4a
READ STATUS: Burst-No:           5 Addr: 0000e0b Rxd: 25029b4a
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    202372 ns ACT  : Bank = 3 Row =    3
tbench_top.u_sdram32 : at time    202472 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    202498 ns READ : Bank = 3 Row =    3, Col =   7, Data = 5cd20db9
READ STATUS: Burst-No:           0 Addr: 0000f07 Rxd: 5cd20db9
tbench_top.u_sdram32 : at time    202732 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    202758 ns READ : Bank = 3 Row =    3, Col =   8, Data = 098e2d13
READ STATUS: Burst-No:           1 Addr: 0000f08 Rxd: 098e2d13
tbench_top.u_sdram32 : at time    202992 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    203018 ns READ : Bank = 3 Row =    3, Col =   9, Data = 09c83513
READ STATUS: Burst-No:           2 Addr: 0000f09 Rxd: 09c83513
tbench_top.u_sdram32 : at time    203252 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    203278 ns READ : Bank = 3 Row =    3, Col =  10, Data = 32dc4165
READ STATUS: Burst-No:           3 Addr: 0000f0a Rxd: 32dc4165
tbench_top.u_sdram32 : at time    203512 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    203538 ns READ : Bank = 3 Row =    3, Col =  11, Data = 28c62751
READ STATUS: Burst-No:           4 Addr: 0000f0b Rxd: 28c62751
tbench_top.u_sdram32 : at time    203772 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    203798 ns READ : Bank = 3 Row =    3, Col =  12, Data = db983ab7
READ STATUS: Burst-No:           5 Addr: 0000f0c Rxd: db983ab7
tbench_top.u_sdram32 : at time    204032 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    204058 ns READ : Bank = 3 Row =    3, Col =  13, Data = cc981099
READ STATUS: Burst-No:           6 Addr: 0000f0d Rxd: cc981099
[ MONITOR ] ----- Burst Read -----
---------------------------------------------------
 Case: 6 Random 2 write and 2 read random
---------------------------------------------------
Write Address: 0012083a, Burst Size:   2
Status: Burst-No:           0  Write Address: 004820e  WriteData: 317c0762 
Status: Burst-No:           1  Write Address: 004820f  WriteData: f2356ae4 
Write Address: 0013dd2a, Burst Size:  14
Status: Burst-No:           0  Write Address: 004f74a  WriteData: 2cee5f59 
Status: Burst-No:           1  Write Address: 004f74b  WriteData: 72c3a3e5 
Status: Burst-No:           2  Write Address: 004f74c  WriteData: 76de6bed 
tbench_top.u_sdram32 : at time    204352 ns ACT  : Bank = 2 Row =  288
tbench_top.u_sdram32 : at time    204432 ns WRITE: Bank = 2 Row =  288, Col =  14, Data = 317c0762
tbench_top.u_sdram32 : at time    204452 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    204492 ns WRITE: Bank = 2 Row =  288, Col =  15, Data = f2356ae4
Status: Burst-No:           3  Write Address: 004f74d  WriteData: e4a800c9 
tbench_top.u_sdram32 : at time    204512 ns BST  : Burst Terminate
Status: Burst-No:           4  Write Address: 004f74e  WriteData: a0aecc41 
tbench_top.u_sdram32 : at time    204632 ns ACT  : Bank = 3 Row =  317
tbench_top.u_sdram32 : at time    204712 ns WRITE: Bank = 3 Row =  317, Col =  74, Data = 2cee5f59
tbench_top.u_sdram32 : at time    204732 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    204772 ns WRITE: Bank = 3 Row =  317, Col =  75, Data = 72c3a3e5
Status: Burst-No:           5  Write Address: 004f74f  WriteData: 57c1d1af 
tbench_top.u_sdram32 : at time    204792 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    204832 ns WRITE: Bank = 3 Row =  317, Col =  76, Data = 76de6bed
Status: Burst-No:           6  Write Address: 004f750  WriteData: eda71cdb 
tbench_top.u_sdram32 : at time    204852 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    204892 ns WRITE: Bank = 3 Row =  317, Col =  77, Data = e4a800c9
Status: Burst-No:           7  Write Address: 004f751  WriteData: e696e8cd 
tbench_top.u_sdram32 : at time    204912 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    204952 ns WRITE: Bank = 3 Row =  317, Col =  78, Data = a0aecc41
Status: Burst-No:           8  Write Address: 004f752  WriteData: 38139f70 
tbench_top.u_sdram32 : at time    204972 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    205012 ns WRITE: Bank = 3 Row =  317, Col =  79, Data = 57c1d1af
Status: Burst-No:           9  Write Address: 004f753  WriteData: 8326d406 
tbench_top.u_sdram32 : at time    205032 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    205072 ns WRITE: Bank = 3 Row =  317, Col =  80, Data = eda71cdb
Status: Burst-No:          10  Write Address: 004f754  WriteData: d14820a2 
tbench_top.u_sdram32 : at time    205092 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    205132 ns WRITE: Bank = 3 Row =  317, Col =  81, Data = e696e8cd
Status: Burst-No:          11  Write Address: 004f755  WriteData: 5e983dbd 
tbench_top.u_sdram32 : at time    205152 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    205192 ns WRITE: Bank = 3 Row =  317, Col =  82, Data = 38139f70
Status: Burst-No:          12  Write Address: 004f756  WriteData: b555de6a 
tbench_top.u_sdram32 : at time    205212 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    205252 ns WRITE: Bank = 3 Row =  317, Col =  83, Data = 8326d406
Status: Burst-No:          13  Write Address: 004f757  WriteData: 6e3d47dc 
tbench_top.u_sdram32 : at time    205272 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    205312 ns WRITE: Bank = 3 Row =  317, Col =  84, Data = d14820a2
tbench_top.u_sdram32 : at time    205332 ns BST  : Burst Terminate
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    205372 ns WRITE: Bank = 3 Row =  317, Col =  85, Data = 5e983dbd
tbench_top.u_sdram32 : at time    205392 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    205432 ns WRITE: Bank = 3 Row =  317, Col =  86, Data = b555de6a
tbench_top.u_sdram32 : at time    205452 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    205492 ns WRITE: Bank = 3 Row =  317, Col =  87, Data = 6e3d47dc
tbench_top.u_sdram32 : at time    205512 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    205552 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    205578 ns READ : Bank = 2 Row =  288, Col =  14, Data = 317c0762
READ STATUS: Burst-No:           0 Addr: 004820e Rxd: 317c0762
tbench_top.u_sdram32 : at time    205812 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    205838 ns READ : Bank = 2 Row =  288, Col =  15, Data = f2356ae4
READ STATUS: Burst-No:           1 Addr: 004820f Rxd: f2356ae4
[ MONITOR ] ----- Burst Read -----
[ MONITOR ] ----- Burst Read -----
tbench_top.u_sdram32 : at time    206192 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    206218 ns READ : Bank = 3 Row =  317, Col =  74, Data = 2cee5f59
READ STATUS: Burst-No:           0 Addr: 004f74a Rxd: 2cee5f59
tbench_top.u_sdram32 : at time    206452 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    206478 ns READ : Bank = 3 Row =  317, Col =  75, Data = 72c3a3e5
READ STATUS: Burst-No:           1 Addr: 004f74b Rxd: 72c3a3e5
tbench_top.u_sdram32 : at time    206712 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    206738 ns READ : Bank = 3 Row =  317, Col =  76, Data = 76de6bed
READ STATUS: Burst-No:           2 Addr: 004f74c Rxd: 76de6bed
tbench_top.u_sdram32 : at time    206972 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    206998 ns READ : Bank = 3 Row =  317, Col =  77, Data = e4a800c9
READ STATUS: Burst-No:           3 Addr: 004f74d Rxd: e4a800c9
tbench_top.u_sdram32 : at time    207232 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    207258 ns READ : Bank = 3 Row =  317, Col =  78, Data = a0aecc41
READ STATUS: Burst-No:           4 Addr: 004f74e Rxd: a0aecc41
tbench_top.u_sdram32 : at time    207492 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    207518 ns READ : Bank = 3 Row =  317, Col =  79, Data = 57c1d1af
READ STATUS: Burst-No:           5 Addr: 004f74f Rxd: 57c1d1af
tbench_top.u_sdram32 : at time    207752 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    207778 ns READ : Bank = 3 Row =  317, Col =  80, Data = eda71cdb
READ STATUS: Burst-No:           6 Addr: 004f750 Rxd: eda71cdb
tbench_top.u_sdram32 : at time    208012 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    208038 ns READ : Bank = 3 Row =  317, Col =  81, Data = e696e8cd
READ STATUS: Burst-No:           7 Addr: 004f751 Rxd: e696e8cd
tbench_top.u_sdram32 : at time    208272 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    208298 ns READ : Bank = 3 Row =  317, Col =  82, Data = 38139f70
READ STATUS: Burst-No:           8 Addr: 004f752 Rxd: 38139f70
tbench_top.u_sdram32 : at time    208532 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    208558 ns READ : Bank = 3 Row =  317, Col =  83, Data = 8326d406
READ STATUS: Burst-No:           9 Addr: 004f753 Rxd: 8326d406
tbench_top.u_sdram32 : at time    208792 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    208818 ns READ : Bank = 3 Row =  317, Col =  84, Data = d14820a2
READ STATUS: Burst-No:          10 Addr: 004f754 Rxd: d14820a2
tbench_top.u_sdram32 : at time    209052 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    209078 ns READ : Bank = 3 Row =  317, Col =  85, Data = 5e983dbd
READ STATUS: Burst-No:          11 Addr: 004f755 Rxd: 5e983dbd
tbench_top.u_sdram32 : at time    209312 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    209338 ns READ : Bank = 3 Row =  317, Col =  86, Data = b555de6a
READ STATUS: Burst-No:          12 Addr: 004f756 Rxd: b555de6a
tbench_top.u_sdram32 : at time    209572 ns BST  : Burst Terminate
tbench_top.u_sdram32 : at time    209598 ns READ : Bank = 3 Row =  317, Col =  87, Data = 6e3d47dc
READ STATUS: Burst-No:          13 Addr: 004f757 Rxd: 6e3d47dc
[ MONITOR ] ----- Burst Read -----
$finish called from file "./test_environment/Test.sv", line 169.
$finish at simulation time    209780 ns
           V C S   S i m u l a t i o n   R e p o r t 
Time: 209780000 ps
CPU Time:      0.560 seconds;       Data structure size:   0.1Mb
Tue Nov 20 14:30:49 2018
