--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\NewFolder\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml lab5_1a.twx lab5_1a.ncd -o lab5_1a.twr lab5_1a.pcf

Design file:              lab5_1a.ncd
Physical constraint file: lab5_1a.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<1>          |ld<0>          |    6.942|
sw<2>          |ld<1>          |    6.516|
sw<3>          |ld<0>          |    6.862|
sw<3>          |ld<1>          |    6.557|
sw<4>          |ld<2>          |    6.668|
sw<5>          |ld<0>          |    7.070|
sw<5>          |ld<2>          |    6.753|
sw<6>          |ld<1>          |    6.717|
sw<6>          |ld<2>          |    6.678|
sw<7>          |ld<0>          |    6.821|
sw<7>          |ld<1>          |    7.444|
sw<7>          |ld<2>          |    7.367|
sw<8>          |ld<3>          |    6.569|
sw<9>          |ld<0>          |    7.227|
sw<9>          |ld<3>          |    6.470|
---------------+---------------+---------+


Analysis completed Thu Jan 18 13:47:20 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4517 MB



