verilog work "seg7_s.v"
