<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Tue_03_MIPS.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Data_Memory_Block_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Data_Memory_Block_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Data_Memory_Block_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Data_Memory_Block_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MIPS.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MIPS.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MIPS.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MIPS.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPS.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MIPS.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MIPS.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPS_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPS_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MIPS_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MIPS_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPS_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Register_Bank_Block_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="WriteBack_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dc_block_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dc_block_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dependency_check_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dependency_check_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="dependency_check_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dependency_check_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="execution_block_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="execution_block_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="program_memory_block_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="program_memory_block_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1570623167" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1570623167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571136402" xil_pn:in_ck="1329660144208955813" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1571136402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Data_Memory_Block_tb.v"/>
      <outfile xil_pn:name="JC_block.v"/>
      <outfile xil_pn:name="MIPS.v"/>
      <outfile xil_pn:name="MIPS_tb.v"/>
      <outfile xil_pn:name="PM_Block.v"/>
      <outfile xil_pn:name="Register_Bank_Block.v"/>
      <outfile xil_pn:name="Register_Bank_Block_tb.v"/>
      <outfile xil_pn:name="WriteBack_tb.v"/>
      <outfile xil_pn:name="data_memory_block.v"/>
      <outfile xil_pn:name="dc_block.v"/>
      <outfile xil_pn:name="dc_block_tb.v"/>
      <outfile xil_pn:name="execution_block.v"/>
      <outfile xil_pn:name="execution_block_tb.v"/>
      <outfile xil_pn:name="jc_block_tb.v"/>
      <outfile xil_pn:name="program_memory_block_tb.v"/>
      <outfile xil_pn:name="stall_control_block.v"/>
      <outfile xil_pn:name="stall_control_block_tb.v"/>
      <outfile xil_pn:name="write_back_block.v"/>
    </transform>
    <transform xil_pn:end_ts="1571057409" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="250965945966015813" xil_pn:start_ts="1571057409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571057409" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2521617245671182051" xil_pn:start_ts="1571057409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571136405" xil_pn:in_ck="-2164982366330996786" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4387851218372261260" xil_pn:start_ts="1571136405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/data_mem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/data_mem.v"/>
      <outfile xil_pn:name="ipcore_dir/prog_mem2.ngc"/>
      <outfile xil_pn:name="ipcore_dir/prog_mem2.v"/>
    </transform>
    <transform xil_pn:end_ts="1571136405" xil_pn:in_ck="-2806199882796234613" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1571136405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Data_Memory_Block_tb.v"/>
      <outfile xil_pn:name="JC_block.v"/>
      <outfile xil_pn:name="MIPS.v"/>
      <outfile xil_pn:name="MIPS_tb.v"/>
      <outfile xil_pn:name="PM_Block.v"/>
      <outfile xil_pn:name="Register_Bank_Block.v"/>
      <outfile xil_pn:name="Register_Bank_Block_tb.v"/>
      <outfile xil_pn:name="WriteBack_tb.v"/>
      <outfile xil_pn:name="data_memory_block.v"/>
      <outfile xil_pn:name="dc_block.v"/>
      <outfile xil_pn:name="dc_block_tb.v"/>
      <outfile xil_pn:name="execution_block.v"/>
      <outfile xil_pn:name="execution_block_tb.v"/>
      <outfile xil_pn:name="ipcore_dir/data_mem.v"/>
      <outfile xil_pn:name="ipcore_dir/prog_mem2.v"/>
      <outfile xil_pn:name="jc_block_tb.v"/>
      <outfile xil_pn:name="program_memory_block_tb.v"/>
      <outfile xil_pn:name="stall_control_block.v"/>
      <outfile xil_pn:name="stall_control_block_tb.v"/>
      <outfile xil_pn:name="write_back_block.v"/>
    </transform>
    <transform xil_pn:end_ts="1571136409" xil_pn:in_ck="-2806199882796234613" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8683130083901454809" xil_pn:start_ts="1571136405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPS_tb_beh.prj"/>
      <outfile xil_pn:name="MIPS_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1571136409" xil_pn:in_ck="8683261074984031712" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1502503017830662468" xil_pn:start_ts="1571136409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPS_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1570619617" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1570619617">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570619617" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3496831467219426574" xil_pn:start_ts="1570619617">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571129770" xil_pn:in_ck="-2164982366332182707" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4387851218372261260" xil_pn:start_ts="1571129770">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570619617" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5762625869467080144" xil_pn:start_ts="1570619617">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570619617" xil_pn:in_ck="8432245079098543962" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1570619617">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1570619617" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6040402470431905794" xil_pn:start_ts="1570619617">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1571135012" xil_pn:in_ck="325296219687706468" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-6112095285575198863" xil_pn:start_ts="1571134990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
