INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maris/Edge_Detection_Verilog/Edge_Detection_Verilog.srcs/sources_1/new/image_loader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_loader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maris/Edge_Detection_Verilog/Edge_Detection_Verilog.srcs/sources_1/new/sobel_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maris/Edge_Detection_Verilog/Edge_Detection_Verilog.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maris/Edge_Detection_Verilog/Edge_Detection_Verilog.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
