Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Tue Apr  9 20:20:39 2024
| Host         : Hephaestion running 64-bit Ubuntu 23.10
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file linear_contrast_stretching_wrapper_timing_summary_routed.rpt -pb linear_contrast_stretching_wrapper_timing_summary_routed.pb -rpx linear_contrast_stretching_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : linear_contrast_stretching_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.449        0.000                      0                22058        0.018        0.000                      0                22058        3.750        0.000                       0                 10080  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.449        0.000                      0                21962        0.018        0.000                      0                21962        3.750        0.000                       0                 10080  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.306        0.000                      0                   96        0.610        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 4.849ns (69.017%)  route 2.177ns (30.983%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.750     3.044    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/ap_clk
    SLICE_X23Y38         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.456     3.500 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/Q
                         net (fo=66, routed)          1.395     4.895    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401
    SLICE_X24Y30         LUT3 (Prop_lut3_I2_O)        0.154     5.049 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_10/O
                         net (fo=1, routed)           0.780     5.829    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/grp_fu_197_p0[7]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[0])
                                                      4.239    10.068 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/PCOUT[0]
                         net (fo=1, routed)           0.002    10.070    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_153
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.664    12.843    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
                         clock pessimism              0.230    13.073    
                         clock uncertainty           -0.154    12.918    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    11.518    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 4.849ns (69.017%)  route 2.177ns (30.983%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.750     3.044    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/ap_clk
    SLICE_X23Y38         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.456     3.500 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/Q
                         net (fo=66, routed)          1.395     4.895    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401
    SLICE_X24Y30         LUT3 (Prop_lut3_I2_O)        0.154     5.049 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_10/O
                         net (fo=1, routed)           0.780     5.829    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/grp_fu_197_p0[7]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[10])
                                                      4.239    10.068 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/PCOUT[10]
                         net (fo=1, routed)           0.002    10.070    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_143
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.664    12.843    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
                         clock pessimism              0.230    13.073    
                         clock uncertainty           -0.154    12.918    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    11.518    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 4.849ns (69.017%)  route 2.177ns (30.983%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.750     3.044    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/ap_clk
    SLICE_X23Y38         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.456     3.500 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/Q
                         net (fo=66, routed)          1.395     4.895    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401
    SLICE_X24Y30         LUT3 (Prop_lut3_I2_O)        0.154     5.049 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_10/O
                         net (fo=1, routed)           0.780     5.829    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/grp_fu_197_p0[7]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[11])
                                                      4.239    10.068 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/PCOUT[11]
                         net (fo=1, routed)           0.002    10.070    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_142
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.664    12.843    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
                         clock pessimism              0.230    13.073    
                         clock uncertainty           -0.154    12.918    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    11.518    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 4.849ns (69.017%)  route 2.177ns (30.983%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.750     3.044    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/ap_clk
    SLICE_X23Y38         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.456     3.500 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/Q
                         net (fo=66, routed)          1.395     4.895    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401
    SLICE_X24Y30         LUT3 (Prop_lut3_I2_O)        0.154     5.049 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_10/O
                         net (fo=1, routed)           0.780     5.829    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/grp_fu_197_p0[7]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[12])
                                                      4.239    10.068 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/PCOUT[12]
                         net (fo=1, routed)           0.002    10.070    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_141
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.664    12.843    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
                         clock pessimism              0.230    13.073    
                         clock uncertainty           -0.154    12.918    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    11.518    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 4.849ns (69.017%)  route 2.177ns (30.983%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.750     3.044    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/ap_clk
    SLICE_X23Y38         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.456     3.500 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/Q
                         net (fo=66, routed)          1.395     4.895    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401
    SLICE_X24Y30         LUT3 (Prop_lut3_I2_O)        0.154     5.049 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_10/O
                         net (fo=1, routed)           0.780     5.829    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/grp_fu_197_p0[7]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[13])
                                                      4.239    10.068 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/PCOUT[13]
                         net (fo=1, routed)           0.002    10.070    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_140
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.664    12.843    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
                         clock pessimism              0.230    13.073    
                         clock uncertainty           -0.154    12.918    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    11.518    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 4.849ns (69.017%)  route 2.177ns (30.983%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.750     3.044    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/ap_clk
    SLICE_X23Y38         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.456     3.500 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/Q
                         net (fo=66, routed)          1.395     4.895    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401
    SLICE_X24Y30         LUT3 (Prop_lut3_I2_O)        0.154     5.049 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_10/O
                         net (fo=1, routed)           0.780     5.829    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/grp_fu_197_p0[7]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[14])
                                                      4.239    10.068 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/PCOUT[14]
                         net (fo=1, routed)           0.002    10.070    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_139
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.664    12.843    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
                         clock pessimism              0.230    13.073    
                         clock uncertainty           -0.154    12.918    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    11.518    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 4.849ns (69.017%)  route 2.177ns (30.983%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.750     3.044    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/ap_clk
    SLICE_X23Y38         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.456     3.500 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/Q
                         net (fo=66, routed)          1.395     4.895    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401
    SLICE_X24Y30         LUT3 (Prop_lut3_I2_O)        0.154     5.049 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_10/O
                         net (fo=1, routed)           0.780     5.829    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/grp_fu_197_p0[7]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[15])
                                                      4.239    10.068 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/PCOUT[15]
                         net (fo=1, routed)           0.002    10.070    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_138
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.664    12.843    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
                         clock pessimism              0.230    13.073    
                         clock uncertainty           -0.154    12.918    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    11.518    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 4.849ns (69.017%)  route 2.177ns (30.983%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.750     3.044    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/ap_clk
    SLICE_X23Y38         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.456     3.500 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/Q
                         net (fo=66, routed)          1.395     4.895    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401
    SLICE_X24Y30         LUT3 (Prop_lut3_I2_O)        0.154     5.049 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_10/O
                         net (fo=1, routed)           0.780     5.829    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/grp_fu_197_p0[7]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[16])
                                                      4.239    10.068 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/PCOUT[16]
                         net (fo=1, routed)           0.002    10.070    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_137
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.664    12.843    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
                         clock pessimism              0.230    13.073    
                         clock uncertainty           -0.154    12.918    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    11.518    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 4.849ns (69.017%)  route 2.177ns (30.983%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.750     3.044    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/ap_clk
    SLICE_X23Y38         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.456     3.500 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/Q
                         net (fo=66, routed)          1.395     4.895    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401
    SLICE_X24Y30         LUT3 (Prop_lut3_I2_O)        0.154     5.049 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_10/O
                         net (fo=1, routed)           0.780     5.829    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/grp_fu_197_p0[7]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[17])
                                                      4.239    10.068 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/PCOUT[17]
                         net (fo=1, routed)           0.002    10.070    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_136
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.664    12.843    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
                         clock pessimism              0.230    13.073    
                         clock uncertainty           -0.154    12.918    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    11.518    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 4.849ns (69.017%)  route 2.177ns (30.983%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.750     3.044    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/ap_clk
    SLICE_X23Y38         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.456     3.500 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401_reg[0]/Q
                         net (fo=66, routed)          1.395     4.895    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/icmp_ln30_reg_401
    SLICE_X24Y30         LUT3 (Prop_lut3_I2_O)        0.154     5.049 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_10/O
                         net (fo=1, routed)           0.780     5.829    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/grp_fu_197_p0[7]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[18])
                                                      4.239    10.068 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/PCOUT[18]
                         net (fo=1, routed)           0.002    10.070    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_135
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.664    12.843    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
                         clock pessimism              0.230    13.073    
                         clock uncertainty           -0.154    12.918    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    11.518    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  1.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 linear_contrast_stretching_i/lcs/inst/image_in_m_axi_U/load_unit/tmp_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/lcs/inst/image_in_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.881%)  route 0.186ns (53.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.557     0.893    linear_contrast_stretching_i/lcs/inst/image_in_m_axi_U/load_unit/ap_clk
    SLICE_X38Y50         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/image_in_m_axi_U/load_unit/tmp_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  linear_contrast_stretching_i/lcs/inst/image_in_m_axi_U/load_unit/tmp_addr_reg[15]/Q
                         net (fo=2, routed)           0.186     1.242    linear_contrast_stretching_i/lcs/inst/image_in_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[63]_0[13]
    SLICE_X38Y49         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/image_in_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.830     1.196    linear_contrast_stretching_i/lcs/inst/image_in_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X38Y49         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/image_in_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[15]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.059     1.225    linear_contrast_stretching_i/lcs/inst/image_in_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[27].divisor_tmp_reg[28][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[28].divisor_tmp_reg[29][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.758%)  route 0.223ns (61.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.559     0.895    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X48Y10         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[27].divisor_tmp_reg[28][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[27].divisor_tmp_reg[28][2]/Q
                         net (fo=2, routed)           0.223     1.258    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[27].divisor_tmp_reg[28]_239[2]
    SLICE_X51Y9          FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[28].divisor_tmp_reg[29][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.824     1.190    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X51Y9          FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[28].divisor_tmp_reg[29][2]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X51Y9          FDRE (Hold_fdre_C_D)         0.070     1.225    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[28].divisor_tmp_reg[29][2]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 linear_contrast_stretching_i/lcs/inst/control_s_axi_U/int_image_out_offset_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/lcs/inst/image_out_offset_read_reg_231_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.082%)  route 0.180ns (54.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.557     0.893    linear_contrast_stretching_i/lcs/inst/control_s_axi_U/ap_clk
    SLICE_X36Y50         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/control_s_axi_U/int_image_out_offset_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  linear_contrast_stretching_i/lcs/inst/control_s_axi_U/int_image_out_offset_reg[27]/Q
                         net (fo=3, routed)           0.180     1.221    linear_contrast_stretching_i/lcs/inst/image_out_offset[27]
    SLICE_X37Y49         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/image_out_offset_read_reg_231_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.830     1.196    linear_contrast_stretching_i/lcs/inst/ap_clk
    SLICE_X37Y49         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/image_out_offset_read_reg_231_reg[27]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.016     1.182    linear_contrast_stretching_i/lcs/inst/image_out_offset_read_reg_231_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 linear_contrast_stretching_i/lcs/inst/control_s_axi_U/int_image_out_offset_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/lcs/inst/image_out_offset_read_reg_231_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.343%)  route 0.178ns (54.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.557     0.893    linear_contrast_stretching_i/lcs/inst/control_s_axi_U/ap_clk
    SLICE_X36Y50         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/control_s_axi_U/int_image_out_offset_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  linear_contrast_stretching_i/lcs/inst/control_s_axi_U/int_image_out_offset_reg[25]/Q
                         net (fo=3, routed)           0.178     1.219    linear_contrast_stretching_i/lcs/inst/image_out_offset[25]
    SLICE_X37Y49         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/image_out_offset_read_reg_231_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.830     1.196    linear_contrast_stretching_i/lcs/inst/ap_clk
    SLICE_X37Y49         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/image_out_offset_read_reg_231_reg[25]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.013     1.179    linear_contrast_stretching_i/lcs/inst/image_out_offset_read_reg_231_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[11].divisor_tmp_reg[12][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[12].divisor_tmp_reg[13][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.902%)  route 0.221ns (61.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.558     0.894    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X47Y34         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[11].divisor_tmp_reg[12][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[11].divisor_tmp_reg[12][22]/Q
                         net (fo=2, routed)           0.221     1.256    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[11].divisor_tmp_reg[12]_207[22]
    SLICE_X51Y33         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[12].divisor_tmp_reg[13][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.818     1.184    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X51Y33         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[12].divisor_tmp_reg[13][22]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y33         FDRE (Hold_fdre_C_D)         0.066     1.215    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[12].divisor_tmp_reg[13][22]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[11].divisor_tmp_reg[12][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[12].divisor_tmp_reg[13][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.982%)  route 0.230ns (62.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.557     0.893    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X48Y35         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[11].divisor_tmp_reg[12][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[11].divisor_tmp_reg[12][26]/Q
                         net (fo=2, routed)           0.230     1.264    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[11].divisor_tmp_reg[12]_207[26]
    SLICE_X53Y35         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[12].divisor_tmp_reg[13][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.820     1.186    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X53Y35         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[12].divisor_tmp_reg[13][26]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y35         FDRE (Hold_fdre_C_D)         0.070     1.221    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[12].divisor_tmp_reg[13][26]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[11].divisor_tmp_reg[12][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[12].divisor_tmp_reg[13][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.454%)  route 0.235ns (62.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.558     0.894    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X48Y37         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[11].divisor_tmp_reg[12][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[11].divisor_tmp_reg[12][30]/Q
                         net (fo=2, routed)           0.235     1.270    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[11].divisor_tmp_reg[12]_207[30]
    SLICE_X53Y34         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[12].divisor_tmp_reg[13][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.819     1.185    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X53Y34         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[12].divisor_tmp_reg[13][30]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y34         FDRE (Hold_fdre_C_D)         0.071     1.221    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[12].divisor_tmp_reg[13][30]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[27].remd_tmp_reg[28][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[28].remd_tmp_reg[29][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.227ns (52.860%)  route 0.202ns (47.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.557     0.893    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X49Y13         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[27].remd_tmp_reg[28][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[27].remd_tmp_reg[28][13]/Q
                         net (fo=3, routed)           0.202     1.223    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[27].remd_tmp_reg[28]_240[13]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.099     1.322 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[28].remd_tmp[29][14]_i_1__1/O
                         net (fo=1, routed)           0.000     1.322    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[28].remd_tmp[29][14]_i_1__1_n_0
    SLICE_X50Y13         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[28].remd_tmp_reg[29][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.820     1.186    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X50Y13         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[28].remd_tmp_reg[29][14]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y13         FDRE (Hold_fdre_C_D)         0.121     1.272    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[28].remd_tmp_reg[29][14]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[27].remd_tmp_reg[28][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[28].remd_tmp_reg[29][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.227ns (52.860%)  route 0.202ns (47.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.557     0.893    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X49Y14         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[27].remd_tmp_reg[28][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[27].remd_tmp_reg[28][17]/Q
                         net (fo=3, routed)           0.202     1.223    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[27].remd_tmp_reg[28]_240[17]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.099     1.322 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[28].remd_tmp[29][18]_i_1__1/O
                         net (fo=1, routed)           0.000     1.322    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[28].remd_tmp[29][18]_i_1__1_n_0
    SLICE_X50Y14         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[28].remd_tmp_reg[29][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.820     1.186    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/ap_clk
    SLICE_X50Y14         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[28].remd_tmp_reg[29][18]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.121     1.272    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U5/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/loop[28].remd_tmp_reg[29][18]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 linear_contrast_stretching_i/lcs/inst/image_in_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/lcs/inst/image_in_m_axi_U/load_unit/tmp_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.675%)  route 0.176ns (54.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.563     0.899    linear_contrast_stretching_i/lcs/inst/image_in_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X38Y48         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/image_in_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.148     1.047 r  linear_contrast_stretching_i/lcs/inst/image_in_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[14]/Q
                         net (fo=1, routed)           0.176     1.223    linear_contrast_stretching_i/lcs/inst/image_in_m_axi_U/load_unit/fifo_rreq_n_46
    SLICE_X38Y50         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/image_in_m_axi_U/load_unit/tmp_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.825     1.191    linear_contrast_stretching_i/lcs/inst/image_in_m_axi_U/load_unit/ap_clk
    SLICE_X38Y50         FDRE                                         r  linear_contrast_stretching_i/lcs/inst/image_in_m_axi_U/load_unit/tmp_addr_reg[16]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.010     1.171    linear_contrast_stretching_i/lcs/inst/image_in_m_axi_U/load_unit/tmp_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y12     linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y10     linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U1/tmp_product/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y12    linear_contrast_stretching_i/lcs/inst/image_in_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y12    linear_contrast_stretching_i/lcs/inst/image_in_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14    linear_contrast_stretching_i/lcs/inst/image_out_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14    linear_contrast_stretching_i/lcs/inst/image_out_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y14     linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y12     linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y49    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y45     linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y45     linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y45     linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y45     linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y48    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y48    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y48    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y48    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y48    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y48    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y45     linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y45     linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y45     linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y45     linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y48    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y48    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y48    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y48    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y48    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y48    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.718ns (23.380%)  route 2.353ns (76.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.838     3.132    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y46          FDRE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.419     3.551 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.148     4.699    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X1Y47          LUT3 (Prop_lut3_I1_O)        0.299     4.998 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.205     6.203    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X5Y48          FDCE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.659    12.839    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X5Y48          FDCE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.230    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X5Y48          FDCE (Recov_fdce_C_CLR)     -0.405    12.509    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.642ns (21.168%)  route 2.391ns (78.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 12.761 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.757     3.051    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y47          FDRE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.518     3.569 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.054     4.623    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.747 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.337     6.084    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X11Y48         FDCE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.582    12.762    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y48         FDCE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.230    12.991    
                         clock uncertainty           -0.154    12.837    
    SLICE_X11Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.432    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.432    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  6.348    

Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.642ns (21.168%)  route 2.391ns (78.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 12.761 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.757     3.051    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y47          FDRE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.518     3.569 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.054     4.623    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.747 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.337     6.084    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X11Y48         FDCE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.582    12.762    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y48         FDCE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.230    12.991    
                         clock uncertainty           -0.154    12.837    
    SLICE_X11Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.432    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.432    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  6.348    

Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.642ns (21.168%)  route 2.391ns (78.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 12.761 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.757     3.051    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y47          FDRE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.518     3.569 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.054     4.623    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.747 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.337     6.084    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X11Y48         FDCE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.582    12.762    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y48         FDCE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.230    12.991    
                         clock uncertainty           -0.154    12.837    
    SLICE_X11Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.432    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.432    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  6.348    

Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.642ns (21.168%)  route 2.391ns (78.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 12.761 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.757     3.051    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y47          FDRE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.518     3.569 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.054     4.623    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.747 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.337     6.084    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X11Y48         FDCE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.582    12.762    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y48         FDCE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.230    12.991    
                         clock uncertainty           -0.154    12.837    
    SLICE_X11Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.432    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.432    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  6.348    

Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.642ns (21.168%)  route 2.391ns (78.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 12.761 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.757     3.051    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y47          FDRE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.518     3.569 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.054     4.623    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.747 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.337     6.084    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X11Y48         FDCE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.582    12.762    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y48         FDCE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.230    12.991    
                         clock uncertainty           -0.154    12.837    
    SLICE_X11Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.432    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.432    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  6.348    

Slack (MET) :             6.394ns  (required time - arrival time)
  Source:                 linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.642ns (21.168%)  route 2.391ns (78.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 12.761 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.757     3.051    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y47          FDRE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.518     3.569 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.054     4.623    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.747 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.337     6.084    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X11Y48         FDPE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.582    12.762    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y48         FDPE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.230    12.991    
                         clock uncertainty           -0.154    12.837    
    SLICE_X11Y48         FDPE (Recov_fdpe_C_PRE)     -0.359    12.478    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  6.394    

Slack (MET) :             6.636ns  (required time - arrival time)
  Source:                 linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.642ns (23.391%)  route 2.103ns (76.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 12.761 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.757     3.051    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y47          FDRE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.518     3.569 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.054     4.623    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.747 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.049     5.796    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X11Y49         FDCE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.582    12.762    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X11Y49         FDCE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.230    12.991    
                         clock uncertainty           -0.154    12.837    
    SLICE_X11Y49         FDCE (Recov_fdce_C_CLR)     -0.405    12.432    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.432    
                         arrival time                          -5.796    
  -------------------------------------------------------------------
                         slack                                  6.636    

Slack (MET) :             6.636ns  (required time - arrival time)
  Source:                 linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.642ns (23.391%)  route 2.103ns (76.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 12.761 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.757     3.051    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y47          FDRE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.518     3.569 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.054     4.623    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.747 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.049     5.796    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X11Y49         FDCE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.582    12.762    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X11Y49         FDCE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.230    12.991    
                         clock uncertainty           -0.154    12.837    
    SLICE_X11Y49         FDCE (Recov_fdce_C_CLR)     -0.405    12.432    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.432    
                         arrival time                          -5.796    
  -------------------------------------------------------------------
                         slack                                  6.636    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.642ns (23.391%)  route 2.103ns (76.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 12.761 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.757     3.051    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y47          FDRE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.518     3.569 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.054     4.623    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.747 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.049     5.796    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y49         FDPE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.582    12.762    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y49         FDPE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.230    12.991    
                         clock uncertainty           -0.154    12.837    
    SLICE_X10Y49         FDPE (Recov_fdpe_C_PRE)     -0.361    12.476    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                          -5.796    
  -------------------------------------------------------------------
                         slack                                  6.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.247ns (44.465%)  route 0.308ns (55.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.625     0.961    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y45          FDRE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.148     1.109 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.093     1.201    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.099     1.300 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.216     1.516    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X3Y45          FDCE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.895     1.261    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X3Y45          FDCE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.263     0.998    
    SLICE_X3Y45          FDCE (Remov_fdce_C_CLR)     -0.092     0.906    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.247ns (44.465%)  route 0.308ns (55.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.625     0.961    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y45          FDRE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.148     1.109 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.093     1.201    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.099     1.300 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.216     1.516    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y45          FDPE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.895     1.261    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y45          FDPE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.263     0.998    
    SLICE_X3Y45          FDPE (Remov_fdpe_C_PRE)     -0.095     0.903    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.247ns (44.465%)  route 0.308ns (55.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.625     0.961    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y45          FDRE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.148     1.109 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.093     1.201    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.099     1.300 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.216     1.516    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y45          FDPE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.895     1.261    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y45          FDPE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.263     0.998    
    SLICE_X3Y45          FDPE (Remov_fdpe_C_PRE)     -0.095     0.903    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.247ns (44.465%)  route 0.308ns (55.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.625     0.961    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y45          FDRE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.148     1.109 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.093     1.201    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.099     1.300 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.216     1.516    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X3Y45          FDPE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.895     1.261    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X3Y45          FDPE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.263     0.998    
    SLICE_X3Y45          FDPE (Remov_fdpe_C_PRE)     -0.095     0.903    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.247ns (44.465%)  route 0.308ns (55.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.625     0.961    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y45          FDRE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.148     1.109 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.093     1.201    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.099     1.300 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.216     1.516    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X3Y45          FDPE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.895     1.261    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X3Y45          FDPE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.263     0.998    
    SLICE_X3Y45          FDPE (Remov_fdpe_C_PRE)     -0.095     0.903    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.247ns (39.403%)  route 0.380ns (60.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.625     0.961    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y45          FDRE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.148     1.109 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.093     1.201    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.099     1.300 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.287     1.587    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y44          FDCE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.895     1.261    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y44          FDCE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X2Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.247ns (39.403%)  route 0.380ns (60.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.625     0.961    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y45          FDRE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.148     1.109 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.093     1.201    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.099     1.300 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.287     1.587    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y44          FDCE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.895     1.261    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y44          FDCE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X2Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.247ns (39.403%)  route 0.380ns (60.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.625     0.961    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y45          FDRE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.148     1.109 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.093     1.201    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.099     1.300 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.287     1.587    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y44          FDCE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.895     1.261    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y44          FDCE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X2Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.247ns (39.403%)  route 0.380ns (60.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.625     0.961    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y45          FDRE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.148     1.109 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.093     1.201    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.099     1.300 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.287     1.587    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y44          FDCE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.895     1.261    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y44          FDCE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X2Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.247ns (39.403%)  route 0.380ns (60.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.625     0.961    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y45          FDRE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.148     1.109 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.093     1.201    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.099     1.300 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.287     1.587    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y44          FDCE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.895     1.261    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y44          FDCE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X3Y44          FDCE (Remov_fdce_C_CLR)     -0.092     0.906    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.682    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            linear_contrast_stretching_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.996ns  (logic 0.124ns (3.103%)  route 3.872ns (96.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.872     3.872    linear_contrast_stretching_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X3Y29          LUT1 (Prop_lut1_I0_O)        0.124     3.996 r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.996    linear_contrast_stretching_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X3Y29          FDRE                                         r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.648     2.827    linear_contrast_stretching_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y29          FDRE                                         r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            linear_contrast_stretching_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.719ns  (logic 0.045ns (2.618%)  route 1.674ns (97.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.674     1.674    linear_contrast_stretching_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X3Y29          LUT1 (Prop_lut1_I0_O)        0.045     1.719 r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.719    linear_contrast_stretching_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X3Y29          FDRE                                         r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.884     1.250    linear_contrast_stretching_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y29          FDRE                                         r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.477ns  (logic 0.746ns (13.621%)  route 4.731ns (86.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.829     3.123    linear_contrast_stretching_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.419     3.542 r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          2.892     6.434    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y47          LUT1 (Prop_lut1_I0_O)        0.327     6.761 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=129, routed)         1.839     8.600    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X11Y45         FDPE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.581     2.760    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y45         FDPE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.477ns  (logic 0.746ns (13.621%)  route 4.731ns (86.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.829     3.123    linear_contrast_stretching_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.419     3.542 r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          2.892     6.434    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y47          LUT1 (Prop_lut1_I0_O)        0.327     6.761 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=129, routed)         1.839     8.600    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X11Y45         FDPE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.581     2.760    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y45         FDPE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.802ns  (logic 0.746ns (15.535%)  route 4.056ns (84.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.829     3.123    linear_contrast_stretching_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.419     3.542 r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          2.892     6.434    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y47          LUT1 (Prop_lut1_I0_O)        0.327     6.761 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=129, routed)         1.164     7.925    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y44          FDPE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.658     2.837    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y44          FDPE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.802ns  (logic 0.746ns (15.535%)  route 4.056ns (84.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.829     3.123    linear_contrast_stretching_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.419     3.542 r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          2.892     6.434    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y47          LUT1 (Prop_lut1_I0_O)        0.327     6.761 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=129, routed)         1.164     7.925    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y44          FDPE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.658     2.837    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y44          FDPE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.791ns  (logic 0.746ns (15.572%)  route 4.045ns (84.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.829     3.123    linear_contrast_stretching_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.419     3.542 r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          2.892     6.434    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y47          LUT1 (Prop_lut1_I0_O)        0.327     6.761 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=129, routed)         1.153     7.914    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y46          FDPE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.659     2.839    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y46          FDPE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.791ns  (logic 0.746ns (15.572%)  route 4.045ns (84.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.829     3.123    linear_contrast_stretching_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.419     3.542 r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          2.892     6.434    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y47          LUT1 (Prop_lut1_I0_O)        0.327     6.761 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=129, routed)         1.153     7.914    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y46          FDPE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.659     2.839    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y46          FDPE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.006ns  (logic 0.227ns (11.318%)  route 1.779ns (88.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.620     0.956    linear_contrast_stretching_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.128     1.084 r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.331     2.415    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y47          LUT1 (Prop_lut1_I0_O)        0.099     2.514 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=129, routed)         0.448     2.961    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y46          FDPE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.895     1.261    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y46          FDPE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.006ns  (logic 0.227ns (11.318%)  route 1.779ns (88.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.620     0.956    linear_contrast_stretching_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.128     1.084 r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.331     2.415    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y47          LUT1 (Prop_lut1_I0_O)        0.099     2.514 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=129, routed)         0.448     2.961    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y46          FDPE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.895     1.261    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y46          FDPE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.009ns  (logic 0.227ns (11.299%)  route 1.782ns (88.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.620     0.956    linear_contrast_stretching_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.128     1.084 r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.331     2.415    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y47          LUT1 (Prop_lut1_I0_O)        0.099     2.514 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=129, routed)         0.451     2.965    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y44          FDPE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.894     1.260    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y44          FDPE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.009ns  (logic 0.227ns (11.299%)  route 1.782ns (88.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.620     0.956    linear_contrast_stretching_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.128     1.084 r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.331     2.415    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y47          LUT1 (Prop_lut1_I0_O)        0.099     2.514 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=129, routed)         0.451     2.965    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y44          FDPE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.894     1.260    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y44          FDPE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.356ns  (logic 0.227ns (9.636%)  route 2.129ns (90.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.620     0.956    linear_contrast_stretching_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.128     1.084 r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.331     2.415    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y47          LUT1 (Prop_lut1_I0_O)        0.099     2.514 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=129, routed)         0.798     3.311    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X11Y45         FDPE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.865     1.231    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y45         FDPE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.356ns  (logic 0.227ns (9.636%)  route 2.129ns (90.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.620     0.956    linear_contrast_stretching_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y33          FDRE                                         r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.128     1.084 r  linear_contrast_stretching_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.331     2.415    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X6Y47          LUT1 (Prop_lut1_I0_O)        0.099     2.514 f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=129, routed)         0.798     3.311    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X11Y45         FDPE                                         f  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       0.865     1.231    linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y45         FDPE                                         r  linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[0]
                            (internal pin)
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1                      0.000     0.000 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_53
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.664     2.843    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK

Slack:                    inf
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[10]
                            (internal pin)
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1                      0.000     0.000 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_43
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.664     2.843    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK

Slack:                    inf
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[11]
                            (internal pin)
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1                      0.000     0.000 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_42
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.664     2.843    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK

Slack:                    inf
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[12]
                            (internal pin)
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1                      0.000     0.000 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_41
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.664     2.843    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK

Slack:                    inf
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[13]
                            (internal pin)
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1                      0.000     0.000 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_40
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.664     2.843    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK

Slack:                    inf
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[14]
                            (internal pin)
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1                      0.000     0.000 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_39
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.664     2.843    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK

Slack:                    inf
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[15]
                            (internal pin)
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1                      0.000     0.000 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_38
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.664     2.843    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK

Slack:                    inf
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1                      0.000     0.000 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_37
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.664     2.843    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK

Slack:                    inf
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[1]
                            (internal pin)
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1                      0.000     0.000 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[1]
                         net (fo=1, routed)           0.002     0.002    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_52
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.664     2.843    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK

Slack:                    inf
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[2]
                            (internal pin)
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1                      0.000     0.000 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[2]
                         net (fo=1, routed)           0.002     0.002    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_51
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.664     2.843    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[0]
                            (internal pin)
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1                      0.000     0.000 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_53
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.840     3.134    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK

Slack:                    inf
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[10]
                            (internal pin)
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1                      0.000     0.000 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_43
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.840     3.134    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK

Slack:                    inf
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[11]
                            (internal pin)
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1                      0.000     0.000 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_42
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.840     3.134    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK

Slack:                    inf
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[12]
                            (internal pin)
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1                      0.000     0.000 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_41
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.840     3.134    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK

Slack:                    inf
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[13]
                            (internal pin)
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1                      0.000     0.000 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_40
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.840     3.134    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK

Slack:                    inf
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[14]
                            (internal pin)
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1                      0.000     0.000 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_39
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.840     3.134    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK

Slack:                    inf
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[15]
                            (internal pin)
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1                      0.000     0.000 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_38
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.840     3.134    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK

Slack:                    inf
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1                      0.000     0.000 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_37
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.840     3.134    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK

Slack:                    inf
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[1]
                            (internal pin)
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1                      0.000     0.000 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[1]
                         net (fo=1, routed)           0.002     0.002    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_52
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.840     3.134    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK

Slack:                    inf
  Source:                 linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[2]
                            (internal pin)
  Destination:            linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1                      0.000     0.000 r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/ACOUT[2]
                         net (fo=1, routed)           0.002     0.002    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_51
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/ACIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linear_contrast_stretching_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    linear_contrast_stretching_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  linear_contrast_stretching_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10082, routed)       1.840     3.134    linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
    DSP48_X1Y14          DSP48E1                                      r  linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK





