{"Source Block": ["serv/rtl/shift_reg.v@9:17@HdlStmProcess", "   output wire [LEN-2:0] o_par);\n\n   reg [LEN-1:0] \t data = INIT;\n   assign o_q = data[0];\n   assign o_par = data[LEN-1:1];\n   always @(posedge clk)\n     if (i_en)\n       data <= {i_d, data[LEN-1:1]};\nendmodule\n"], "Clone Blocks": [["serv/rtl/shift_reg.v@8:17", "   output wire \t\t o_q,\n   output wire [LEN-2:0] o_par);\n\n   reg [LEN-1:0] \t data = INIT;\n   assign o_q = data[0];\n   assign o_par = data[LEN-1:1];\n   always @(posedge clk)\n     if (i_en)\n       data <= {i_d, data[LEN-1:1]};\nendmodule\n"], ["serv/rtl/shift_reg.v@7:17", "   input wire \t\t i_d,\n   output wire \t\t o_q,\n   output wire [LEN-2:0] o_par);\n\n   reg [LEN-1:0] \t data = INIT;\n   assign o_q = data[0];\n   assign o_par = data[LEN-1:1];\n   always @(posedge clk)\n     if (i_en)\n       data <= {i_d, data[LEN-1:1]};\nendmodule\n"], ["serv/rtl/shift_reg.v@6:16", "   input wire \t\t i_en,\n   input wire \t\t i_d,\n   output wire \t\t o_q,\n   output wire [LEN-2:0] o_par);\n\n   reg [LEN-1:0] \t data = INIT;\n   assign o_q = data[0];\n   assign o_par = data[LEN-1:1];\n   always @(posedge clk)\n     if (i_en)\n       data <= {i_d, data[LEN-1:1]};\n"]], "Diff Content": {"Delete": [[15, "     if (i_en)\n"]], "Add": [[15, "     if (i_rst)\n"], [15, "       data <= INIT;\n"], [15, "     else if (i_en)\n"]]}}