Analysis & Synthesis report for hw5p4
Thu Apr 18 20:37:09 2024
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 12. Parameter Settings for User Entity Instance: hw5p3:U0|my_LFSR:U0
 13. Parameter Settings for User Entity Instance: hw5p3:U0|my_LFSR:U1
 14. Parameter Settings for User Entity Instance: hw5p3:U0|my_LFSR:U2
 15. Parameter Settings for User Entity Instance: hw5p3:U0|my_LFSR:U3
 16. Parameter Settings for User Entity Instance: hw5p3:U0|my_LFSR:U4
 17. altpll Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "my_sevenSegment:U1"
 19. Port Connectivity Checks: "hw5p3:U0|my_LFSR:U4"
 20. Port Connectivity Checks: "hw5p3:U0|my_LFSR:U3"
 21. Port Connectivity Checks: "hw5p3:U0|my_LFSR:U2"
 22. Port Connectivity Checks: "hw5p3:U0|my_LFSR:U1"
 23. Port Connectivity Checks: "hw5p3:U0|my_LFSR:U0"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 18 20:37:09 2024       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; hw5p4                                       ;
; Top-level Entity Name              ; hw5p4                                       ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 53                                          ;
;     Total combinational functions  ; 13                                          ;
;     Dedicated logic registers      ; 45                                          ;
; Total registers                    ; 45                                          ;
; Total pins                         ; 21                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; hw5p4              ; hw5p4              ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; TTU.vhd                          ; yes             ; User VHDL File               ; C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd                    ;         ;
; hw5p4.vhd                        ; yes             ; User VHDL File               ; C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/hw5p4.vhd                  ;         ;
; my_LFSR.vhd                      ; yes             ; User VHDL File               ; C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/my_LFSR.vhd                ;         ;
; ip/pll.vhd                       ; yes             ; User Wizard-Generated File   ; C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/ip/pll.vhd                 ;         ;
; hw5p3.vhd                        ; yes             ; User VHDL File               ; C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/hw5p3.vhd                  ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/db/pll_altpll.v            ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 53    ;
;                                             ;       ;
; Total combinational functions               ; 13    ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 9     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 4     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 13    ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 45    ;
;     -- Dedicated logic registers            ; 45    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 21    ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Total PLLs                                  ; 1     ;
;     -- PLLs                                 ; 1     ;
;                                             ;       ;
; Maximum fan-out node                        ; CLK~0 ;
; Maximum fan-out                             ; 47    ;
; Total fan-out                               ; 214   ;
; Average fan-out                             ; 2.12  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                ;
+--------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                   ; Entity Name     ; Library Name ;
+--------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------+-----------------+--------------+
; |hw5p4                               ; 13 (1)              ; 45 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 21   ; 0            ; 0          ; |hw5p4                                                                ; hw5p4           ; work         ;
;    |hw5p3:U0|                        ; 5 (0)               ; 45 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw5p4|hw5p3:U0                                                       ; hw5p3           ; work         ;
;       |my_LFSR:U0|                   ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw5p4|hw5p3:U0|my_LFSR:U0                                            ; my_LFSR         ; work         ;
;       |my_LFSR:U1|                   ; 1 (1)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw5p4|hw5p3:U0|my_LFSR:U1                                            ; my_LFSR         ; work         ;
;       |my_LFSR:U2|                   ; 1 (1)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw5p4|hw5p3:U0|my_LFSR:U2                                            ; my_LFSR         ; work         ;
;       |my_LFSR:U3|                   ; 1 (1)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw5p4|hw5p3:U0|my_LFSR:U3                                            ; my_LFSR         ; work         ;
;       |my_LFSR:U4|                   ; 1 (1)               ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw5p4|hw5p3:U0|my_LFSR:U4                                            ; my_LFSR         ; work         ;
;    |my_sevenSegment:U2|              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw5p4|my_sevenSegment:U2                                             ; my_sevenSegment ; work         ;
;    |pll:pll_inst|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw5p4|pll:pll_inst                                                   ; pll             ; work         ;
;       |altpll:altpll_component|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw5p4|pll:pll_inst|altpll:altpll_component                           ; altpll          ; work         ;
;          |pll_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hw5p4|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated ; pll_altpll      ; work         ;
+--------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+
; Altera ; ALTPLL       ; 21.1    ; N/A          ; N/A          ; |hw5p4|pll:pll_inst ; ip/pll.vhd      ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; CLK                                                ; process_0           ; no                     ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 45    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 45    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 50                    ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw5p3:U0|my_LFSR:U0 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; num_bits       ; 3     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw5p3:U0|my_LFSR:U1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; num_bits       ; 5     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw5p3:U0|my_LFSR:U2 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; num_bits       ; 7     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw5p3:U0|my_LFSR:U3 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; num_bits       ; 13    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw5p3:U0|my_LFSR:U4 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; num_bits       ; 17    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "my_sevenSegment:U1" ;
+-----------+-------+----------+-----------------+
; Port      ; Type  ; Severity ; Details         ;
+-----------+-------+----------+-----------------+
; sel[3..1] ; Input ; Info     ; Stuck at GND    ;
+-----------+-------+----------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hw5p3:U0|my_LFSR:U4"                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; enable            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; set_vec           ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_lfsr_vec[16..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hw5p3:U0|my_LFSR:U3"                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; enable            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; set_vec           ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_lfsr_vec[12..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hw5p3:U0|my_LFSR:U2"                                                                            ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; enable           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; set_vec          ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_lfsr_vec[6..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hw5p3:U0|my_LFSR:U1"                                                                            ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; enable           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; set_vec          ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_lfsr_vec[4..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hw5p3:U0|my_LFSR:U0"                                                                            ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; enable           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; set_vec          ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_lfsr_vec[2..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 21                          ;
; cycloneiii_ff         ; 45                          ;
;     CLR               ; 45                          ;
; cycloneiii_lcell_comb ; 16                          ;
;     normal            ; 16                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 4                           ;
;         4 data inputs ; 9                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 0.57                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Thu Apr 18 20:37:01 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hw5p4 -c hw5p4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 56 design units, including 27 entities, in source file ttu.vhd
    Info (12022): Found design unit 1: TTU File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 57
    Info (12022): Found design unit 2: TTU-body File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 65
    Info (12022): Found design unit 3: EX_PACKAGE-A1 File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 111
    Info (12022): Found design unit 4: my_INV-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 128
    Info (12022): Found design unit 5: my_OR2-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 152
    Info (12022): Found design unit 6: my_OR3-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 173
    Info (12022): Found design unit 7: my_OR4-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 195
    Info (12022): Found design unit 8: my_AND2-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 218
    Info (12022): Found design unit 9: my_AND3-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 239
    Info (12022): Found design unit 10: my_AND4-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 261
    Info (12022): Found design unit 11: my_XOR2-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 284
    Info (12022): Found design unit 12: my_XOR3-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 305
    Info (12022): Found design unit 13: my_XOR4-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 327
    Info (12022): Found design unit 14: my_NOR2-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 350
    Info (12022): Found design unit 15: my_NOR3-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 371
    Info (12022): Found design unit 16: my_NOR4-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 393
    Info (12022): Found design unit 17: my_NAND2-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 416
    Info (12022): Found design unit 18: my_NAND3-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 437
    Info (12022): Found design unit 19: my_NAND4-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 459
    Info (12022): Found design unit 20: my_XNOR2-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 482
    Info (12022): Found design unit 21: my_XNOR3-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 503
    Info (12022): Found design unit 22: my_XNOR4-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 525
    Info (12022): Found design unit 23: my_decoder_3to8-behavioral File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 546
    Info (12022): Found design unit 24: my_mux_2to1-behavioral File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 571
    Info (12022): Found design unit 25: my_mux_4to1-behavioral File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 595
    Info (12022): Found design unit 26: my_SR_LATCH-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 626
    Info (12022): Found design unit 27: my_SRFF-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 646
    Info (12022): Found design unit 28: my_DFF-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 678
    Info (12022): Found design unit 29: my_sevenSegment-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 702
    Info (12023): Found entity 1: EX_PACKAGE File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 106
    Info (12023): Found entity 2: my_INV File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 122
    Info (12023): Found entity 3: my_OR2 File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 145
    Info (12023): Found entity 4: my_OR3 File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 165
    Info (12023): Found entity 5: my_OR4 File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 186
    Info (12023): Found entity 6: my_AND2 File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 211
    Info (12023): Found entity 7: my_AND3 File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 231
    Info (12023): Found entity 8: my_AND4 File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 252
    Info (12023): Found entity 9: my_XOR2 File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 277
    Info (12023): Found entity 10: my_XOR3 File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 297
    Info (12023): Found entity 11: my_XOR4 File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 318
    Info (12023): Found entity 12: my_NOR2 File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 343
    Info (12023): Found entity 13: my_NOR3 File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 363
    Info (12023): Found entity 14: my_NOR4 File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 384
    Info (12023): Found entity 15: my_NAND2 File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 409
    Info (12023): Found entity 16: my_NAND3 File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 429
    Info (12023): Found entity 17: my_NAND4 File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 450
    Info (12023): Found entity 18: my_XNOR2 File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 475
    Info (12023): Found entity 19: my_XNOR3 File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 495
    Info (12023): Found entity 20: my_XNOR4 File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 516
    Info (12023): Found entity 21: my_decoder_3to8 File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 541
    Info (12023): Found entity 22: my_mux_2to1 File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 565
    Info (12023): Found entity 23: my_mux_4to1 File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 589
    Info (12023): Found entity 24: my_SR_LATCH File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 619
    Info (12023): Found entity 25: my_SRFF File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 637
    Info (12023): Found entity 26: my_DFF File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 670
    Info (12023): Found entity 27: my_sevenSegment File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/TTU.vhd Line: 697
Info (12021): Found 2 design units, including 1 entities, in source file hw5p4.vhd
    Info (12022): Found design unit 1: hw5p4-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/hw5p4.vhd Line: 16
    Info (12023): Found entity 1: hw5p4 File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/hw5p4.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file my_lfsr.vhd
    Info (12022): Found design unit 1: my_LFSR-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/my_LFSR.vhd Line: 15
    Info (12023): Found entity 1: my_LFSR File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/my_LFSR.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file ip/pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/ip/pll.vhd Line: 52
    Info (12023): Found entity 1: pll File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/ip/pll.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file hw5p3.vhd
    Info (12022): Found design unit 1: hw5p3-RTL File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/hw5p3.vhd Line: 12
    Info (12023): Found entity 1: hw5p3 File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/hw5p3.vhd Line: 7
Info (12127): Elaborating entity "hw5p4" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at hw5p4.vhd(51): signal "CLK" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/hw5p4.vhd Line: 51
Warning (10631): VHDL Process Statement warning at hw5p4.vhd(42): inferring latch(es) for signal or variable "CLK", which holds its previous value in one or more paths through the process File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/hw5p4.vhd Line: 42
Info (10041): Inferred latch for "CLK" at hw5p4.vhd(42) File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/hw5p4.vhd Line: 42
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/hw5p4.vhd Line: 40
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/ip/pll.vhd Line: 134
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/ip/pll.vhd Line: 134
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/ip/pll.vhd Line: 134
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "hw5p3" for hierarchy "hw5p3:U0" File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/hw5p4.vhd Line: 69
Info (12128): Elaborating entity "my_LFSR" for hierarchy "hw5p3:U0|my_LFSR:U0" File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/hw5p3.vhd Line: 38
Info (12128): Elaborating entity "my_LFSR" for hierarchy "hw5p3:U0|my_LFSR:U1" File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/hw5p3.vhd Line: 44
Info (12128): Elaborating entity "my_LFSR" for hierarchy "hw5p3:U0|my_LFSR:U2" File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/hw5p3.vhd Line: 50
Info (12128): Elaborating entity "my_LFSR" for hierarchy "hw5p3:U0|my_LFSR:U3" File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/hw5p3.vhd Line: 56
Info (12128): Elaborating entity "my_LFSR" for hierarchy "hw5p3:U0|my_LFSR:U4" File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/hw5p3.vhd Line: 62
Info (12128): Elaborating entity "my_sevenSegment" for hierarchy "my_sevenSegment:U1" File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/hw5p4.vhd Line: 83
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/hw5p4.vhd Line: 11
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/hw5p4.vhd Line: 12
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/hw5p4.vhd Line: 12
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/hw5p4.vhd Line: 12
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/ECE3140_DSD/Tate_Finley_Hw5 Edit/Problem_4/hw5p4.vhd Line: 12
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 75 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 53 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4818 megabytes
    Info: Processing ended: Thu Apr 18 20:37:09 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


