<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Encrypted Computing SDK: assembler_tools/hec-assembler-tools/assembler/stages/asm_scheduler.py File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Encrypted Computing SDK
   </div>
   <div id="projectbrief">A modular LLVM-inspired compiler pipeline that enables FHE implementations on HW accelerators like Intel&#39;s HERACLES .</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_30118bd9986d95a3105ade40a898ba09.html">assembler_tools</a></li><li class="navelem"><a class="el" href="dir_95f03542e2821c4e7e736b9de170dbd7.html">hec-assembler-tools</a></li><li class="navelem"><a class="el" href="dir_688332ec0fc4ca8cee6662a7ce7f56c1.html">assembler</a></li><li class="navelem"><a class="el" href="dir_5fe76acc9e17ae206f33425842c66812.html">stages</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">asm_scheduler.py File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="asm__scheduler_8py_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classstages_1_1asm__scheduler_1_1XStoreAssign.html">stages.asm_scheduler.XStoreAssign</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Encapsulates a compound operation of an <code>xstore</code> instruction and a register assignment.  <a href="classstages_1_1asm__scheduler_1_1XStoreAssign.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classstages_1_1asm__scheduler_1_1BundleData.html">stages.asm_scheduler.BundleData</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure for a completed bundle of instructions.  <a href="classstages_1_1asm__scheduler_1_1BundleData.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classstages_1_1asm__scheduler_1_1XWriteCycleTrack.html">stages.asm_scheduler.XWriteCycleTrack</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tracks the cycle where a write occurs to the register file by an XInstruction and which banks are being written to.  <a href="classstages_1_1asm__scheduler_1_1XWriteCycleTrack.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classstages_1_1asm__scheduler_1_1CurrentrShuffleTable.html">stages.asm_scheduler.CurrentrShuffleTable</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tracks the current rShuffle routing table.  <a href="classstages_1_1asm__scheduler_1_1CurrentrShuffleTable.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html">stages.asm_scheduler.Simulation</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simulates the scheduling of instructions in a dependency graph.  <a href="classstages_1_1asm__scheduler_1_1Simulation.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacestages_1_1asm__scheduler"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html">stages.asm_scheduler</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aee8a98ee5db873cccff1ad2a3491a979"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#aee8a98ee5db873cccff1ad2a3491a979">stages.asm_scheduler.__canScheduleInBundle</a> (instr, Simulation simulation, int padding=1)</td></tr>
<tr class="memdesc:aee8a98ee5db873cccff1ad2a3491a979"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines if an instruction can be scheduled in the current bundle.  <a href="namespacestages_1_1asm__scheduler.html#aee8a98ee5db873cccff1ad2a3491a979">More...</a><br /></td></tr>
<tr class="separator:aee8a98ee5db873cccff1ad2a3491a979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc681ebbee707da6178b14b153a36141"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#acc681ebbee707da6178b14b153a36141">stages.asm_scheduler.__flushVariableFromSPAD</a> (instr, int dest_hbm_addr, Variable variable, Simulation simulation)</td></tr>
<tr class="memdesc:acc681ebbee707da6178b14b153a36141"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flushes a variable from the SPAD to HBM.  <a href="namespacestages_1_1asm__scheduler.html#acc681ebbee707da6178b14b153a36141">More...</a><br /></td></tr>
<tr class="separator:acc681ebbee707da6178b14b153a36141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89063f62da5c4aa251435e94faccdde7"><td class="memItemLeft" align="right" valign="top">object&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#a89063f62da5c4aa251435e94faccdde7">stages.asm_scheduler._createXStore</a> (int instr_id, int dest_spad_addr, Variable evict_variable, Variable new_variable, str comment, Simulation simulation)</td></tr>
<tr class="memdesc:a89063f62da5c4aa251435e94faccdde7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates an XStore instruction to move a variable into SPAD.  <a href="namespacestages_1_1asm__scheduler.html#a89063f62da5c4aa251435e94faccdde7">More...</a><br /></td></tr>
<tr class="separator:a89063f62da5c4aa251435e94faccdde7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521e2d0f7d8f8cb9e837308abf781ea2"><td class="memItemLeft" align="right" valign="top">object&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#a521e2d0f7d8f8cb9e837308abf781ea2">stages.asm_scheduler.__flushVariableFromRegisterFile</a> (instr, int dest_spad_addr, Variable evict_variable, Variable new_variable, Simulation simulation)</td></tr>
<tr class="memdesc:a521e2d0f7d8f8cb9e837308abf781ea2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flushes a variable from the register file to SPAD.  <a href="namespacestages_1_1asm__scheduler.html#a521e2d0f7d8f8cb9e837308abf781ea2">More...</a><br /></td></tr>
<tr class="separator:a521e2d0f7d8f8cb9e837308abf781ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9f5bac37db427cdb4463968762c732"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#abd9f5bac37db427cdb4463968762c732">stages.asm_scheduler.scheduleXNOP</a> (instr, int idle_cycles, Simulation simulation, bool force_nop=False)</td></tr>
<tr class="memdesc:abd9f5bac37db427cdb4463968762c732"><td class="mdescLeft">&#160;</td><td class="mdescRight">Schedules a NOP instruction if necessary.  <a href="namespacestages_1_1asm__scheduler.html#abd9f5bac37db427cdb4463968762c732">More...</a><br /></td></tr>
<tr class="separator:abd9f5bac37db427cdb4463968762c732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa36d04802a0378434744369e397b049b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#aa36d04802a0378434744369e397b049b">stages.asm_scheduler.findSPADAddress</a> (instr, Simulation simulation)</td></tr>
<tr class="memdesc:aa36d04802a0378434744369e397b049b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finds an available SPAD address for an instruction.  <a href="namespacestages_1_1asm__scheduler.html#aa36d04802a0378434744369e397b049b">More...</a><br /></td></tr>
<tr class="separator:aa36d04802a0378434744369e397b049b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab5e1408e5275aec1e69f20e9386440b"><td class="memItemLeft" align="right" valign="top">object&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#aab5e1408e5275aec1e69f20e9386440b">stages.asm_scheduler.findRegister</a> (instr, int bank_idx, Simulation simulation, str override_replacement_policy=None, Variable dest_var=None)</td></tr>
<tr class="memdesc:aab5e1408e5275aec1e69f20e9386440b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finds an available register for an instruction.  <a href="namespacestages_1_1asm__scheduler.html#aab5e1408e5275aec1e69f20e9386440b">More...</a><br /></td></tr>
<tr class="separator:aab5e1408e5275aec1e69f20e9386440b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa533742f9c5beabb39f7c6ce19caf24e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#aa533742f9c5beabb39f7c6ce19caf24e">stages.asm_scheduler.loadVariableHBMToSPAD</a> (instr, Variable variable, Simulation simulation)</td></tr>
<tr class="memdesc:aa533742f9c5beabb39f7c6ce19caf24e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Loads a variable from HBM to SPAD.  <a href="namespacestages_1_1asm__scheduler.html#aa533742f9c5beabb39f7c6ce19caf24e">More...</a><br /></td></tr>
<tr class="separator:aa533742f9c5beabb39f7c6ce19caf24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8873077ed071f7f43a9a09e22b485ad"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#af8873077ed071f7f43a9a09e22b485ad">stages.asm_scheduler.hasBankWriteConflictGeneral</a> (CycleType ready_cycle, int latency, banks, Simulation simulation)</td></tr>
<tr class="memdesc:af8873077ed071f7f43a9a09e22b485ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for bank write conflicts in general.  <a href="namespacestages_1_1asm__scheduler.html#af8873077ed071f7f43a9a09e22b485ad">More...</a><br /></td></tr>
<tr class="separator:af8873077ed071f7f43a9a09e22b485ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f8d370ccdd1a0241f4daacc26160d5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#a57f8d370ccdd1a0241f4daacc26160d5">stages.asm_scheduler.hasBankWriteConflict</a> (instr, Simulation simulation)</td></tr>
<tr class="memdesc:a57f8d370ccdd1a0241f4daacc26160d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for bank write conflicts for a specific instruction.  <a href="namespacestages_1_1asm__scheduler.html#a57f8d370ccdd1a0241f4daacc26160d5">More...</a><br /></td></tr>
<tr class="separator:a57f8d370ccdd1a0241f4daacc26160d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f4decd00e7a0c9b6948e21e1726e476"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#a5f4decd00e7a0c9b6948e21e1726e476">stages.asm_scheduler.prepareInstruction</a> (original_xinstr, Simulation simulation)</td></tr>
<tr class="memdesc:a5f4decd00e7a0c9b6948e21e1726e476"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prepares an instruction for scheduling.  <a href="namespacestages_1_1asm__scheduler.html#a5f4decd00e7a0c9b6948e21e1726e476">More...</a><br /></td></tr>
<tr class="separator:a5f4decd00e7a0c9b6948e21e1726e476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63325ce6e8bd13599fdeb3d1b4754194"><td class="memItemLeft" align="right" valign="top">(list, list, list, int)&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#a63325ce6e8bd13599fdeb3d1b4754194">stages.asm_scheduler.scheduleASMISAInstructions</a> (nx.DiGraph dependency_graph, int max_bundle_size, MemoryModel mem_model, replacement_policy, bool progress_verbose=False)</td></tr>
<tr class="memdesc:a63325ce6e8bd13599fdeb3d1b4754194"><td class="mdescLeft">&#160;</td><td class="mdescRight">Schedules ASM-ISA instructions based on a dependency graph of XInsts to minimize idle cycles.  <a href="namespacestages_1_1asm__scheduler.html#a63325ce6e8bd13599fdeb3d1b4754194">More...</a><br /></td></tr>
<tr class="separator:a63325ce6e8bd13599fdeb3d1b4754194"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ae492cf23b7dbdde8ea3b5241412bdaff"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#ae492cf23b7dbdde8ea3b5241412bdaff">stages.asm_scheduler.Constants</a> = constants.Constants</td></tr>
<tr class="separator:ae492cf23b7dbdde8ea3b5241412bdaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98b3370787e7d55809931442f1eb118a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#a98b3370787e7d55809931442f1eb118a">stages.asm_scheduler.auto_allocate</a> = True</td></tr>
<tr class="separator:a98b3370787e7d55809931442f1eb118a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
