<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Applications/GowinEDA.app/Contents/Resources/Gowin_EDA/IDE/ipcore/UARTMASTER/data/uart_master_top.v<br>
/Applications/GowinEDA.app/Contents/Resources/Gowin_EDA/IDE/ipcore/UARTMASTER/data/uart_master_encrypt.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Feb 11 20:10:18 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>UART_MASTER_Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.034s, Elapsed time = 0h 0m 0.035s, Peak memory usage = 29.312MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.001s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 29.422MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.004s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 29.812MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.002s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 29.891MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.003s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 29.984MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.003s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 30.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 30.703MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.001s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 30.922MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 31.000MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.009s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 31.141MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.002s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 31.141MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.001s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 31.141MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.407s, Elapsed time = 0h 0m 0.408s, Peak memory usage = 83.172MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.023s, Elapsed time = 0h 0m 0.023s, Peak memory usage = 83.250MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.013s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 91.359MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 0.503s, Elapsed time = 0h 0m 0.505s, Peak memory usage = 91.359MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>38</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>38</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>15</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>479</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>240</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>114</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>66</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>424</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>60</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>209</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>155</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>10</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>442(434 LUT, 8 ALU) / 20736</td>
<td>3%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>479 / 15750</td>
<td>4%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15750</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>479 / 15750</td>
<td>4%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 46</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>I_CLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>I_CLK_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>i4/u_baudset/rxclk_Z</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>i4/u_baudset/rxclk_s1/Q </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_CLK</td>
<td>100.000(MHz)</td>
<td>172.105(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>i4/u_baudset/rxclk_Z</td>
<td>100.000(MHz)</td>
<td>266.525(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbin_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>429</td>
<td>I_CLK_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbin_0_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbin_0_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbinnext_1_s5/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbinnext_1_s5/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbinnext_1_s3/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbinnext_1_s3/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rgraynext_1_s1/I0</td>
</tr>
<tr>
<td>3.641</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rgraynext_1_s1/F</td>
</tr>
<tr>
<td>4.115</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/n51_s0/I0</td>
</tr>
<tr>
<td>4.664</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/n51_s0/COUT</td>
</tr>
<tr>
<td>4.664</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/n52_s0/CIN</td>
</tr>
<tr>
<td>4.699</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/n52_s0/COUT</td>
</tr>
<tr>
<td>4.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/n53_s0/CIN</td>
</tr>
<tr>
<td>4.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/n53_s0/COUT</td>
</tr>
<tr>
<td>5.208</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rempty_val_s1/I2</td>
</tr>
<tr>
<td>5.661</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rempty_val_s1/F</td>
</tr>
<tr>
<td>6.135</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_CLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>429</td>
<td>I_CLK_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.699, 46.740%; route: 2.844, 49.243%; tC2Q: 0.232, 4.017%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>429</td>
<td>I_CLK_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rgraynext_0_s1/I0</td>
</tr>
<tr>
<td>1.583</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rgraynext_0_s1/F</td>
</tr>
<tr>
<td>2.057</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbinnext_2_s3/I2</td>
</tr>
<tr>
<td>2.510</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rbinnext_2_s3/F</td>
</tr>
<tr>
<td>2.984</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rgraynext_2_s0/I2</td>
</tr>
<tr>
<td>3.437</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rgraynext_2_s0/F</td>
</tr>
<tr>
<td>3.911</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/n52_s0/I0</td>
</tr>
<tr>
<td>4.460</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/n52_s0/COUT</td>
</tr>
<tr>
<td>4.460</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/n53_s0/CIN</td>
</tr>
<tr>
<td>4.495</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/n53_s0/COUT</td>
</tr>
<tr>
<td>4.969</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rempty_val_s1/I2</td>
</tr>
<tr>
<td>5.422</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rempty_val_s1/F</td>
</tr>
<tr>
<td>5.896</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_CLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>429</td>
<td>I_CLK_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.460, 44.438%; route: 2.844, 51.371%; tC2Q: 0.232, 4.191%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/u_uart_sram/ThrWRn_re_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wfull_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>429</td>
<td>I_CLK_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/u_uart_sram/ThrWRn_re_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>i4/u_uart_sram/ThrWRn_re_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_s268/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_s268/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wbinnext_3_s3/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wbinnext_3_s3/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wfull_val_s1/I2</td>
</tr>
<tr>
<td>3.577</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wfull_val_s1/F</td>
</tr>
<tr>
<td>4.051</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wfull_val_s0/I0</td>
</tr>
<tr>
<td>4.568</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wfull_val_s0/F</td>
</tr>
<tr>
<td>5.042</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wfull_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_CLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>429</td>
<td>I_CLK_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wfull_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_wptr_full/wfull_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.080, 44.425%; route: 2.370, 50.620%; tC2Q: 0.232, 4.955%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/U_Txmitt/ThrEmpty_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_uart_sram/Int_State_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>429</td>
<td>I_CLK_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/ThrEmpty_s1/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>i4/U_Txmitt/ThrEmpty_s1/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_uart_sram/Int_State_0_s12/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_uart_sram/Int_State_0_s12/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_uart_sram/Int_State_0_s11/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_uart_sram/Int_State_0_s11/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_uart_sram/Int_State_0_s9/I1</td>
</tr>
<tr>
<td>3.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>i4/u_uart_sram/Int_State_0_s9/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_uart_sram/n258_s4/I3</td>
</tr>
<tr>
<td>4.524</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_uart_sram/n258_s4/F</td>
</tr>
<tr>
<td>4.998</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_uart_sram/Int_State_1_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_CLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>429</td>
<td>I_CLK_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/u_uart_sram/Int_State_1_s1/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i4/u_uart_sram/Int_State_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.036, 43.898%; route: 2.370, 51.100%; tC2Q: 0.232, 5.002%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>i4/U_Txmitt/ThrEmpty_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i4/u_uart_sram/Int_State_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>429</td>
<td>I_CLK_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/U_Txmitt/ThrEmpty_s1/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>i4/U_Txmitt/ThrEmpty_s1/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_uart_sram/Int_State_0_s12/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_uart_sram/Int_State_0_s12/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_uart_sram/Int_State_0_s11/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_uart_sram/Int_State_0_s11/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_uart_sram/Int_State_0_s9/I1</td>
</tr>
<tr>
<td>3.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>i4/u_uart_sram/Int_State_0_s9/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_uart_sram/n257_s4/I3</td>
</tr>
<tr>
<td>4.524</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i4/u_uart_sram/n257_s4/F</td>
</tr>
<tr>
<td>4.998</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i4/u_uart_sram/Int_State_2_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_CLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>429</td>
<td>I_CLK_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i4/u_uart_sram/Int_State_2_s1/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i4/u_uart_sram/Int_State_2_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.036, 43.898%; route: 2.370, 51.100%; tC2Q: 0.232, 5.002%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
