# 1 "../arch/arm64/boot/dts/qcom/ipq8074-hk01.dts"
# 1 "<built-in>" 1
# 1 "../arch/arm64/boot/dts/qcom/ipq8074-hk01.dts" 2
/dts-v1/;
# 13 "../arch/arm64/boot/dts/qcom/ipq8074-hk01.dts"
# 1 "../arch/arm64/boot/dts/qcom/ipq8074.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/ipq8074.dtsi"
# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 15 "../arch/arm64/boot/dts/qcom/ipq8074.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-ipq8074.h" 1
# 16 "../arch/arm64/boot/dts/qcom/ipq8074.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. IPQ8074";
 compatible = "qcom,ipq8074";

 soc: soc {
  #address-cells = <0x1>;
  #size-cells = <0x1>;
  ranges = <0 0 0 0xffffffff>;
  compatible = "simple-bus";

  pinctrl@1000000 {
   compatible = "qcom,ipq8074-pinctrl";
   reg = <0x1000000 0x300000>;
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <0x2>;
   interrupt-controller;
   #interrupt-cells = <0x2>;
  };

  intc: interrupt-controller@b000000 {
   compatible = "qcom,msm-qgic2";
   interrupt-controller;
   #interrupt-cells = <0x3>;
   reg = <0xb000000 0x1000>, <0xb002000 0x1000>;
  };

  timer {
   compatible = "arm,armv8-timer";
   interrupts = <1 2 ((((1 << (4)) - 1) << 8) | 8)>,
         <1 3 ((((1 << (4)) - 1) << 8) | 8)>,
         <1 4 ((((1 << (4)) - 1) << 8) | 8)>,
         <1 1 ((((1 << (4)) - 1) << 8) | 8)>;
  };

  timer@b120000 {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   compatible = "arm,armv7-timer-mem";
   reg = <0xb120000 0x1000>;
   clock-frequency = <19200000>;

   frame@b120000 {
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 7 4>;
    reg = <0xb121000 0x1000>,
          <0xb122000 0x1000>;
   };

   frame@b123000 {
    frame-number = <1>;
    interrupts = <0 9 4>;
    reg = <0xb123000 0x1000>;
    status = "disabled";
   };

   frame@b124000 {
    frame-number = <2>;
    interrupts = <0 10 4>;
    reg = <0xb124000 0x1000>;
    status = "disabled";
   };

   frame@b125000 {
    frame-number = <3>;
    interrupts = <0 11 4>;
    reg = <0xb125000 0x1000>;
    status = "disabled";
   };

   frame@b126000 {
    frame-number = <4>;
    interrupts = <0 12 4>;
    reg = <0xb126000 0x1000>;
    status = "disabled";
   };

   frame@b127000 {
    frame-number = <5>;
    interrupts = <0 13 4>;
    reg = <0xb127000 0x1000>;
    status = "disabled";
   };

   frame@b128000 {
    frame-number = <6>;
    interrupts = <0 14 4>;
    reg = <0xb128000 0x1000>;
    status = "disabled";
   };
  };

  gcc: gcc@1800000 {
   compatible = "qcom,gcc-ipq8074";
   reg = <0x1800000 0x80000>;
   #clock-cells = <0x1>;
   #reset-cells = <0x1>;
  };

  blsp1_uart5: serial@78b3000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x78b3000 0x200>;
   interrupts = <0 308 4>;
   clocks = <&gcc 38>,
     <&gcc 21>;
   clock-names = "core", "iface";
   status = "disabled";
  };
 };

 cpus {
  #address-cells = <0x1>;
  #size-cells = <0x0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x0>;
   next-level-cache = <&L2_0>;
   enable-method = "psci";
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   enable-method = "psci";
   reg = <0x1>;
   next-level-cache = <&L2_0>;
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   enable-method = "psci";
   reg = <0x2>;
   next-level-cache = <&L2_0>;
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   enable-method = "psci";
   reg = <0x3>;
   next-level-cache = <&L2_0>;
  };

  L2_0: l2-cache {
   compatible = "cache";
   cache-level = <0x2>;
  };
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 (((1 << (4)) - 1) << 8)>;
 };

 clocks {
  sleep_clk: sleep_clk {
   compatible = "fixed-clock";
   clock-frequency = <32000>;
   #clock-cells = <0>;
  };

  xo: xo {
   compatible = "fixed-clock";
   clock-frequency = <19200000>;
   #clock-cells = <0>;
  };
 };
};
# 14 "../arch/arm64/boot/dts/qcom/ipq8074-hk01.dts" 2

/ {
 #address-cells = <0x2>;
 #size-cells = <0x2>;
 model = "Qualcomm Technologies, Inc. IPQ8074-HK01";
 compatible = "qcom,ipq8074-hk01", "qcom,ipq8074";
 interrupt-parent = <&intc>;

 aliases {
  serial0 = &blsp1_uart5;
 };

 chosen {
  stdout-path = "serial0";
 };

 memory {
  device_type = "memory";
  reg = <0x0 0x40000000 0x0 0x20000000>;
 };

 soc {
  pinctrl@1000000 {
   serial_4_pins: serial4_pinmux {
    mux {
     pins = "gpio23", "gpio24";
     function = "blsp4_uart1";
     bias-disable;
    };
   };
  };

  serial@78b3000 {
   pinctrl-0 = <&serial_4_pins>;
   pinctrl-names = "default";
   status = "ok";
  };
 };
};
