CORE_CLK_SRC_DPLL	,	V_12
dd	,	V_29
omap2_cm_read_mod_reg	,	F_4
omap2_dpllcore_round_rate	,	F_5
mult	,	V_22
mult_div1_reg	,	V_33
to_clk_hw_omap	,	F_9
valid_rate	,	V_23
DOWN_VARIABLE_DPLL	,	F_6
PLL_MOD	,	V_4
omap2_set_prcm	,	F_13
omap2_get_dpll_rate	,	F_3
curr_prcm_set	,	V_13
hw	,	V_16
dpll_core_ck	,	V_3
high	,	V_9
omap2_dpllcore_recalc	,	F_7
u32	,	T_1
mult_mask	,	V_34
cm_clksel2_pll	,	V_37
core_clk_src	,	V_11
clk	,	V_20
omap2xxx_sdrc_reprogram	,	F_10
xtal_speed	,	V_36
CORE_CLK_SRC_32K	,	V_7
core_clk	,	V_1
WARN	,	F_17
SDRC_RFR_CTRL_BYPASS	,	V_39
dpll_speed	,	V_14
__ffs	,	F_12
cur_rate	,	V_21
prcm_config	,	V_26
cm_clksel1_pll	,	V_32
base_sdrc_rfr	,	V_38
clk_hw_omap	,	V_19
OMAP24XX_CORE_CLK_SRC_MASK	,	V_6
omap2xxx_clkt_dpllcore_init	,	F_16
omap2xxx_sdrc_dll_is_unlocked	,	F_15
"dpll_core_ck already set - should never happen"	,	L_1
div1_mask	,	V_35
tmpset	,	V_27
omap2xxx_sdrc_init_params	,	F_14
parent_rate	,	V_17
omap2xxx_clk_get_core_rate	,	F_1
low	,	V_10
rate	,	V_18
omap2_reprogram_dpllcore	,	F_8
__raw_readl	,	F_11
CORE_CLK_SRC_DPLL_X2	,	V_30
clk_hw	,	V_15
dpll_data	,	V_28
WARN_ON	,	F_2
done_rate	,	V_24
target_rate	,	V_8
bypass	,	V_25
EINVAL	,	V_31
CM_CLKSEL2	,	V_5
v	,	V_2
