Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Nov 14 00:11:50 2024
| Host         : eecs-digital-28 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (1)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: rx_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.551        0.000                      0                   56        0.203        0.000                      0                   56        0.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
gclk   {0.000 4.000}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                1.551        0.000                      0                   56        0.203        0.000                      0                   56        0.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        1.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 mssc/segment_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=5.000ns})
  Destination:            mssc/segment_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=5.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (gclk rise@5.000ns - gclk rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.704ns (23.744%)  route 2.261ns (76.256%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 9.833 - 5.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    tx_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  tx_clk_OBUF_BUFG_inst/O
                         net (fo=29, estimated)       1.612     5.120    mssc/CLK
    SLICE_X62Y68         FDRE                                         r  mssc/segment_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  mssc/segment_counter_reg[12]/Q
                         net (fo=3, estimated)        0.748     6.324    mssc/segment_counter_reg[12]
    SLICE_X63Y66         LUT3 (Prop_lut3_I0_O)        0.124     6.448 f  mssc/segment_counter[0]_i_3/O
                         net (fo=1, estimated)        0.831     7.279    mssc/segment_counter[0]_i_3_n_0
    SLICE_X63Y66         LUT5 (Prop_lut5_I1_O)        0.124     7.403 r  mssc/segment_counter[0]_i_1/O
                         net (fo=17, estimated)       0.682     8.085    mssc/segment_counter[0]_i_1_n_0
    SLICE_X62Y66         FDRE                                         r  mssc/segment_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.370 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873     8.244    tx_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.335 r  tx_clk_OBUF_BUFG_inst/O
                         net (fo=29, estimated)       1.498     9.833    mssc/CLK
    SLICE_X62Y66         FDRE                                         r  mssc/segment_counter_reg[4]/C
                         clock pessimism              0.268    10.100    
                         clock uncertainty           -0.035    10.065    
    SLICE_X62Y66         FDRE (Setup_fdre_C_R)       -0.429     9.636    mssc/segment_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.636    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                  1.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 mssc/segment_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=5.000ns})
  Destination:            mssc/segment_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=5.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.300%)  route 0.145ns (50.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    tx_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.066 r  tx_clk_OBUF_BUFG_inst/O
                         net (fo=29, estimated)       0.584     1.650    mssc/CLK
    SLICE_X63Y67         FDRE                                         r  mssc/segment_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     1.791 r  mssc/segment_state_reg[2]/Q
                         net (fo=2, estimated)        0.145     1.936    mssc/p_0_in[3]
    SLICE_X63Y68         FDRE                                         r  mssc/segment_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    tx_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.300 r  tx_clk_OBUF_BUFG_inst/O
                         net (fo=29, estimated)       0.852     2.152    mssc/CLK
    SLICE_X63Y68         FDRE                                         r  mssc/segment_state_reg[3]/C
                         clock pessimism             -0.489     1.663    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.070     1.733    mssc/segment_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  tx_clk_OBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X62Y65   mssc/segment_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X62Y65   mssc/segment_counter_reg[0]/C



