#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Mon Jan 13 18:33:45 2025
# Process ID: 528
# Current directory: D:/Vivado/TTCS2/TX_UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16604 D:\Vivado\TTCS2\TX_UART\TX_UART.xpr
# Log file: D:/Vivado/TTCS2/TX_UART/vivado.log
# Journal file: D:/Vivado/TTCS2/TX_UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/TTCS2/TX_UART/TX_UART.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1113.566 ; gain = 0.000
update_compile_order -fileset sources_1
import_files -norecurse D:/Vivado/TTCS2/RX_UART/RX_UART.srcs/sources_1/new/SHIFT_REG.vhd
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : <D:\Vivado\TTCS2\TX_UART\TX_UART.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1228.938 ; gain = 85.371
update_compile_order -fileset sources_1
open_bd_design {D:/Vivado/TTCS2/TX_UART/TX_UART.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type module -reference SHIFT_REG SHIFT_REG_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
save_bd_design
Wrote  : <D:\Vivado\TTCS2\TX_UART\TX_UART.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Vivado/TTCS2/TX_UART/TX_UART.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property top FSM [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_arch Behavioral [current_fileset]
set_property top_file D:/Vivado/TTCS2/TX_UART/TX_UART.srcs/sources_1/imports/new/FSM.vhd [current_fileset]
update_compile_order -fileset sources_1
set_property top tb_FSM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/TTCS2/TX_UART/TX_UART.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/TTCS2/TX_UART/TX_UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/TTCS2/TX_UART/TX_UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/TTCS2/TX_UART/TX_UART.srcs/sources_1/imports/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/TTCS2/TX_UART/TX_UART.srcs/sim_1/imports/new/tb_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_FSM'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/TTCS2/TX_UART/TX_UART.sim/sim_1/behav/xsim'
"xelab -wto dab57ccb45f54d4188ff26fb9d080981 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_FSM_behav xil_defaultlib.tb_FSM -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dab57ccb45f54d4188ff26fb9d080981 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_FSM_behav xil_defaultlib.tb_FSM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.COUNTER [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_fsm
Built simulation snapshot tb_FSM_behav

****** Webtalk v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/TTCS2/TX_UART/TX_UART.sim/sim_1/behav/xsim/xsim.dir/tb_FSM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 13 18:38:40 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/TTCS2/TX_UART/TX_UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FSM_behav -key {Behavioral:sim_1:Functional:tb_FSM} -tclbatch {tb_FSM.tcl} -protoinst "protoinst_files/TX_design.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/TX_design.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/TX_design.protoinst for the following reason(s):
There are no instances of module "TX_design" in the design.

Time resolution is 1 ps
source tb_FSM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FSM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1290.391 ; gain = 37.953
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_FSM/uut}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/TTCS2/TX_UART/TX_UART.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/TTCS2/TX_UART/TX_UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/TTCS2/TX_UART/TX_UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_FSM_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/TTCS2/TX_UART/TX_UART.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/TTCS2/TX_UART/TX_UART.sim/sim_1/behav/xsim'
"xelab -wto dab57ccb45f54d4188ff26fb9d080981 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_FSM_behav xil_defaultlib.tb_FSM -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dab57ccb45f54d4188ff26fb9d080981 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_FSM_behav xil_defaultlib.tb_FSM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator v2020.2.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/TX_design.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/TX_design.protoinst for the following reason(s):
There are no instances of module "TX_design" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1297.359 ; gain = 1.969
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 13 20:09:12 2025...
