#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Oct 30 16:23:57 2019
# Process ID: 5494
# Current directory: /home/sergaljerk/Module_5
# Command line: vivado
# Log file: /home/sergaljerk/Module_5/vivado.log
# Journal file: /home/sergaljerk/Module_5/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/sergaljerk/Module_5/m5/m5.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/sergaljerk/Module_5/m5/m5.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {/home/sergaljerk/Module_5/ip_repo/PWM_CONTROLLER_1.0 /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv user.org:user:SW_BTN_INTERFACE:1.0 SW_BTN_INTERFACE_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/SW_BTN_INTERFACE_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins SW_BTN_INTERFACE_0/S00_AXI]
startgroup
make_bd_pins_external  [get_bd_pins SW_BTN_INTERFACE_0/i_BTN] [get_bd_pins SW_BTN_INTERFACE_0/i_SW]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_nets i_BTN_0_1]
regenerate_bd_layout
delete_bd_objs [get_bd_ports i_BTN_0]
ipx::edit_ip_in_project -upgrade true -name PWM_CONTROLLER_v1_0_project -directory /home/sergaljerk/Module_5/m5/m5.tmp/PWM_CONTROLLER_v1_0_project /home/sergaljerk/Module_5/ip_repo/PWM_CONTROLLER_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 8 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/sergaljerk/Module_5/ip_repo/PWM_CONTROLLER_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:PWM_CONTROLLER:1.0 [get_ips  design_1_PWM_CONTROLLER_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_PWM_CONTROLLER_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/sergaljerk/Module_5/m5/m5.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/sergaljerk/Module_5/m5/m5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/sergaljerk/Module_5/m5/m5.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/sergaljerk/Module_5/m5/m5.ip_user_files/sim_scripts -ip_user_files_dir /home/sergaljerk/Module_5/m5/m5.ip_user_files -ipstatic_source_dir /home/sergaljerk/Module_5/m5/m5.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/sergaljerk/Module_5/m5/m5.cache/compile_simlib/modelsim} {questa=/home/sergaljerk/Module_5/m5/m5.cache/compile_simlib/questa} {ies=/home/sergaljerk/Module_5/m5/m5.cache/compile_simlib/ies} {xcelium=/home/sergaljerk/Module_5/m5/m5.cache/compile_simlib/xcelium} {vcs=/home/sergaljerk/Module_5/m5/m5.cache/compile_simlib/vcs} {riviera=/home/sergaljerk/Module_5/m5/m5.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_nets i_SW_0_1] [get_bd_cells SW_BTN_INTERFACE_0]
regenerate_bd_layout
delete_bd_objs [get_bd_ports i_SW_0]
ipx::edit_ip_in_project -upgrade true -name PWM_CONTROLLER_v1_0_project -directory /home/sergaljerk/Module_5/m5/m5.tmp/PWM_CONTROLLER_v1_0_project /home/sergaljerk/Module_5/ip_repo/PWM_CONTROLLER_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/sergaljerk/Module_5/ip_repo/PWM_CONTROLLER_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:PWM_CONTROLLER:1.0 [get_ips  design_1_PWM_CONTROLLER_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_PWM_CONTROLLER_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/sergaljerk/Module_5/m5/m5.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/sergaljerk/Module_5/m5/m5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/sergaljerk/Module_5/m5/m5.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/sergaljerk/Module_5/m5/m5.ip_user_files/sim_scripts -ip_user_files_dir /home/sergaljerk/Module_5/m5/m5.ip_user_files -ipstatic_source_dir /home/sergaljerk/Module_5/m5/m5.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/sergaljerk/Module_5/m5/m5.cache/compile_simlib/modelsim} {questa=/home/sergaljerk/Module_5/m5/m5.cache/compile_simlib/questa} {ies=/home/sergaljerk/Module_5/m5/m5.cache/compile_simlib/ies} {xcelium=/home/sergaljerk/Module_5/m5/m5.cache/compile_simlib/xcelium} {vcs=/home/sergaljerk/Module_5/m5/m5.cache/compile_simlib/vcs} {riviera=/home/sergaljerk/Module_5/m5/m5.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
connect_bd_net [get_bd_pins PWM_CONTROLLER_0/o_PWM_PULSE_WINDOW_VAL_1] [get_bd_pins DUTY_CYCLE_0/i_PULSE_WINDOW]
connect_bd_net [get_bd_pins PWM_CONTROLLER_0/o_PWM_PULSE_WINDOW_VAL_2] [get_bd_pins DUTY_CYCLE_1/i_PULSE_WINDOW]
connect_bd_net [get_bd_pins PWM_CONTROLLER_0/o_PWM_PULSE_WINDOW_VAL_3] [get_bd_pins DUTY_CYCLE_2/i_PULSE_WINDOW]
connect_bd_net [get_bd_pins PWM_CONTROLLER_0/o_PWM_PULSE_WINDOW_VAL_4] [get_bd_pins DUTY_CYCLE_3/i_PULSE_WINDOW]
report_ip_status -name ip_status 
save_bd_design
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {PWM_CONTROLLER_0_o_EN }]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {PWM_CONTROLLER_0_o_PWM_FREQ_VAL_1 PWM_CONTROLLER_0_o_EN PWM_CONTROLLER_0_o_PWM_DC_VAL_1 }]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets PWM_CONTROLLER_0_o_PWM_FREQ_VAL_1] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets PWM_CONTROLLER_0_o_PWM_DC_VAL_1] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets PWM_CONTROLLER_0_o_EN] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
report_ip_status -name ip_status 
save_bd_design
startgroup
set_property -dict [list CONFIG.C_BRAM_CNT {2} CONFIG.C_PROBE2_WIDTH {32} CONFIG.C_PROBE1_WIDTH {32} CONFIG.C_PROBE0_WIDTH {4} CONFIG.C_PROBE2_MU_CNT {3} CONFIG.C_PROBE1_MU_CNT {3} CONFIG.C_PROBE0_MU_CNT {3} CONFIG.ALL_PROBE_SAME_MU {true} CONFIG.ALL_PROBE_SAME_MU_CNT {3} CONFIG.C_NUM_MONITOR_SLOTS {0} CONFIG.C_MON_TYPE {NATIVE} CONFIG.C_PROBE_WIDTH_PROPAGATION {MANUAL}] [get_bd_cells system_ila_0]
endgroup
disconnect_bd_net /PWM_CONTROLLER_0_o_PWM_FREQ_VAL_1 [get_bd_pins system_ila_0/probe0]
disconnect_bd_net /PWM_CONTROLLER_0_o_PWM_DC_VAL_1 [get_bd_pins system_ila_0/probe1]
disconnect_bd_net /PWM_CONTROLLER_0_o_EN [get_bd_pins system_ila_0/probe2]
startgroup
connect_bd_net [get_bd_pins system_ila_0/probe0] [get_bd_pins PWM_CONTROLLER_0/o_EN]
connect_bd_net [get_bd_pins PWM_CONTROLLER_0/o_EN] [get_bd_pins system_ila_0/probe2]
endgroup
disconnect_bd_net /PWM_CONTROLLER_0_o_EN [get_bd_pins system_ila_0/probe2]
connect_bd_net [get_bd_pins system_ila_0/probe1] [get_bd_pins PWM_CONTROLLER_0/o_PWM_PULSE_WINDOW_VAL_1]
connect_bd_net [get_bd_pins system_ila_0/probe2] [get_bd_pins PWM_CONTROLLER_0/o_PWM_DC_VAL_1]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 14
wait_on_run impl_1
report_ip_status -name ip_status 
file copy -force /home/sergaljerk/Module_5/m5/m5.runs/impl_1/design_1_wrapper.sysdef /home/sergaljerk/Module_5/m5/m5.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/sergaljerk/Module_5/m5/m5.sdk -hwspec /home/sergaljerk/Module_5/m5/m5.sdk/design_1_wrapper.hdf
