var pairs =
{
"loc":{"hdl":1,"site_name":1,"attributes":1,"attribute":1,"preference":1,"string":1,"pin_name":1,"output_vector":1,"inreg":1,"r2c9d":1}
,"hdl":{"attribute":1}
,"site_name":{"pin":1}
,"pin":{"pos":1}
,"specifies":{"site":1}
,"site":{"location":1,"specified":1,"name":1,"run":1}
,"location":{"component":1}
,"component":{"created":1,"map":1,"preference":1,"site":1,"cannot":1}
,"created":{"block":1}
,"block":{"mapped":1}
,"mapped":{"attached":1,"together":1,"map":1,"single":1}
,"attached":{"multiple":1,"anything":1,"combinational":1}
,"multiple":{"blocks":1}
,"blocks":{"indicates":1,"mapped":1,"plcs":1,"loc":1}
,"indicates":{"blocks":1}
,"together":{"specified":1,"possible":1}
,"specified":{"site":1}
,"device":{"mapped":1,"support":1}
,"map":{"design":1,"first":1,"groups":1,"writes":1}
,"design":{"process":1}
,"process":{"map":1}
,"first":{"maps":1}
,"maps":{"blocks":1}
,"plcs":{"without":1,"loc":1}
,"without":{"looking":1}
,"looking":{"loc":1}
,"attributes":{"tries":1,"hdl":1}
,"tries":{"merge":1}
,"merge":{"plcs":1}
,"attribute":{"single":1,"cannot":1,"attached":1,"overrides":1,"loc":1,"pin_name":1,"rst":1,"inreg":1}
,"single":{"plc":1,"component":1}
,"plc":{"assigns":1,"site":1}
,"assigns":{"plc":1}
,"name":{"blocks":1}
,"cannot":{"mapped":1,"unplaced":1}
,"groups":{"together":1}
,"encounters":{"loc":1}
,"preference":{"map":1,"component":1,"file":1,"locks":1,"loc":1}
,"writes":{"locate":1}
,"locate":{"preference":1}
,"file":{"locate":1}
,"locks":{"component":1}
,"run":{"par":1}
,"par":{"component":1}
,"unplaced":{"moved":1}
,"moved":{"swapped":1}
,"swapped":{"deleted":1}
,"anything":{"end":1}
,"end":{"cell":1,"logic":1}
,"cell":{"clocks":1,"doing":1}
,"clocks":{"internal":1}
,"internal":{"flip-flops":1}
,"flip-flops":{"attached":1}
,"combinational":{"logic":1}
,"logic":{"end":1,"cell":1}
,"doing":{"fail":1}
,"fail":{"generate":1}
,"generate":{"locate":1}
,"overrides":{"register":1}
,"register":{"ordering":1,"packing":1}
,"vhdl":{"syntax":1,"example":1}
,"string":{"attribute":1}
,"pin_name":{"signal":1,"loc":1,"synthesis":1}
,"signal":{"site_name":1,"r2c9d":1}
,"example":{"code":1}
,"output_vector":{"signal":1}
,"verilog":{"syntax":1,"example":1}
,"syntax":{"precision":1,"synplify":1}
,"pragma":{"attribute":1}
,"code":{"precision":1,"synplify":1,"register":1}
,"rst":{"loc":1,"synthesis":1}
,"pintype":{"pin_name":1}
,"synthesis":{"loc":1}
,"input":{"rst":1}
,"following":{"examples":1}
,"examples":{"show":1}
,"show":{"slice":1}
,"slice":{"locations":1}
,"locations":{"packing":1}
,"packing":{"registers":1,"precision":1}
,"inreg":{"signal":1,"loc":1}
,"r2c9d":{"r2c9d":1,"r2c8d":1}
,"r2c8d":{"r2c8d":1,"r2c7d":1}
,"r2c7d":{"r2c7d":1,"r2c6d":1}
,"r2c6d":{"r2c6d":1,"r2c5d":1}
,"r2c5d":{"r2c5d":1,"r2c4d":1}
,"r2c4d":{"r2c4d":1,"r2c3d":1}
,"r2c3d":{"r2c3d":1,"r2c2d":1}
,"r2c2d":{"r2c2d":1}
,"conflicting":{"iobuf":1}
,"iobuf":{"constraints":1}
,"adding":{"fpga":1}
,"fpga":{"attributes":1}
}
;Search.control.loadWordPairs(pairs);
