// Seed: 15223791
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    output supply0 id_3
);
  wor  id_5;
  wire id_6;
  specify
    (id_7 => id_8) = (id_7(id_2 < 1): 1'b0 : id_7, id_1 < 1'b0 - id_8  : id_5  : id_7);
    (id_9 => id_10) = (id_8, !id_7);
    if ("") (negedge id_11 => (id_12 +: 1)) = (1, 1);
  endspecify
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output supply0 id_2,
    output supply1 id_3,
    input wor id_4
    , id_9,
    output tri0 id_5,
    input wire id_6
    , id_10,
    input supply1 id_7
);
  id_11(
      .id_0(), .id_1(id_3)
  ); module_0(
      id_2, id_6, id_1, id_2
  );
endmodule
