

================================================================
== Vitis HLS Report for 'operation'
================================================================
* Date:           Sat Jun 22 22:38:55 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ALU_sys_HDL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2018|     2018|  20.180 us|  20.180 us|  2018|  2018|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                  |                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                     Instance                     |                 Module                 |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_operation_Pipeline_l_operation_fu_42          |operation_Pipeline_l_operation          |     1011|     1011|  10.110 us|  10.110 us|  1011|  1011|       no|
        |grp_operation_Pipeline_s_operation_data_op_fu_51  |operation_Pipeline_s_operation_data_op  |     1002|     1002|  10.020 us|  10.020 us|  1002|  1002|       no|
        +--------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     150|    241|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     73|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     158|    314|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                     |                 Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |grp_operation_Pipeline_l_operation_fu_42          |operation_Pipeline_l_operation          |        0|   0|  127|  166|    0|
    |grp_operation_Pipeline_s_operation_data_op_fu_51  |operation_Pipeline_s_operation_data_op  |        0|   0|   23|   75|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |Total                                             |                                        |        0|   0|  150|  241|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ALU_operation_read   |   9|          2|    1|          2|
    |ALU_operation_write  |   9|          2|    1|          2|
    |ap_NS_fsm            |  37|          7|    1|          7|
    |m_axi_gmem3_ARVALID  |   9|          2|    1|          2|
    |m_axi_gmem3_RREADY   |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  73|         15|    5|         15|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                             | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                      |  6|   0|    6|          0|
    |grp_operation_Pipeline_l_operation_fu_42_ap_start_reg          |  1|   0|    1|          0|
    |grp_operation_Pipeline_s_operation_data_op_fu_51_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                          |  8|   0|    8|          0|
    +---------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|          operation|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|          operation|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|          operation|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|          operation|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|          operation|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|          operation|  return value|
|m_axi_gmem3_AWVALID         |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWREADY         |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWADDR          |  out|   64|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWID            |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWLEN           |  out|   32|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWSIZE          |  out|    3|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWBURST         |  out|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWLOCK          |  out|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWCACHE         |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWPROT          |  out|    3|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWQOS           |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWREGION        |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWUSER          |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WVALID          |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WREADY          |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WDATA           |  out|   32|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WSTRB           |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WLAST           |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WID             |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WUSER           |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARVALID         |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARREADY         |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARADDR          |  out|   64|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARID            |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARLEN           |  out|   32|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARSIZE          |  out|    3|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARBURST         |  out|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARLOCK          |  out|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARCACHE         |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARPROT          |  out|    3|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARQOS           |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARREGION        |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARUSER          |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RVALID          |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RREADY          |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RDATA           |   in|   32|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RLAST           |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RID             |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RFIFONUM        |   in|    9|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RUSER           |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RRESP           |   in|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BVALID          |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BREADY          |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BRESP           |   in|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BID             |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BUSER           |   in|    1|       m_axi|              gmem3|       pointer|
|op                          |   in|   64|     ap_none|                 op|        scalar|
|ALU_operation_MEM_address0  |  out|   10|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_ce0       |  out|    1|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_we0       |  out|    1|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_d0        |  out|   32|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_dout          |   in|   32|     ap_fifo|      ALU_operation|       pointer|
|ALU_operation_empty_n       |   in|    1|     ap_fifo|      ALU_operation|       pointer|
|ALU_operation_read          |  out|    1|     ap_fifo|      ALU_operation|       pointer|
|ALU_operation_din           |  out|   32|     ap_fifo|      ALU_operation|       pointer|
|ALU_operation_full_n        |   in|    1|     ap_fifo|      ALU_operation|       pointer|
|ALU_operation_write         |  out|    1|     ap_fifo|      ALU_operation|       pointer|
+----------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%op_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %op" [ALU_sys_HDL/core.cpp:81->ALU_sys_HDL/core.cpp:106]   --->   Operation 7 'read' 'op_read' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 8 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [2/2] (3.52ns)   --->   "%call_ln81 = call void @operation_Pipeline_l_operation, i64 %op_read, i32 %gmem3, i32 %ALU_operation" [ALU_sys_HDL/core.cpp:81->ALU_sys_HDL/core.cpp:106]   --->   Operation 9 'call' 'call_ln81' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln81 = call void @operation_Pipeline_l_operation, i64 %op_read, i32 %gmem3, i32 %ALU_operation" [ALU_sys_HDL/core.cpp:81->ALU_sys_HDL/core.cpp:106]   --->   Operation 10 'call' 'call_ln81' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%empty_37 = wait i32 @_ssdm_op_Wait"   --->   Operation 11 'wait' 'empty_37' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 12 [1/1] (0.00ns)   --->   "%empty_38 = wait i32 @_ssdm_op_Wait"   --->   Operation 12 'wait' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @operation_Pipeline_s_operation_data_op, i32 %ALU_operation_MEM, i32 %ALU_operation"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 1000, void @empty_25, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @operation_Pipeline_s_operation_data_op, i32 %ALU_operation_MEM, i32 %ALU_operation"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 21 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ op]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ALU_operation_MEM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ALU_operation]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
op_read           (read         ) [ 0011000]
empty             (wait         ) [ 0000000]
call_ln81         (call         ) [ 0000000]
empty_37          (wait         ) [ 0000000]
empty_38          (wait         ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
call_ln0          (call         ) [ 0000000]
ret_ln0           (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="op">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ALU_operation_MEM">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ALU_operation_MEM"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ALU_operation">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ALU_operation"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operation_Pipeline_l_operation"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operation_Pipeline_s_operation_data_op"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="op_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="64" slack="0"/>
<pin id="38" dir="0" index="1" bw="64" slack="0"/>
<pin id="39" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_operation_Pipeline_l_operation_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="64" slack="1"/>
<pin id="45" dir="0" index="2" bw="32" slack="0"/>
<pin id="46" dir="0" index="3" bw="32" slack="0"/>
<pin id="47" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln81/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_operation_Pipeline_s_operation_data_op_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="0" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="0"/>
<pin id="54" dir="0" index="2" bw="32" slack="0"/>
<pin id="55" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="59" class="1005" name="op_read_reg_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="64" slack="1"/>
<pin id="61" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="op_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="50"><net_src comp="6" pin="0"/><net_sink comp="42" pin=3"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="51" pin=2"/></net>

<net id="62"><net_src comp="36" pin="2"/><net_sink comp="59" pin=0"/></net>

<net id="63"><net_src comp="59" pin="1"/><net_sink comp="42" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem3 | {}
	Port: ALU_operation_MEM | {5 6 }
	Port: ALU_operation | {2 3 }
 - Input state : 
	Port: operation : gmem3 | {2 3 }
	Port: operation : op | {1 }
	Port: operation : ALU_operation_MEM | {}
	Port: operation : ALU_operation | {5 6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|
| Operation|                  Functional Unit                 |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|
|   call   |     grp_operation_Pipeline_l_operation_fu_42     |    75   |    97   |
|          | grp_operation_Pipeline_s_operation_data_op_fu_51 |    20   |    26   |
|----------|--------------------------------------------------|---------|---------|
|   read   |                op_read_read_fu_36                |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|   Total  |                                                  |    95   |   123   |
|----------|--------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|op_read_reg_59|   64   |
+--------------+--------+
|     Total    |   64   |
+--------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   95   |   123  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   64   |    -   |
+-----------+--------+--------+
|   Total   |   159  |   123  |
+-----------+--------+--------+
