$date
	Mon Nov 22 16:14:52 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! q [3:0] $end
$var wire 1 " Q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$scope module a $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 % q3 $end
$var wire 1 & q2 $end
$var wire 1 ' q1 $end
$var wire 1 " q $end
$scope module a $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var reg 1 ' q $end
$upscope $end
$scope module b $end
$var wire 1 # clk $end
$var wire 1 ' d $end
$var reg 1 & q $end
$upscope $end
$scope module c $end
$var wire 1 # clk $end
$var wire 1 & d $end
$var reg 1 % q $end
$upscope $end
$scope module d1 $end
$var wire 1 # clk $end
$var wire 1 % d $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$scope module b $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 4 ( q [3:0] $end
$scope module aa $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var reg 1 ) q $end
$upscope $end
$scope module bb $end
$var wire 1 # clk $end
$var wire 1 * d $end
$var reg 1 + q $end
$upscope $end
$scope module cc $end
$var wire 1 # clk $end
$var wire 1 , d $end
$var reg 1 - q $end
$upscope $end
$scope module dd $end
$var wire 1 # clk $end
$var wire 1 . d $end
$var reg 1 / q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
0.
0-
0,
0+
1*
1)
b1000 (
1'
0&
0%
1$
0#
0"
b1000 !
$end
#5
1#
#10
1,
0*
1+
b100 !
b100 (
0)
1&
0'
0#
0$
#15
1#
#20
1*
0,
1.
1'
0&
1%
1)
0+
b1010 !
b1010 (
1-
0#
1$
#25
1#
#30
0.
1,
0*
1/
0-
1+
b101 !
b101 (
0)
1"
0%
1&
0'
0#
0$
#35
1#
#40
0,
1.
0&
1%
0"
0+
1-
b10 !
b10 (
0/
0#
#45
1#
#50
0.
1/
b1 !
b1 (
0-
1"
0%
0#
#55
1#
#60
0"
b0 !
b0 (
0/
0#
#65
1#
#70
0#
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
#105
1#
#110
0#
#115
1#
#120
0#
