#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0xaaaaee132040 .scope module, "rx_path_tb" "rx_path_tb" 2 2;
 .timescale -12 -12;
P_0xaaaaee139490 .param/l "BANKS" 0 2 5, +C4<00000000000000000000000000001001>;
P_0xaaaaee1394d0 .param/l "BANK_WIDTH" 1 2 29, +C4<00000000000000000000000000000100>;
P_0xaaaaee139510 .param/l "EL_GATES" 0 2 16, +C4<00000000000000000000000000000010>;
P_0xaaaaee139550 .param/l "HI_THRESHOLD" 0 2 10, +C4<00000000000000000000000001001011>;
P_0xaaaaee139590 .param/l "LO_THRESHOLD" 0 2 11, +C4<00000000000000000000000001000110>;
P_0xaaaaee1395d0 .param/l "NUM_DATA" 0 2 24, +C4<00000000000000000000000111110100>;
P_0xaaaaee139610 .param/l "NUM_JUNK" 0 2 22, +C4<00000000000000000000000011001000>;
P_0xaaaaee139650 .param/l "NUM_PREA" 0 2 23, +C4<00000000000000000000000001010000>;
P_0xaaaaee139690 .param/l "NUM_ZERO" 0 2 25, +C4<000000000000000000000000000101001>;
P_0xaaaaee1396d0 .param/l "ONE_IN_X_FLIPPED" 0 2 19, +C4<00000000000000000000000000011001>;
P_0xaaaaee139710 .param/l "PREAMBLE" 0 2 20, C4<00000000000000001111111111110000011111000000000011111100000000000000001111111111>;
P_0xaaaaee139750 .param/l "PREAMBLE_MAX_LENGTH" 0 2 9, +C4<00000000000000000000000001010000>;
P_0xaaaaee139790 .param/l "PRE_CORR_WIDTH" 1 2 31, +C4<00000000000000000000000000000111>;
P_0xaaaaee1397d0 .param/l "SAMPLING_N" 0 2 6, +C4<00000000000000000000000000000010>;
P_0xaaaaee139810 .param/l "SCALING_BITS" 0 2 12, +C4<00000000000000000000000000001010>;
P_0xaaaaee139850 .param/l "SEED" 0 2 26, +C4<00000000000000000000000000001010>;
P_0xaaaaee139890 .param/l "SEND_DATA" 1 2 41, C4<10>;
P_0xaaaaee1398d0 .param/l "SEND_JUNK" 1 2 41, C4<00>;
P_0xaaaaee139910 .param/l "SEND_PREA" 1 2 41, C4<01>;
P_0xaaaaee139950 .param/l "SEND_ZERO" 1 2 41, C4<11>;
P_0xaaaaee139990 .param/l "SYMBOL_MAX_LENGTH" 0 2 15, +C4<00000000000000000000000000001101>;
P_0xaaaaee1399d0 .param/l "SYM_CORR_WIDTH" 1 2 30, +C4<00000000000000000000000000000100>;
P_0xaaaaee139a10 .param/l "SYM_PERIOD" 0 2 21, C4<1011>;
L_0xaaaaee169750 .functor AND 1, v0xaaaaee024600_0, L_0xaaaaee169660, C4<1>, C4<1>;
L_0xaaaaee169ae0 .functor AND 1, L_0xaaaaee1698b0, L_0xaaaaee1699a0, C4<1>, C4<1>;
L_0xaaaaee169bf0 .functor AND 1, L_0xaaaaee169ae0, v0xaaaaee024600_0, C4<1>, C4<1>;
L_0xaaaaee169ed0 .functor AND 1, L_0xaaaaee169d00, L_0xaaaaee169da0, C4<1>, C4<1>;
L_0xaaaaee169fe0 .functor AND 1, L_0xaaaaee169ed0, v0xaaaaee024600_0, C4<1>, C4<1>;
v0xaaaaee1529f0_0 .net *"_s12", 0 0, L_0xaaaaee1698b0;  1 drivers
L_0xffff841539a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaee152ad0_0 .net/2u *"_s14", 1 0, L_0xffff841539a8;  1 drivers
v0xaaaaee152bb0_0 .net *"_s16", 0 0, L_0xaaaaee1699a0;  1 drivers
v0xaaaaee152c80_0 .net *"_s18", 0 0, L_0xaaaaee169ae0;  1 drivers
v0xaaaaee152d40_0 .net *"_s22", 0 0, L_0xaaaaee169d00;  1 drivers
L_0xffff841539f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0xaaaaee152e00_0 .net/2u *"_s24", 1 0, L_0xffff841539f0;  1 drivers
v0xaaaaee152ee0_0 .net *"_s26", 0 0, L_0xaaaaee169da0;  1 drivers
v0xaaaaee152fa0_0 .net *"_s28", 0 0, L_0xaaaaee169ed0;  1 drivers
L_0xffff84153960 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaee153060_0 .net/2u *"_s6", 1 0, L_0xffff84153960;  1 drivers
v0xaaaaee1531d0_0 .net *"_s8", 0 0, L_0xaaaaee169660;  1 drivers
v0xaaaaee153290_0 .var "clk", 0 0;
v0xaaaaee153330_0 .net "encoder_rst", 0 0, L_0xaaaaee169bf0;  1 drivers
v0xaaaaee1533d0_0 .net "fm0", 0 0, v0xaaaaee0225a0_0;  1 drivers
v0xaaaaee1534a0_0 .var "in_dat", 0 0;
v0xaaaaee153570_0 .var "next_state", 1 0;
v0xaaaaee153610_0 .net "out_dat", 0 0, L_0xaaaaedffe760;  1 drivers
v0xaaaaee1536e0_0 .net "out_vld", 0 0, L_0xaaaaedffe9c0;  1 drivers
v0xaaaaee1538c0_0 .var "preamble", 79 0;
v0xaaaaee153960_0 .var "prev_state", 1 0;
v0xaaaaee153a20_0 .var/queue "queue";
v0xaaaaee153ae0_0 .net "queue_rst", 0 0, L_0xaaaaee169fe0;  1 drivers
v0xaaaaee153ba0_0 .var/i "seed", 31 0;
v0xaaaaee153c80_0 .var "send_bit", 0 0;
v0xaaaaee153d50_0 .var/i "send_count", 31 0;
v0xaaaaee153e10_0 .net "send_rdy", 0 0, L_0xaaaaee1691b0;  1 drivers
v0xaaaaee153ee0_0 .var "send_state", 1 0;
v0xaaaaee153fa0_0 .net "send_strobe", 0 0, v0xaaaaee024600_0;  1 drivers
E_0xaaaaee002940 .event edge, v0xaaaaee153ee0_0, v0xaaaaee153d50_0;
L_0xaaaaee169660 .cmp/eq 2, v0xaaaaee153ee0_0, L_0xffff84153960;
L_0xaaaaee1698b0 .cmp/ne 2, v0xaaaaee153570_0, v0xaaaaee153ee0_0;
L_0xaaaaee1699a0 .cmp/eq 2, v0xaaaaee153570_0, L_0xffff841539a8;
L_0xaaaaee169d00 .cmp/ne 2, v0xaaaaee153570_0, v0xaaaaee153ee0_0;
L_0xaaaaee169da0 .cmp/eq 2, v0xaaaaee153570_0, L_0xffff841539f0;
S_0xaaaaee0f7410 .scope module, "fm0_encoder_u1" "fm0_encoder" 2 81, 3 1 0, S_0xaaaaee132040;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "sym_period"
    .port_info 3 /INPUT 1 "in_bit"
    .port_info 4 /OUTPUT 1 "in_rdy"
    .port_info 5 /OUTPUT 1 "out_fm0"
    .port_info 6 /INPUT 1 "out_rdy"
P_0xaaaaee1389d0 .param/l "S1" 1 3 11, C4<00>;
P_0xaaaaee138a10 .param/l "S2" 1 3 12, C4<01>;
P_0xaaaaee138a50 .param/l "S3" 1 3 13, C4<10>;
P_0xaaaaee138a90 .param/l "S4" 1 3 14, C4<11>;
L_0xaaaaee1691b0 .functor AND 1, L_0xaaaaee169270, L_0xaaaaee169750, C4<1>, C4<1>;
v0xaaaaee1052b0_0 .net *"_s0", 31 0, L_0xaaaaee169020;  1 drivers
v0xaaaaee102cd0_0 .net *"_s10", 31 0, L_0xaaaaee169110;  1 drivers
v0xaaaaee0fbfd0_0 .net *"_s12", 0 0, L_0xaaaaee169270;  1 drivers
L_0xffff84153888 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee128760_0 .net *"_s3", 27 0, L_0xffff84153888;  1 drivers
L_0xffff84153a38 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v0xaaaaee125fa0_0 .net *"_s4", 31 0, L_0xffff84153a38;  1 drivers
L_0xffff841538d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaee121110_0 .net/2u *"_s8", 31 0, L_0xffff841538d0;  1 drivers
v0xaaaaee12af70_0 .net "clk", 0 0, v0xaaaaee153290_0;  1 drivers
v0xaaaaee022260_0 .var "curr_symbol", 1 0;
v0xaaaaee022340_0 .net "in_bit", 0 0, v0xaaaaee153c80_0;  1 drivers
v0xaaaaee022400_0 .net "in_rdy", 0 0, L_0xaaaaee1691b0;  alias, 1 drivers
v0xaaaaee0224c0_0 .var "next_symbol", 1 0;
v0xaaaaee0225a0_0 .var "out_fm0", 0 0;
v0xaaaaee02fd60_0 .net "out_rdy", 0 0, L_0xaaaaee169750;  1 drivers
v0xaaaaee02fe20_0 .net "rst", 0 0, L_0xaaaaee169bf0;  alias, 1 drivers
v0xaaaaee02fee0_0 .var "sample_count", 3 0;
L_0xffff84153918 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0xaaaaee02ffc0_0 .net "sym_period", 3 0, L_0xffff84153918;  1 drivers
E_0xaaaaee005200 .event posedge, v0xaaaaee02fe20_0, v0xaaaaee12af70_0;
E_0xaaaaee005b80 .event edge, v0xaaaaee022260_0, v0xaaaaee022340_0, v0xaaaaee02fee0_0, v0xaaaaee02ffc0_0;
L_0xaaaaee169020 .concat [ 4 28 0 0], v0xaaaaee02fee0_0, L_0xffff84153888;
L_0xaaaaee169110 .arith/sub 32, L_0xffff84153a38, L_0xffff841538d0;
L_0xaaaaee169270 .cmp/eq 32, L_0xaaaaee169020, L_0xaaaaee169110;
S_0xaaaaee0f86e0 .scope module, "strb_gen_u1" "strb_gen" 2 74, 4 2 0, S_0xaaaaee132040;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "strobe"
P_0xaaaaee073330 .param/l "N" 0 4 3, +C4<00000000000000000000000000000010>;
v0xaaaaee0243e0_0 .net "clk", 0 0, v0xaaaaee153290_0;  alias, 1 drivers
v0xaaaaee0244a0_0 .var "counter", 0 0;
L_0xffff84153840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaee024560_0 .net "rst", 0 0, L_0xffff84153840;  1 drivers
v0xaaaaee024600_0 .var "strobe", 0 0;
E_0xaaaaee001b40 .event posedge, v0xaaaaee12af70_0;
S_0xaaaaee106ff0 .scope module, "top_u1" "top" 2 63, 5 1 0, S_0xaaaaee132040;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sys_clk"
    .port_info 1 /INPUT 1 "pmod1"
    .port_info 2 /INPUT 1 "pmod2"
    .port_info 3 /OUTPUT 1 "pmod3"
    .port_info 4 /OUTPUT 1 "pmod4"
    .port_info 5 /INPUT 1 "pmod7"
    .port_info 6 /INPUT 1 "pmod8"
    .port_info 7 /INPUT 1 "pmod9"
    .port_info 8 /INPUT 1 "pmod10"
P_0xaaaaee01dd30 .param/l "BANKS" 0 5 3, +C4<00000000000000000000000000001001>;
P_0xaaaaee01dd70 .param/l "BANK_WIDTH" 1 5 22, +C4<00000000000000000000000000000100>;
P_0xaaaaee01ddb0 .param/l "EL_GATES" 0 5 9, +C4<00000000000000000000000000000010>;
P_0xaaaaee01ddf0 .param/l "HI_THRESHOLD" 0 5 6, +C4<00000000000000000000000001001011>;
P_0xaaaaee01de30 .param/l "LO_THRESHOLD" 0 5 7, +C4<00000000000000000000000001000110>;
P_0xaaaaee01de70 .param/l "PREAMBLE_MAX_LENGTH" 0 5 4, +C4<00000000000000000000000001010000>;
P_0xaaaaee01deb0 .param/l "SAMPLING_N" 0 5 2, +C4<00000000000000000000000000000010>;
P_0xaaaaee01def0 .param/l "SCALING_BITS" 0 5 8, +C4<00000000000000000000000000001010>;
P_0xaaaaee01df30 .param/l "SYMBOL_MAX_LENGTH" 0 5 5, +C4<00000000000000000000000000001101>;
L_0xaaaaedfff800 .functor BUFZ 1, v0xaaaaee1534a0_0, C4<0>, C4<0>, C4<0>;
L_0xffff841537f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xaaaaedffee80 .functor BUFZ 1, L_0xffff841537f8, C4<0>, C4<0>, C4<0>;
L_0xaaaaedffe760 .functor BUFZ 1, L_0xaaaaee168760, C4<0>, C4<0>, C4<0>;
L_0xaaaaedffe9c0 .functor BUFZ 1, v0xaaaaedfa8270_0, C4<0>, C4<0>, C4<0>;
L_0xaaaaedfff0e0 .functor BUFZ 1, v0xaaaaee153290_0, C4<0>, C4<0>, C4<0>;
v0xaaaaee1513c0_0 .net "bits_detector_out_dat", 0 0, L_0xaaaaee168760;  1 drivers
v0xaaaaee1514d0_0 .net "bits_detector_out_vld", 0 0, v0xaaaaedfa8270_0;  1 drivers
v0xaaaaee1515e0_0 .net "clk", 0 0, L_0xaaaaedfff0e0;  1 drivers
v0xaaaaee151680_0 .net "crc16_chk", 0 0, L_0xaaaaee168b50;  1 drivers
v0xaaaaee151720_0 .net "crc16_val", 15 0, v0xaaaaedfa75a0_0;  1 drivers
v0xaaaaee151810_0 .net "crc5_chk", 0 0, L_0xaaaaee168e90;  1 drivers
v0xaaaaee1518b0_0 .net "crc5_val", 4 0, v0xaaaaedfa12f0_0;  1 drivers
o0xffff8419d818 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaee151980_0 .net "ctrl_fsm_out_dat", 0 0, o0xffff8419d818;  0 drivers
o0xffff8419d848 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaee151a50_0 .net "ctrl_fsm_out_vld", 0 0, o0xffff8419d848;  0 drivers
v0xaaaaee151b20_0 .net "frequency_bank", 3 0, L_0xaaaaee165020;  1 drivers
v0xaaaaee151bc0_0 .net "pmod1", 0 0, v0xaaaaee1534a0_0;  1 drivers
o0xffff8419f7c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaee151c60_0 .net "pmod10", 0 0, o0xffff8419f7c8;  0 drivers
v0xaaaaee151d00_0 .net "pmod2", 0 0, L_0xffff841537f8;  1 drivers
v0xaaaaee151da0_0 .net "pmod3", 0 0, L_0xaaaaedffe760;  alias, 1 drivers
v0xaaaaee151e40_0 .net "pmod4", 0 0, L_0xaaaaedffe9c0;  alias, 1 drivers
o0xffff8419f888 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaee151ee0_0 .net "pmod7", 0 0, o0xffff8419f888;  0 drivers
o0xffff8419f8b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaee151fa0_0 .net "pmod8", 0 0, o0xffff8419f8b8;  0 drivers
o0xffff8419f8e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaee152170_0 .net "pmod9", 0 0, o0xffff8419f8e8;  0 drivers
v0xaaaaee152230_0 .net "preamble_detector_out_dat", 0 0, v0xaaaaee14aea0_0;  1 drivers
v0xaaaaee1522d0_0 .net "preamble_detector_out_vld", 0 0, v0xaaaaee14fdb0_0;  1 drivers
v0xaaaaee152370_0 .net "rst", 0 0, L_0xaaaaedffee80;  1 drivers
v0xaaaaee152410_0 .net "rx_eof", 0 0, L_0xaaaaee164ec0;  1 drivers
v0xaaaaee1524b0_0 .net "rx_in", 0 0, L_0xaaaaedfff800;  1 drivers
v0xaaaaee152580_0 .net "rx_sof", 0 0, L_0xaaaaee164ae0;  1 drivers
v0xaaaaee1526b0_0 .net "sampler_out_dat", 0 0, L_0xaaaaee135c30;  1 drivers
v0xaaaaee152750_0 .net "sampler_out_vld", 0 0, L_0xaaaaee135ca0;  1 drivers
v0xaaaaee1527f0_0 .net "sys_clk", 0 0, v0xaaaaee153290_0;  alias, 1 drivers
o0xffff8419d8a8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaee152890_0 .net "tx_sof", 0 0, o0xffff8419d8a8;  0 drivers
S_0xaaaaee107e90 .scope module, "bits_detector_u1" "bits_detector" 5 100, 6 1 0, S_0xaaaaee106ff0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /INPUT 4 "frequency_bank"
    .port_info 5 /OUTPUT 1 "out_dat"
    .port_info 6 /OUTPUT 1 "out_vld"
P_0xaaaaedf98bd0 .param/l "BANKS" 0 6 3, +C4<00000000000000000000000000001001>;
P_0xaaaaedf98c10 .param/l "BANK_WIDTH" 1 6 15, +C4<00000000000000000000000000000100>;
P_0xaaaaedf98c50 .param/l "CORR_WIDTH" 1 6 16, +C4<00000000000000000000000000000100>;
P_0xaaaaedf98c90 .param/l "EL_GATES" 0 6 4, +C4<00000000000000000000000000000010>;
P_0xaaaaedf98cd0 .param/l "ERLY" 1 6 49, C4<11>;
P_0xaaaaedf98d10 .param/l "LATE" 1 6 48, C4<01>;
P_0xaaaaedf98d50 .param/l "LENGTH" 0 6 2, +C4<00000000000000000000000000001101>;
P_0xaaaaedf98d90 .param/l "ONTIME" 1 6 47, C4<00>;
P_0xaaaaedf98dd0 .param/l "S1" 1 6 41, C4<00>;
P_0xaaaaedf98e10 .param/l "S2" 1 6 42, C4<01>;
P_0xaaaaedf98e50 .param/l "S3" 1 6 43, C4<10>;
P_0xaaaaedf98e90 .param/l "S4" 1 6 44, C4<11>;
L_0xaaaaee167820 .functor AND 1, L_0xaaaaee167930, v0xaaaaedf9e930_0, C4<1>, C4<1>;
L_0xaaaaee167dd0 .functor AND 1, L_0xaaaaee167c50, v0xaaaaedf9e930_0, C4<1>, C4<1>;
L_0xaaaaee1681b0 .functor AND 1, L_0xaaaaee1682c0, v0xaaaaedf9e930_0, C4<1>, C4<1>;
L_0xaaaaee168760 .functor OR 1, L_0xaaaaee168560, L_0xaaaaee168600, C4<0>, C4<0>;
v0xaaaaedf9d540_0 .net *"_s0", 31 0, L_0xaaaaee167490;  1 drivers
v0xaaaaedf9d640_0 .net *"_s10", 31 0, L_0xaaaaee167780;  1 drivers
v0xaaaaedf9d720_0 .net *"_s12", 0 0, L_0xaaaaee167930;  1 drivers
v0xaaaaedfabd40_0 .net *"_s16", 31 0, L_0xaaaaee167b10;  1 drivers
L_0xffff84153570 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaedfabe20_0 .net *"_s19", 24 0, L_0xffff84153570;  1 drivers
L_0xffff841535b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaedfabf50_0 .net/2u *"_s20", 31 0, L_0xffff841535b8;  1 drivers
v0xaaaaedfac030_0 .net *"_s22", 0 0, L_0xaaaaee167c50;  1 drivers
v0xaaaaedfac0f0_0 .net *"_s26", 31 0, L_0xaaaaee167e90;  1 drivers
L_0xffff84153600 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaedfa94a0_0 .net *"_s29", 24 0, L_0xffff84153600;  1 drivers
L_0xffff84153498 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaedfa9580_0 .net *"_s3", 24 0, L_0xffff84153498;  1 drivers
v0xaaaaedfa9660_0 .net *"_s30", 31 0, L_0xaaaaee167f80;  1 drivers
L_0xffff84153648 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaedfa9740_0 .net *"_s33", 24 0, L_0xffff84153648;  1 drivers
L_0xffff84153690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaedfa9820_0 .net/2u *"_s34", 31 0, L_0xffff84153690;  1 drivers
v0xaaaaedfad0f0_0 .net *"_s36", 31 0, L_0xaaaaee168110;  1 drivers
v0xaaaaedfad1d0_0 .net *"_s38", 0 0, L_0xaaaaee1682c0;  1 drivers
v0xaaaaedfad290_0 .net *"_s4", 31 0, L_0xaaaaee167690;  1 drivers
L_0xffff841536d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaaedfad370_0 .net/2u *"_s44", 1 0, L_0xffff841536d8;  1 drivers
v0xaaaaedfaa870_0 .net *"_s46", 0 0, L_0xaaaaee168560;  1 drivers
L_0xffff84153720 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0xaaaaedfaa930_0 .net/2u *"_s48", 1 0, L_0xffff84153720;  1 drivers
v0xaaaaedfaaa10_0 .net *"_s50", 0 0, L_0xaaaaee168600;  1 drivers
L_0xffff841534e0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaedfaaad0_0 .net *"_s7", 24 0, L_0xffff841534e0;  1 drivers
L_0xffff84153528 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaedfaabb0_0 .net/2u *"_s8", 31 0, L_0xffff84153528;  1 drivers
v0xaaaaedfb16f0_0 .var "bit_period", 6 0;
v0xaaaaedfb17d0_0 .var "bit_symbol", 1 0;
v0xaaaaedfb18b0_0 .net "clk", 0 0, L_0xaaaaedfff0e0;  alias, 1 drivers
v0xaaaaedfb1950_0 .net "corr_dat", 15 0, L_0xaaaaee1688b0;  1 drivers
v0xaaaaedfb19f0_0 .net "corr_vld", 0 0, v0xaaaaedf9e930_0;  1 drivers
v0xaaaaedfb1ac0 .array "correlator_lengths", 0 8, 3 0;
v0xaaaaedfae5c0_0 .var "count", 6 0;
v0xaaaaedfae680_0 .var "erly_corr", 15 0;
v0xaaaaedfae760_0 .net "erly_strobe", 0 0, L_0xaaaaee1681b0;  1 drivers
v0xaaaaedfae820_0 .net "frequency_bank", 3 0, L_0xaaaaee165020;  alias, 1 drivers
v0xaaaaedfae900_0 .var "frequency_bank_reg", 3 0;
v0xaaaaedfae9c0_0 .net "in_dat", 0 0, v0xaaaaee14aea0_0;  alias, 1 drivers
v0xaaaaedfb3040_0 .net "in_vld", 0 0, v0xaaaaee14fdb0_0;  alias, 1 drivers
v0xaaaaedfb3110_0 .var "late_corr", 15 0;
v0xaaaaedfb31b0_0 .net "late_strobe", 0 0, L_0xaaaaee167dd0;  1 drivers
v0xaaaaedfb3250_0 .var "max_sample", 1 0;
v0xaaaaedfb3330_0 .var "max_symbol", 1 0;
v0xaaaaedfb3410_0 .var "ontime_corr", 15 0;
v0xaaaaedfaff10_0 .net "ontime_strobe", 0 0, L_0xaaaaee167820;  1 drivers
v0xaaaaedfaffd0_0 .net "out_dat", 0 0, L_0xaaaaee168760;  alias, 1 drivers
v0xaaaaedfb0090_0 .net "out_vld", 0 0, v0xaaaaedfa8270_0;  alias, 1 drivers
v0xaaaaedfb0150_0 .net "rst", 0 0, L_0xaaaaee164ae0;  alias, 1 drivers
v0xaaaaedfb0220_0 .var "update_bit_period", 0 0;
v0xaaaaedfb02c0_0 .var "update_bit_symbol", 0 0;
v0xaaaaedfa8270_0 .var "valid", 0 0;
E_0xaaaaee029840 .event edge, v0xaaaaedfb17d0_0, v0xaaaaedfb3410_0, v0xaaaaedfae680_0, v0xaaaaedfb3110_0;
E_0xaaaaee0298b0 .event edge, v0xaaaaedfb3410_0;
L_0xaaaaee167490 .concat [ 7 25 0 0], v0xaaaaedfae5c0_0, L_0xffff84153498;
L_0xaaaaee167690 .concat [ 7 25 0 0], v0xaaaaedfb16f0_0, L_0xffff841534e0;
L_0xaaaaee167780 .arith/sub 32, L_0xaaaaee167690, L_0xffff84153528;
L_0xaaaaee167930 .cmp/eq 32, L_0xaaaaee167490, L_0xaaaaee167780;
L_0xaaaaee167b10 .concat [ 7 25 0 0], v0xaaaaedfae5c0_0, L_0xffff84153570;
L_0xaaaaee167c50 .cmp/eq 32, L_0xaaaaee167b10, L_0xffff841535b8;
L_0xaaaaee167e90 .concat [ 7 25 0 0], v0xaaaaedfae5c0_0, L_0xffff84153600;
L_0xaaaaee167f80 .concat [ 7 25 0 0], v0xaaaaedfb16f0_0, L_0xffff84153648;
L_0xaaaaee168110 .arith/sub 32, L_0xaaaaee167f80, L_0xffff84153690;
L_0xaaaaee1682c0 .cmp/eq 32, L_0xaaaaee167e90, L_0xaaaaee168110;
L_0xaaaaee168560 .cmp/eq 2, v0xaaaaedfb17d0_0, L_0xffff841536d8;
L_0xaaaaee168600 .cmp/eq 2, v0xaaaaedfb17d0_0, L_0xffff84153720;
S_0xaaaaee1091a0 .scope module, "bits_correlator_u1" "bits_correlator" 6 69, 7 1 0, S_0xaaaaee107e90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /INPUT 4 "frequency_bank"
    .port_info 5 /OUTPUT 16 "corr_dat"
    .port_info 6 /OUTPUT 1 "corr_vld"
P_0xaaaaee138580 .param/l "BANKS" 0 7 3, +C4<00000000000000000000000000001001>;
P_0xaaaaee1385c0 .param/l "BANK_WIDTH" 1 7 13, +C4<00000000000000000000000000000100>;
P_0xaaaaee138600 .param/l "CORR_WIDTH" 1 7 14, +C4<00000000000000000000000000000100>;
P_0xaaaaee138640 .param/l "LENGTH" 0 7 2, +C4<00000000000000000000000000001101>;
v0xaaaaedf606e0_0 .net "clk", 0 0, L_0xaaaaedfff0e0;  alias, 1 drivers
v0xaaaaedf9e850_0 .net "corr_dat", 15 0, L_0xaaaaee1688b0;  alias, 1 drivers
v0xaaaaedf9e930_0 .var "corr_vld", 0 0;
v0xaaaaedf9ea00 .array "correlator_coeffs", 0 8, 12 0;
v0xaaaaedf9ec30 .array "correlator_lengths", 0 8, 3 0;
v0xaaaaedf9c120_0 .net "frequency_bank", 3 0, v0xaaaaedfae900_0;  1 drivers
v0xaaaaedf9c200_0 .net "in_dat", 0 0, v0xaaaaee14aea0_0;  alias, 1 drivers
v0xaaaaedf9c2c0_0 .net "in_vld", 0 0, v0xaaaaee14fdb0_0;  alias, 1 drivers
v0xaaaaedf9c380_0 .var/i "j", 31 0;
v0xaaaaedf9fc20_0 .net "rst", 0 0, L_0xaaaaee164ae0;  alias, 1 drivers
v0xaaaaedf9fce0_0 .var "s1_correlation", 3 0;
v0xaaaaedf9fdc0_0 .var "s2_correlation", 3 0;
v0xaaaaedf9fea0_0 .var "s3_correlation", 3 0;
v0xaaaaedf9ff80_0 .var "s4_correlation", 3 0;
v0xaaaaedf9d380_0 .var "shift_register", 12 0;
v0xaaaaedf9ec30_0 .array/port v0xaaaaedf9ec30, 0;
v0xaaaaedf9ec30_1 .array/port v0xaaaaedf9ec30, 1;
E_0xaaaaedf60570/0 .event edge, v0xaaaaedf9c380_0, v0xaaaaedf9c120_0, v0xaaaaedf9ec30_0, v0xaaaaedf9ec30_1;
v0xaaaaedf9ec30_2 .array/port v0xaaaaedf9ec30, 2;
v0xaaaaedf9ec30_3 .array/port v0xaaaaedf9ec30, 3;
v0xaaaaedf9ec30_4 .array/port v0xaaaaedf9ec30, 4;
v0xaaaaedf9ec30_5 .array/port v0xaaaaedf9ec30, 5;
E_0xaaaaedf60570/1 .event edge, v0xaaaaedf9ec30_2, v0xaaaaedf9ec30_3, v0xaaaaedf9ec30_4, v0xaaaaedf9ec30_5;
v0xaaaaedf9ec30_6 .array/port v0xaaaaedf9ec30, 6;
v0xaaaaedf9ec30_7 .array/port v0xaaaaedf9ec30, 7;
v0xaaaaedf9ec30_8 .array/port v0xaaaaedf9ec30, 8;
E_0xaaaaedf60570/2 .event edge, v0xaaaaedf9ec30_6, v0xaaaaedf9ec30_7, v0xaaaaedf9ec30_8, v0xaaaaedf9fce0_0;
v0xaaaaedf9ea00_0 .array/port v0xaaaaedf9ea00, 0;
v0xaaaaedf9ea00_1 .array/port v0xaaaaedf9ea00, 1;
E_0xaaaaedf60570/3 .event edge, v0xaaaaedf9d380_0, v0xaaaaedf9fdc0_0, v0xaaaaedf9ea00_0, v0xaaaaedf9ea00_1;
v0xaaaaedf9ea00_2 .array/port v0xaaaaedf9ea00, 2;
v0xaaaaedf9ea00_3 .array/port v0xaaaaedf9ea00, 3;
v0xaaaaedf9ea00_4 .array/port v0xaaaaedf9ea00, 4;
v0xaaaaedf9ea00_5 .array/port v0xaaaaedf9ea00, 5;
E_0xaaaaedf60570/4 .event edge, v0xaaaaedf9ea00_2, v0xaaaaedf9ea00_3, v0xaaaaedf9ea00_4, v0xaaaaedf9ea00_5;
v0xaaaaedf9ea00_6 .array/port v0xaaaaedf9ea00, 6;
v0xaaaaedf9ea00_7 .array/port v0xaaaaedf9ea00, 7;
v0xaaaaedf9ea00_8 .array/port v0xaaaaedf9ea00, 8;
E_0xaaaaedf60570/5 .event edge, v0xaaaaedf9ea00_6, v0xaaaaedf9ea00_7, v0xaaaaedf9ea00_8, v0xaaaaedf9fea0_0;
E_0xaaaaedf60570/6 .event edge, v0xaaaaedf9ff80_0;
E_0xaaaaedf60570 .event/or E_0xaaaaedf60570/0, E_0xaaaaedf60570/1, E_0xaaaaedf60570/2, E_0xaaaaedf60570/3, E_0xaaaaedf60570/4, E_0xaaaaedf60570/5, E_0xaaaaedf60570/6;
E_0xaaaaedf60680 .event posedge, v0xaaaaedf606e0_0;
L_0xaaaaee1688b0 .concat [ 4 4 4 4], v0xaaaaedf9fce0_0, v0xaaaaedf9fdc0_0, v0xaaaaedf9fea0_0, v0xaaaaedf9ff80_0;
S_0xaaaaee10a4b0 .scope module, "crc16_u1" "crc16" 5 110, 8 5 0, S_0xaaaaee106ff0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /OUTPUT 16 "crc"
    .port_info 5 /OUTPUT 1 "chk"
P_0xaaaaee136ca0 .param/l "PRESET" 0 8 6, C4<1111111111111111>;
P_0xaaaaee136ce0 .param/l "RESIDUE" 0 8 7, C4<0001110100001111>;
L_0xaaaaee168a90 .functor XOR 1, L_0xaaaaee168760, L_0xaaaaee1689a0, C4<0>, C4<0>;
v0xaaaaedfa85e0_0 .net *"_s1", 0 0, L_0xaaaaee1689a0;  1 drivers
L_0xffff84153768 .functor BUFT 1, C4<0001110100001111>, C4<0>, C4<0>, C4<0>;
v0xaaaaedfa7380_0 .net/2u *"_s4", 15 0, L_0xffff84153768;  1 drivers
v0xaaaaedfa7460_0 .net "chk", 0 0, L_0xaaaaee168b50;  alias, 1 drivers
v0xaaaaedfa7500_0 .net "clk", 0 0, L_0xaaaaedfff0e0;  alias, 1 drivers
v0xaaaaedfa75a0_0 .var "crc", 15 0;
v0xaaaaedfa76d0_0 .net "in_dat", 0 0, L_0xaaaaee168760;  alias, 1 drivers
v0xaaaaedfa7770_0 .net "in_vld", 0 0, v0xaaaaedfa8270_0;  alias, 1 drivers
v0xaaaaedfa4250_0 .net "inv", 0 0, L_0xaaaaee168a90;  1 drivers
v0xaaaaedfa42f0_0 .net "rst", 0 0, L_0xaaaaee164ae0;  alias, 1 drivers
L_0xaaaaee1689a0 .part v0xaaaaedfa75a0_0, 15, 1;
L_0xaaaaee168b50 .cmp/eq 16, v0xaaaaedfa75a0_0, L_0xffff84153768;
S_0xaaaaee12fb50 .scope module, "crc5_u1" "crc5" 5 119, 9 5 0, S_0xaaaaee106ff0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /OUTPUT 5 "crc"
    .port_info 5 /OUTPUT 1 "chk"
P_0xaaaaee136dc0 .param/l "PRESET" 0 9 6, C4<01001>;
P_0xaaaaee136e00 .param/l "RESIDUE" 0 9 7, C4<00000>;
L_0xaaaaee168d80 .functor XOR 1, o0xffff8419d818, L_0xaaaaee168c90, C4<0>, C4<0>;
v0xaaaaedfa4600_0 .net *"_s1", 0 0, L_0xaaaaee168c90;  1 drivers
L_0xffff841537b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0xaaaaedfa10d0_0 .net/2u *"_s4", 4 0, L_0xffff841537b0;  1 drivers
v0xaaaaedfa11b0_0 .net "chk", 0 0, L_0xaaaaee168e90;  alias, 1 drivers
v0xaaaaedfa1250_0 .net "clk", 0 0, L_0xaaaaedfff0e0;  alias, 1 drivers
v0xaaaaedfa12f0_0 .var "crc", 4 0;
v0xaaaaedfa1420_0 .net "in_dat", 0 0, o0xffff8419d818;  alias, 0 drivers
v0xaaaaedfa5ba0_0 .net "in_vld", 0 0, o0xffff8419d848;  alias, 0 drivers
v0xaaaaedfa5c60_0 .net "inv", 0 0, L_0xaaaaee168d80;  1 drivers
v0xaaaaedfa5d20_0 .net "rst", 0 0, o0xffff8419d8a8;  alias, 0 drivers
L_0xaaaaee168c90 .part v0xaaaaedfa12f0_0, 4, 1;
L_0xaaaaee168e90 .cmp/eq 5, v0xaaaaedfa12f0_0, L_0xffff841537b0;
S_0xaaaaedfa2a70 .scope module, "preamble_detector_u1" "preamble_detector" 5 84, 10 1 0, S_0xaaaaee106ff0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /OUTPUT 1 "out_dat"
    .port_info 5 /OUTPUT 1 "out_vld"
    .port_info 6 /OUTPUT 4 "frequency_bank"
    .port_info 7 /OUTPUT 1 "preamble_detected"
    .port_info 8 /OUTPUT 1 "postamble_detected"
P_0xaaaaedfa2bf0 .param/l "BANKS" 0 10 3, +C4<00000000000000000000000000001001>;
P_0xaaaaedfa2c30 .param/l "BANK_WIDTH" 1 10 19, +C4<00000000000000000000000000000100>;
P_0xaaaaedfa2c70 .param/l "CORR_WIDTH" 1 10 20, +C4<00000000000000000000000000000111>;
P_0xaaaaedfa2cb0 .param/l "COUNT_WIDTH" 1 10 21, +C4<00000000000000000000000000001111>;
P_0xaaaaedfa2cf0 .param/l "DATA_STATE" 1 10 25, C4<10>;
P_0xaaaaedfa2d30 .param/l "FIND_STATE" 1 10 24, C4<01>;
P_0xaaaaedfa2d70 .param/l "HI_THRESHOLD" 0 10 4, +C4<00000000000000000000000001001011>;
P_0xaaaaedfa2db0 .param/l "IDLE_STATE" 1 10 23, C4<00>;
P_0xaaaaedfa2df0 .param/l "LENGTH" 0 10 2, +C4<00000000000000000000000001010000>;
P_0xaaaaedfa2e30 .param/l "LO_THRESHOLD" 0 10 5, +C4<00000000000000000000000001000110>;
P_0xaaaaedfa2e70 .param/l "SCALING_BITS" 0 10 6, +C4<00000000000000000000000000001010>;
L_0xaaaaee164ae0 .functor AND 1, L_0xaaaaee164860, L_0xaaaaee164950, C4<1>, C4<1>;
L_0xaaaaee164ec0 .functor AND 1, L_0xaaaaee164bf0, L_0xaaaaee164d30, C4<1>, C4<1>;
L_0xaaaaee165020 .functor BUFZ 4, v0xaaaaee14f920_0, C4<0000>, C4<0000>, C4<0000>;
L_0xaaaaee166590 .functor OR 1, L_0xaaaaee166350, L_0xaaaaee166440, C4<0>, C4<0>;
L_0xaaaaee166650 .functor AND 1, L_0xaaaaee135ca0, L_0xaaaaee166590, C4<1>, C4<1>;
L_0xaaaaee166840 .functor AND 1, L_0xaaaaee166650, L_0xaaaaee166710, C4<1>, C4<1>;
L_0xaaaaee166b80 .functor AND 1, L_0xaaaaee166940, L_0xaaaaee166ae0, C4<1>, C4<1>;
L_0xaaaaee166a70 .functor AND 1, L_0xaaaaee166ce0, L_0xaaaaee166e50, C4<1>, C4<1>;
L_0xaaaaee167330 .functor AND 1, L_0xaaaaee1670c0, L_0xaaaaee167240, C4<1>, C4<1>;
v0xaaaaee14cdb0_0 .net *"_s0", 31 0, L_0xaaaaee1542c0;  1 drivers
L_0xffff841530a8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee14ceb0_0 .net *"_s11", 24 0, L_0xffff841530a8;  1 drivers
L_0xffff841530f0 .functor BUFT 1, C4<00000000000000000000000001000110>, C4<0>, C4<0>, C4<0>;
v0xaaaaee14cf90_0 .net/2u *"_s12", 31 0, L_0xffff841530f0;  1 drivers
L_0xffff84153138 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xaaaaee14d080_0 .net/2u *"_s16", 1 0, L_0xffff84153138;  1 drivers
v0xaaaaee14d160_0 .net *"_s18", 0 0, L_0xaaaaee164860;  1 drivers
L_0xffff84153180 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaee14d270_0 .net/2u *"_s20", 1 0, L_0xffff84153180;  1 drivers
v0xaaaaee14d350_0 .net *"_s22", 0 0, L_0xaaaaee164950;  1 drivers
L_0xffff841531c8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaee14d410_0 .net/2u *"_s26", 1 0, L_0xffff841531c8;  1 drivers
v0xaaaaee14d4f0_0 .net *"_s28", 0 0, L_0xaaaaee164bf0;  1 drivers
L_0xffff84153018 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee14d5b0_0 .net *"_s3", 24 0, L_0xffff84153018;  1 drivers
L_0xffff84153210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaaee14d690_0 .net/2u *"_s30", 1 0, L_0xffff84153210;  1 drivers
v0xaaaaee14d770_0 .net *"_s32", 0 0, L_0xaaaaee164d30;  1 drivers
L_0xffff841532a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaaee14d830_0 .net/2u *"_s38", 1 0, L_0xffff841532a0;  1 drivers
L_0xffff84153060 .functor BUFT 1, C4<00000000000000000000000001001011>, C4<0>, C4<0>, C4<0>;
v0xaaaaee14d910_0 .net/2u *"_s4", 31 0, L_0xffff84153060;  1 drivers
v0xaaaaee14d9f0_0 .net *"_s40", 0 0, L_0xaaaaee166350;  1 drivers
L_0xffff841532e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaaee14dab0_0 .net/2u *"_s42", 1 0, L_0xffff841532e8;  1 drivers
v0xaaaaee14db90_0 .net *"_s44", 0 0, L_0xaaaaee166440;  1 drivers
v0xaaaaee14dd60_0 .net *"_s46", 0 0, L_0xaaaaee166590;  1 drivers
v0xaaaaee14de20_0 .net *"_s48", 0 0, L_0xaaaaee166650;  1 drivers
v0xaaaaee14dee0_0 .net *"_s51", 0 0, L_0xaaaaee166710;  1 drivers
L_0xffff84153330 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaee14dfa0_0 .net/2u *"_s54", 1 0, L_0xffff84153330;  1 drivers
v0xaaaaee14e080_0 .net *"_s56", 0 0, L_0xaaaaee166940;  1 drivers
v0xaaaaee14e140_0 .net *"_s59", 0 0, L_0xaaaaee166ae0;  1 drivers
L_0xffff84153378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xaaaaee14e200_0 .net/2u *"_s62", 1 0, L_0xffff84153378;  1 drivers
v0xaaaaee14e2e0_0 .net *"_s64", 0 0, L_0xaaaaee166ce0;  1 drivers
L_0xffff841533c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaee14e3a0_0 .net/2u *"_s66", 1 0, L_0xffff841533c0;  1 drivers
v0xaaaaee14e480_0 .net *"_s68", 0 0, L_0xaaaaee166e50;  1 drivers
L_0xffff84153408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaaee14e540_0 .net/2u *"_s72", 1 0, L_0xffff84153408;  1 drivers
v0xaaaaee14e620_0 .net *"_s74", 0 0, L_0xaaaaee1670c0;  1 drivers
L_0xffff84153450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaaee14e6e0_0 .net/2u *"_s76", 1 0, L_0xffff84153450;  1 drivers
v0xaaaaee14e7c0_0 .net *"_s78", 0 0, L_0xaaaaee167240;  1 drivers
v0xaaaaee14e880_0 .net *"_s8", 31 0, L_0xaaaaee164530;  1 drivers
v0xaaaaee14e960_0 .net "above_thresh", 0 0, L_0xaaaaee1643c0;  1 drivers
v0xaaaaee14ec30_0 .net "all_zeros", 0 0, L_0xaaaaee165130;  1 drivers
v0xaaaaee14ecd0_0 .net "below_thresh", 0 0, L_0xaaaaee164670;  1 drivers
v0xaaaaee14ed70_0 .net "clk", 0 0, L_0xaaaaedfff0e0;  alias, 1 drivers
v0xaaaaee14ee10_0 .net "corr_dat", 62 0, v0xaaaaedf95f70_0;  1 drivers
v0xaaaaee14ef00_0 .net "corr_vld", 0 0, v0xaaaaedf96050_0;  1 drivers
v0xaaaaee14efd0_0 .var "count", 14 0;
v0xaaaaee14f070_0 .var "cur_bank", 3 0;
v0xaaaaee14f150_0 .var "cur_corr", 6 0;
v0xaaaaee14f230_0 .net "fifo_empty", 0 0, L_0xaaaaee1653d0;  1 drivers
v0xaaaaee14f300_0 .net "fifo_full", 0 0, L_0xaaaaee165730;  1 drivers
v0xaaaaee14f3d0_0 .net "fifo_jump", 0 0, L_0xaaaaee166a70;  1 drivers
v0xaaaaee14f4a0_0 .net "fifo_jump_error", 0 0, L_0xaaaaee166000;  1 drivers
v0xaaaaee14f570_0 .net "fifo_rst", 0 0, L_0xaaaaee167330;  1 drivers
v0xaaaaee14f640_0 .net "frequency_bank", 3 0, L_0xaaaaee165020;  alias, 1 drivers
v0xaaaaee14f710_0 .var/i "i", 31 0;
v0xaaaaee14f7b0_0 .net "in_dat", 0 0, L_0xaaaaee135c30;  alias, 1 drivers
v0xaaaaee14f850_0 .net "in_vld", 0 0, L_0xaaaaee135ca0;  alias, 1 drivers
v0xaaaaee14f920_0 .var "max_bank", 3 0;
v0xaaaaee14f9c0_0 .var "max_corr", 6 0;
v0xaaaaee14fa60_0 .var "next_count", 14 0;
v0xaaaaee14fb40_0 .var "next_state", 1 0;
v0xaaaaee14fc20_0 .var "offset", 14 0;
v0xaaaaee14fd10_0 .net "out_dat", 0 0, v0xaaaaee14aea0_0;  alias, 1 drivers
v0xaaaaee14fdb0_0 .var "out_vld", 0 0;
v0xaaaaee14fe50_0 .net "pop", 0 0, L_0xaaaaee166b80;  1 drivers
v0xaaaaee14fef0_0 .net "postamble_detected", 0 0, L_0xaaaaee164ec0;  alias, 1 drivers
v0xaaaaee14ff90_0 .net "preamble_detected", 0 0, L_0xaaaaee164ae0;  alias, 1 drivers
v0xaaaaee150030_0 .net "push", 0 0, L_0xaaaaee166840;  1 drivers
v0xaaaaee150100_0 .net "rst", 0 0, L_0xaaaaedffee80;  alias, 1 drivers
v0xaaaaee1501d0_0 .var "state", 1 0;
E_0xaaaaee138b20/0 .event edge, v0xaaaaee1501d0_0, v0xaaaaee14e960_0, v0xaaaaee14ecd0_0, v0xaaaaee14efd0_0;
E_0xaaaaee138b20/1 .event edge, v0xaaaaee14c7d0_0, v0xaaaaee0162a0_0;
E_0xaaaaee138b20 .event/or E_0xaaaaee138b20/0, E_0xaaaaee138b20/1;
E_0xaaaaedf99fb0 .event edge, v0xaaaaee14f710_0, v0xaaaaedf95f70_0, v0xaaaaee14f150_0;
L_0xaaaaee1542c0 .concat [ 7 25 0 0], v0xaaaaee14f150_0, L_0xffff84153018;
L_0xaaaaee1643c0 .cmp/ge 32, L_0xaaaaee1542c0, L_0xffff84153060;
L_0xaaaaee164530 .concat [ 7 25 0 0], v0xaaaaee14f150_0, L_0xffff841530a8;
L_0xaaaaee164670 .cmp/ge 32, L_0xffff841530f0, L_0xaaaaee164530;
L_0xaaaaee164860 .cmp/eq 2, v0xaaaaee1501d0_0, L_0xffff84153138;
L_0xaaaaee164950 .cmp/eq 2, v0xaaaaee14fb40_0, L_0xffff84153180;
L_0xaaaaee164bf0 .cmp/eq 2, v0xaaaaee1501d0_0, L_0xffff841531c8;
L_0xaaaaee164d30 .cmp/eq 2, v0xaaaaee14fb40_0, L_0xffff84153210;
L_0xaaaaee166350 .cmp/ne 2, v0xaaaaee1501d0_0, L_0xffff841532a0;
L_0xaaaaee166440 .cmp/ne 2, v0xaaaaee14fb40_0, L_0xffff841532e8;
L_0xaaaaee166710 .reduce/nor L_0xaaaaee165730;
L_0xaaaaee166940 .cmp/eq 2, v0xaaaaee1501d0_0, L_0xffff84153330;
L_0xaaaaee166ae0 .reduce/nor L_0xaaaaee1653d0;
L_0xaaaaee166ce0 .cmp/eq 2, v0xaaaaee1501d0_0, L_0xffff84153378;
L_0xaaaaee166e50 .cmp/eq 2, v0xaaaaee14fb40_0, L_0xffff841533c0;
L_0xaaaaee1670c0 .cmp/eq 2, v0xaaaaee1501d0_0, L_0xffff84153408;
L_0xaaaaee167240 .cmp/eq 2, v0xaaaaee14fb40_0, L_0xffff84153450;
S_0xaaaaedf9a010 .scope module, "preamble_correlator_u1" "preamble_correlator" 10 69, 11 1 0, S_0xaaaaedfa2a70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /OUTPUT 63 "corr_dat"
    .port_info 5 /OUTPUT 1 "corr_vld"
    .port_info 6 /OUTPUT 1 "all_zeros"
P_0xaaaaedfad410 .param/l "BANKS" 0 11 3, +C4<00000000000000000000000000001001>;
P_0xaaaaedfad450 .param/l "CORR_WIDTH" 1 11 14, +C4<00000000000000000000000000000111>;
P_0xaaaaedfad490 .param/l "LENGTH" 0 11 2, +C4<00000000000000000000000001010000>;
P_0xaaaaedfad4d0 .param/l "SCALING_BITS" 0 11 4, +C4<00000000000000000000000000001010>;
v0xaaaaee0161a0_0 .net *"_s1", 26 0, L_0xaaaaee165090;  1 drivers
v0xaaaaee0162a0_0 .net "all_zeros", 0 0, L_0xaaaaee165130;  alias, 1 drivers
v0xaaaaedf95de0_0 .net "clk", 0 0, L_0xaaaaedfff0e0;  alias, 1 drivers
v0xaaaaedf95eb0_0 .var "corr", 62 0;
v0xaaaaedf95f70_0 .var "corr_dat", 62 0;
v0xaaaaedf96050_0 .var "corr_vld", 0 0;
v0xaaaaedf96110 .array "correlator_coeffs", 0 8, 79 0;
v0xaaaaedf62e00 .array "correlator_lengths", 0 8, 6 0;
v0xaaaaedf63030 .array "correlator_scaling", 0 8, 9 0;
v0xaaaaee139ac0_0 .var/i "i", 31 0;
v0xaaaaee139ba0_0 .net "in_dat", 0 0, L_0xaaaaee135c30;  alias, 1 drivers
v0xaaaaee139c60_0 .net "in_vld", 0 0, L_0xaaaaee135ca0;  alias, 1 drivers
v0xaaaaee139d20_0 .var/i "j", 31 0;
v0xaaaaee139e00_0 .var "product", 242 0;
v0xaaaaee139ee0_0 .net "rst", 0 0, L_0xaaaaedffee80;  alias, 1 drivers
v0xaaaaee139fa0_0 .var "shift_register", 79 0;
v0xaaaaedf96110_0 .array/port v0xaaaaedf96110, 0;
E_0xaaaaee016030/0 .event edge, v0xaaaaee139ac0_0, v0xaaaaee139d20_0, v0xaaaaee139fa0_0, v0xaaaaedf96110_0;
v0xaaaaedf96110_1 .array/port v0xaaaaedf96110, 1;
v0xaaaaedf96110_2 .array/port v0xaaaaedf96110, 2;
v0xaaaaedf96110_3 .array/port v0xaaaaedf96110, 3;
v0xaaaaedf96110_4 .array/port v0xaaaaedf96110, 4;
E_0xaaaaee016030/1 .event edge, v0xaaaaedf96110_1, v0xaaaaedf96110_2, v0xaaaaedf96110_3, v0xaaaaedf96110_4;
v0xaaaaedf96110_5 .array/port v0xaaaaedf96110, 5;
v0xaaaaedf96110_6 .array/port v0xaaaaedf96110, 6;
v0xaaaaedf96110_7 .array/port v0xaaaaedf96110, 7;
v0xaaaaedf96110_8 .array/port v0xaaaaedf96110, 8;
E_0xaaaaee016030/2 .event edge, v0xaaaaedf96110_5, v0xaaaaedf96110_6, v0xaaaaedf96110_7, v0xaaaaedf96110_8;
v0xaaaaedf62e00_0 .array/port v0xaaaaedf62e00, 0;
v0xaaaaedf62e00_1 .array/port v0xaaaaedf62e00, 1;
v0xaaaaedf62e00_2 .array/port v0xaaaaedf62e00, 2;
v0xaaaaedf62e00_3 .array/port v0xaaaaedf62e00, 3;
E_0xaaaaee016030/3 .event edge, v0xaaaaedf62e00_0, v0xaaaaedf62e00_1, v0xaaaaedf62e00_2, v0xaaaaedf62e00_3;
v0xaaaaedf62e00_4 .array/port v0xaaaaedf62e00, 4;
v0xaaaaedf62e00_5 .array/port v0xaaaaedf62e00, 5;
v0xaaaaedf62e00_6 .array/port v0xaaaaedf62e00, 6;
v0xaaaaedf62e00_7 .array/port v0xaaaaedf62e00, 7;
E_0xaaaaee016030/4 .event edge, v0xaaaaedf62e00_4, v0xaaaaedf62e00_5, v0xaaaaedf62e00_6, v0xaaaaedf62e00_7;
v0xaaaaedf62e00_8 .array/port v0xaaaaedf62e00, 8;
v0xaaaaedf63030_0 .array/port v0xaaaaedf63030, 0;
v0xaaaaedf63030_1 .array/port v0xaaaaedf63030, 1;
E_0xaaaaee016030/5 .event edge, v0xaaaaedf62e00_8, v0xaaaaedf95eb0_0, v0xaaaaedf63030_0, v0xaaaaedf63030_1;
v0xaaaaedf63030_2 .array/port v0xaaaaedf63030, 2;
v0xaaaaedf63030_3 .array/port v0xaaaaedf63030, 3;
v0xaaaaedf63030_4 .array/port v0xaaaaedf63030, 4;
v0xaaaaedf63030_5 .array/port v0xaaaaedf63030, 5;
E_0xaaaaee016030/6 .event edge, v0xaaaaedf63030_2, v0xaaaaedf63030_3, v0xaaaaedf63030_4, v0xaaaaedf63030_5;
v0xaaaaedf63030_6 .array/port v0xaaaaedf63030, 6;
v0xaaaaedf63030_7 .array/port v0xaaaaedf63030, 7;
v0xaaaaedf63030_8 .array/port v0xaaaaedf63030, 8;
E_0xaaaaee016030/7 .event edge, v0xaaaaedf63030_6, v0xaaaaedf63030_7, v0xaaaaedf63030_8, v0xaaaaee139e00_0;
E_0xaaaaee016030 .event/or E_0xaaaaee016030/0, E_0xaaaaee016030/1, E_0xaaaaee016030/2, E_0xaaaaee016030/3, E_0xaaaaee016030/4, E_0xaaaaee016030/5, E_0xaaaaee016030/6, E_0xaaaaee016030/7;
L_0xaaaaee165090 .part v0xaaaaee139fa0_0, 0, 27;
L_0xaaaaee165130 .reduce/nor L_0xaaaaee165090;
S_0xaaaaee13a1a0 .scope module, "sync_fifo_u1" "sync_fifo" 10 113, 12 1 0, S_0xaaaaedfa2a70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 1 "rd_en"
    .port_info 4 /INPUT 1 "wr_data"
    .port_info 5 /OUTPUT 1 "rd_data"
    .port_info 6 /OUTPUT 1 "empty"
    .port_info 7 /OUTPUT 1 "full"
    .port_info 8 /INPUT 1 "jump"
    .port_info 9 /INPUT 15 "jump_value"
    .port_info 10 /OUTPUT 1 "jump_error"
P_0xaaaaee13a390 .param/l "ADDR_WIDTH" 0 12 2, +C4<00000000000000000000000000001111>;
P_0xaaaaee13a3d0 .param/l "DATA_WIDTH" 0 12 3, +C4<00000000000000000000000000000001>;
L_0xaaaaee165270 .functor XNOR 1, v0xaaaaee14c5b0_0, v0xaaaaee14cb90_0, C4<0>, C4<0>;
L_0xaaaaee1653d0 .functor AND 1, L_0xaaaaee165270, L_0xaaaaee1652e0, C4<1>, C4<1>;
L_0xaaaaee165530 .functor XOR 1, v0xaaaaee14c5b0_0, v0xaaaaee14cb90_0, C4<0>, C4<0>;
L_0xaaaaee165730 .functor AND 1, L_0xaaaaee165530, L_0xaaaaee165640, C4<1>, C4<1>;
L_0xaaaaee165d60 .functor XNOR 1, L_0xaaaaee165890, v0xaaaaee14cb90_0, C4<0>, C4<0>;
L_0xaaaaee166000 .functor AND 1, L_0xaaaaee165d60, L_0xaaaaee165ec0, C4<1>, C4<1>;
L_0xaaaaee166240 .functor AND 1, L_0xaaaaee166840, L_0xaaaaee1661a0, C4<1>, C4<1>;
v0xaaaaee14b300_0 .net *"_s0", 0 0, L_0xaaaaee165270;  1 drivers
v0xaaaaee14b3e0_0 .net *"_s15", 15 0, L_0xaaaaee165a20;  1 drivers
L_0xffff84153258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaee14b4c0_0 .net/2u *"_s17", 0 0, L_0xffff84153258;  1 drivers
v0xaaaaee14b5b0_0 .net *"_s19", 15 0, L_0xaaaaee165be0;  1 drivers
v0xaaaaee14b690_0 .net *"_s2", 0 0, L_0xaaaaee1652e0;  1 drivers
v0xaaaaee14b7a0_0 .net *"_s21", 15 0, L_0xaaaaee165cc0;  1 drivers
v0xaaaaee14b880_0 .net *"_s23", 0 0, L_0xaaaaee165d60;  1 drivers
v0xaaaaee14b940_0 .net *"_s25", 0 0, L_0xaaaaee165ec0;  1 drivers
v0xaaaaee14ba00_0 .net *"_s30", 0 0, L_0xaaaaee1661a0;  1 drivers
v0xaaaaee14bac0_0 .net *"_s6", 0 0, L_0xaaaaee165530;  1 drivers
v0xaaaaee14bb80_0 .net *"_s8", 0 0, L_0xaaaaee165640;  1 drivers
v0xaaaaee14bc40_0 .net "clk", 0 0, L_0xaaaaedfff0e0;  alias, 1 drivers
v0xaaaaee14bce0_0 .net "empty", 0 0, L_0xaaaaee1653d0;  alias, 1 drivers
v0xaaaaee14bda0_0 .net "full", 0 0, L_0xaaaaee165730;  alias, 1 drivers
v0xaaaaee14be60_0 .net "jump", 0 0, L_0xaaaaee166a70;  alias, 1 drivers
v0xaaaaee14bf20_0 .net "jump_error", 0 0, L_0xaaaaee166000;  alias, 1 drivers
v0xaaaaee14bfe0_0 .net "jump_ptr", 14 0, L_0xaaaaee165930;  1 drivers
v0xaaaaee14c1d0_0 .net "jump_value", 14 0, v0xaaaaee14fc20_0;  1 drivers
v0xaaaaee14c2b0_0 .net "jump_wrap", 0 0, L_0xaaaaee165890;  1 drivers
v0xaaaaee14c370_0 .net "rd_data", 0 0, v0xaaaaee14aea0_0;  alias, 1 drivers
v0xaaaaee14c430_0 .net "rd_en", 0 0, L_0xaaaaee166b80;  alias, 1 drivers
v0xaaaaee14c4f0_0 .var "rd_ptr", 14 0;
v0xaaaaee14c5b0_0 .var "rd_wrap", 0 0;
v0xaaaaee14c650_0 .net "rst", 0 0, L_0xaaaaee167330;  alias, 1 drivers
v0xaaaaee14c710_0 .net "wr_data", 0 0, L_0xaaaaee135c30;  alias, 1 drivers
v0xaaaaee14c7d0_0 .net "wr_en", 0 0, L_0xaaaaee166840;  alias, 1 drivers
v0xaaaaee14c890_0 .var "wr_en_reg", 0 0;
v0xaaaaee14c950_0 .var "wr_ptr", 14 0;
v0xaaaaee14ca10_0 .var "wr_ptr_reg", 14 0;
v0xaaaaee14cad0_0 .var "wr_wrap", 0 0;
v0xaaaaee14cb90_0 .var "wr_wrap_reg", 0 0;
L_0xaaaaee1652e0 .cmp/eq 15, v0xaaaaee14c4f0_0, v0xaaaaee14ca10_0;
L_0xaaaaee165640 .cmp/eq 15, v0xaaaaee14c4f0_0, v0xaaaaee14ca10_0;
L_0xaaaaee165890 .part L_0xaaaaee165cc0, 15, 1;
L_0xaaaaee165930 .part L_0xaaaaee165cc0, 0, 15;
L_0xaaaaee165a20 .concat [ 15 1 0 0], v0xaaaaee14c4f0_0, v0xaaaaee14c5b0_0;
L_0xaaaaee165be0 .concat [ 15 1 0 0], v0xaaaaee14fc20_0, L_0xffff84153258;
L_0xaaaaee165cc0 .arith/sum 16, L_0xaaaaee165a20, L_0xaaaaee165be0;
L_0xaaaaee165ec0 .cmp/ge 15, L_0xaaaaee165930, v0xaaaaee14ca10_0;
L_0xaaaaee1661a0 .reduce/nor L_0xaaaaee165730;
S_0xaaaaee13a690 .scope module, "sdp_1clk_bram_u1" "sdp_1clk_bram" 12 57, 13 1 0, S_0xaaaaee13a1a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 15 "rd_addr"
    .port_info 2 /INPUT 15 "wr_addr"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 1 "wr_data"
    .port_info 5 /OUTPUT 1 "rd_data"
P_0xaaaaee13a860 .param/l "ADDR_WIDTH" 0 13 2, +C4<00000000000000000000000000001111>;
P_0xaaaaee13a8a0 .param/l "DATA_WIDTH" 0 13 3, +C4<00000000000000000000000000000001>;
P_0xaaaaee13a8e0 .param/l "RAM_DEPTH" 1 13 12, +C4<00000000000000001000000000000000>;
v0xaaaaee13ab50_0 .net "clk", 0 0, L_0xaaaaedfff0e0;  alias, 1 drivers
v0xaaaaee13ac10 .array "ram", 0 32767, 0 0;
v0xaaaaee14adb0_0 .net "rd_addr", 14 0, v0xaaaaee14c4f0_0;  1 drivers
v0xaaaaee14aea0_0 .var "rd_data", 0 0;
v0xaaaaee14afb0_0 .net "wr_addr", 14 0, v0xaaaaee14c950_0;  1 drivers
v0xaaaaee14b0e0_0 .net "wr_data", 0 0, L_0xaaaaee135c30;  alias, 1 drivers
v0xaaaaee14b1a0_0 .net "wr_en", 0 0, L_0xaaaaee166240;  1 drivers
S_0xaaaaee150370 .scope module, "sampler_u1" "sampler" 5 70, 14 1 0, S_0xaaaaee106ff0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rx_in"
    .port_info 3 /OUTPUT 1 "out_dat"
    .port_info 4 /OUTPUT 1 "out_vld"
P_0xaaaaee150540 .param/l "N" 0 14 2, +C4<00000000000000000000000000000010>;
L_0xaaaaee135c30 .functor BUFZ 1, v0xaaaaee150f10_0, C4<0>, C4<0>, C4<0>;
L_0xaaaaee135ca0 .functor BUFZ 1, v0xaaaaee150c90_0, C4<0>, C4<0>, C4<0>;
v0xaaaaee150db0_0 .net "clk", 0 0, L_0xaaaaedfff0e0;  alias, 1 drivers
v0xaaaaee150e50_0 .var "ff1", 0 0;
v0xaaaaee150f10_0 .var "ff2", 0 0;
v0xaaaaee150fb0_0 .net "out_dat", 0 0, L_0xaaaaee135c30;  alias, 1 drivers
v0xaaaaee151050_0 .net "out_vld", 0 0, L_0xaaaaee135ca0;  alias, 1 drivers
v0xaaaaee151140_0 .net "rst", 0 0, L_0xaaaaedffee80;  alias, 1 drivers
v0xaaaaee1511e0_0 .net "rx_in", 0 0, L_0xaaaaedfff800;  alias, 1 drivers
v0xaaaaee1512a0_0 .net "sample_strobe", 0 0, v0xaaaaee150c90_0;  1 drivers
S_0xaaaaee1506a0 .scope module, "sample_strb_gen" "strb_gen" 14 18, 4 2 0, S_0xaaaaee150370;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "strobe"
P_0xaaaaee150890 .param/l "N" 0 4 3, +C4<00000000000000000000000000000010>;
v0xaaaaee1509d0_0 .net "clk", 0 0, L_0xaaaaedfff0e0;  alias, 1 drivers
v0xaaaaee150a90_0 .var "counter", 0 0;
v0xaaaaee150b70_0 .net "rst", 0 0, L_0xaaaaedffee80;  alias, 1 drivers
v0xaaaaee150c90_0 .var "strobe", 0 0;
    .scope S_0xaaaaee1506a0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaee150a90_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_0xaaaaee1506a0;
T_1 ;
    %wait E_0xaaaaedf60680;
    %load/vec4 v0xaaaaee150b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee150a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee150c90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xaaaaee150a90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaee150c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee150a90_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee150c90_0, 0;
    %load/vec4 v0xaaaaee150a90_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0xaaaaee150a90_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xaaaaee150370;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaee150e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaee150f10_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0xaaaaee150370;
T_3 ;
    %wait E_0xaaaaedf60680;
    %load/vec4 v0xaaaaee151140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee150e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee150f10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xaaaaee1511e0_0;
    %assign/vec4 v0xaaaaee150e50_0, 0;
    %load/vec4 v0xaaaaee150e50_0;
    %assign/vec4 v0xaaaaee150f10_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xaaaaedf9a010;
T_4 ;
    %pushi/vec4 0, 0, 80;
    %store/vec4 v0xaaaaee139fa0_0, 0, 80;
    %end;
    .thread T_4, $init;
    .scope S_0xaaaaedf9a010;
T_5 ;
    %vpi_call/w 11 28 "$readmemb", "../source/detect_preamble/correlator_coeffs.txt", v0xaaaaedf96110 {0 0 0};
    %vpi_call/w 11 29 "$readmemb", "../source/detect_preamble/correlator_lengths.txt", v0xaaaaedf62e00 {0 0 0};
    %vpi_call/w 11 30 "$readmemb", "../source/detect_preamble/correlator_scaling.txt", v0xaaaaedf63030 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xaaaaedf9a010;
T_6 ;
    %wait E_0xaaaaedf60680;
    %load/vec4 v0xaaaaee139ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 80;
    %assign/vec4 v0xaaaaee139fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaedf96050_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xaaaaee139c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0xaaaaee139fa0_0;
    %parti/s 79, 0, 2;
    %load/vec4 v0xaaaaee139ba0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaaee139fa0_0, 0;
T_6.2 ;
    %load/vec4 v0xaaaaee139c60_0;
    %assign/vec4 v0xaaaaedf96050_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaaaaedf9a010;
T_7 ;
    %wait E_0xaaaaee016030;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaee139ac0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0xaaaaee139ac0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0xaaaaee139ac0_0;
    %muli 7, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0xaaaaedf95eb0_0, 4, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaee139d20_0, 0, 32;
T_7.2 ;
    %load/vec4 v0xaaaaee139d20_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v0xaaaaee139fa0_0;
    %load/vec4 v0xaaaaee139d20_0;
    %part/s 1;
    %ix/getv/s 4, v0xaaaaee139ac0_0;
    %load/vec4a v0xaaaaedf96110, 4;
    %load/vec4 v0xaaaaee139d20_0;
    %part/s 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaaee139d20_0;
    %ix/getv/s 4, v0xaaaaee139ac0_0;
    %load/vec4a v0xaaaaedf62e00, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0xaaaaedf95eb0_0;
    %load/vec4 v0xaaaaee139ac0_0;
    %muli 7, 0, 32;
    %part/s 7;
    %addi 1, 0, 7;
    %load/vec4 v0xaaaaee139ac0_0;
    %muli 7, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0xaaaaedf95eb0_0, 4, 7;
T_7.4 ;
    %load/vec4 v0xaaaaee139d20_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaee139d20_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %load/vec4 v0xaaaaedf95eb0_0;
    %load/vec4 v0xaaaaee139ac0_0;
    %muli 7, 0, 32;
    %part/s 7;
    %pad/u 27;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/getv/s 4, v0xaaaaee139ac0_0;
    %load/vec4a v0xaaaaedf63030, 4;
    %pad/u 27;
    %mul;
    %load/vec4 v0xaaaaee139ac0_0;
    %muli 27, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0xaaaaee139e00_0, 4, 27;
    %load/vec4 v0xaaaaee139e00_0;
    %load/vec4 v0xaaaaee139ac0_0;
    %muli 27, 0, 32;
    %part/s 27;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 7;
    %load/vec4 v0xaaaaee139ac0_0;
    %muli 7, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0xaaaaedf95f70_0, 4, 7;
    %load/vec4 v0xaaaaee139ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaee139ac0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xaaaaee13a690;
T_8 ;
    %wait E_0xaaaaedf60680;
    %load/vec4 v0xaaaaee14adb0_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0xaaaaee13ac10, 4;
    %assign/vec4 v0xaaaaee14aea0_0, 0;
    %load/vec4 v0xaaaaee14b1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xaaaaee14b0e0_0;
    %load/vec4 v0xaaaaee14afb0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaee13ac10, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xaaaaee13a1a0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaee14c5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaee14cad0_0, 0, 1;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaee14c4f0_0, 0, 15;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaee14c950_0, 0, 15;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaee14cb90_0, 0, 1;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaee14ca10_0, 0, 15;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaee14c890_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xaaaaee13a1a0;
T_10 ;
    %wait E_0xaaaaedf60680;
    %load/vec4 v0xaaaaee14c650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %split/vec4 15;
    %assign/vec4 v0xaaaaee14c4f0_0, 0;
    %assign/vec4 v0xaaaaee14c5b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %split/vec4 15;
    %assign/vec4 v0xaaaaee14c950_0, 0;
    %assign/vec4 v0xaaaaee14cad0_0, 0;
    %pushi/vec4 0, 0, 16;
    %split/vec4 15;
    %assign/vec4 v0xaaaaee14ca10_0, 0;
    %assign/vec4 v0xaaaaee14cb90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xaaaaee14be60_0;
    %load/vec4 v0xaaaaee14bf20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0xaaaaee14c2b0_0;
    %load/vec4 v0xaaaaee14bfe0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 15;
    %assign/vec4 v0xaaaaee14c4f0_0, 0;
    %assign/vec4 v0xaaaaee14c5b0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0xaaaaee14c5b0_0;
    %load/vec4 v0xaaaaee14c4f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaaee14c430_0;
    %load/vec4 v0xaaaaee14bce0_0;
    %nor/r;
    %and;
    %pad/u 16;
    %add;
    %split/vec4 15;
    %assign/vec4 v0xaaaaee14c4f0_0, 0;
    %assign/vec4 v0xaaaaee14c5b0_0, 0;
T_10.3 ;
    %load/vec4 v0xaaaaee14cad0_0;
    %load/vec4 v0xaaaaee14c950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaaee14c7d0_0;
    %load/vec4 v0xaaaaee14bda0_0;
    %nor/r;
    %and;
    %pad/u 16;
    %add;
    %split/vec4 15;
    %assign/vec4 v0xaaaaee14c950_0, 0;
    %assign/vec4 v0xaaaaee14cad0_0, 0;
    %load/vec4 v0xaaaaee14cad0_0;
    %load/vec4 v0xaaaaee14c950_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 15;
    %assign/vec4 v0xaaaaee14ca10_0, 0;
    %assign/vec4 v0xaaaaee14cb90_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xaaaaedfa2a70;
T_11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaee1501d0_0, 0, 2;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaee14efd0_0, 0, 15;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaee14fc20_0, 0, 15;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xaaaaee14f9c0_0, 0, 7;
    %end;
    .thread T_11, $init;
    .scope S_0xaaaaedfa2a70;
T_12 ;
    %wait E_0xaaaaedf99fb0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaee14f070_0, 0, 4;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xaaaaee14f150_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaee14f710_0, 0, 32;
T_12.0 ;
    %load/vec4 v0xaaaaee14f710_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_12.1, 5;
    %load/vec4 v0xaaaaee14f150_0;
    %load/vec4 v0xaaaaee14ee10_0;
    %load/vec4 v0xaaaaee14f710_0;
    %muli 7, 0, 32;
    %part/s 7;
    %cmp/u;
    %jmp/0xz  T_12.2, 5;
    %load/vec4 v0xaaaaee14f710_0;
    %pad/s 4;
    %store/vec4 v0xaaaaee14f070_0, 0, 4;
    %load/vec4 v0xaaaaee14ee10_0;
    %load/vec4 v0xaaaaee14f710_0;
    %muli 7, 0, 32;
    %part/s 7;
    %store/vec4 v0xaaaaee14f150_0, 0, 7;
T_12.2 ;
    %load/vec4 v0xaaaaee14f710_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaee14f710_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0xaaaaedfa2a70;
T_13 ;
    %wait E_0xaaaaedf60680;
    %load/vec4 v0xaaaaee150100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaaaaee14f9c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaee14f920_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0xaaaaee14fc20_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0xaaaaee1501d0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaaee14fb40_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0xaaaaee14f850_0;
    %and;
    %load/vec4 v0xaaaaee14f9c0_0;
    %load/vec4 v0xaaaaee14f150_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0xaaaaee14f150_0;
    %assign/vec4 v0xaaaaee14f9c0_0, 0;
    %load/vec4 v0xaaaaee14f070_0;
    %assign/vec4 v0xaaaaee14f920_0, 0;
    %load/vec4 v0xaaaaee14efd0_0;
    %assign/vec4 v0xaaaaee14fc20_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0xaaaaee1501d0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_13.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaaaaee14f9c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaee14f920_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0xaaaaee14fc20_0, 0;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xaaaaedfa2a70;
T_14 ;
    %wait E_0xaaaaee138b20;
    %load/vec4 v0xaaaaee1501d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %jmp T_14.3;
T_14.0 ;
    %load/vec4 v0xaaaaee14e960_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.5, 8;
T_14.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_14.5, 8;
 ; End of false expr.
    %blend;
T_14.5;
    %store/vec4 v0xaaaaee14fb40_0, 0, 2;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaee14fa60_0, 0, 15;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v0xaaaaee14ecd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.6, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_14.7, 8;
T_14.6 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.7, 8;
 ; End of false expr.
    %blend;
T_14.7;
    %store/vec4 v0xaaaaee14fb40_0, 0, 2;
    %load/vec4 v0xaaaaee14efd0_0;
    %load/vec4 v0xaaaaee150030_0;
    %pad/u 15;
    %add;
    %store/vec4 v0xaaaaee14fa60_0, 0, 15;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0xaaaaee14ec30_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.8, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.9, 8;
T_14.8 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_14.9, 8;
 ; End of false expr.
    %blend;
T_14.9;
    %store/vec4 v0xaaaaee14fb40_0, 0, 2;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaee14fa60_0, 0, 15;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0xaaaaedfa2a70;
T_15 ;
    %wait E_0xaaaaedf60680;
    %load/vec4 v0xaaaaee150100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaee1501d0_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0xaaaaee14efd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee14fdb0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xaaaaee14fb40_0;
    %assign/vec4 v0xaaaaee1501d0_0, 0;
    %load/vec4 v0xaaaaee14fa60_0;
    %assign/vec4 v0xaaaaee14efd0_0, 0;
    %load/vec4 v0xaaaaee14fe50_0;
    %assign/vec4 v0xaaaaee14fdb0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xaaaaee1091a0;
T_16 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0xaaaaedf9d380_0, 0, 13;
    %end;
    .thread T_16, $init;
    .scope S_0xaaaaee1091a0;
T_17 ;
    %vpi_call/w 7 27 "$readmemb", "../source/detect_bits/correlator_coeffs.txt", v0xaaaaedf9ea00 {0 0 0};
    %vpi_call/w 7 28 "$readmemb", "../source/detect_bits/correlator_lengths.txt", v0xaaaaedf9ec30 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0xaaaaee1091a0;
T_18 ;
    %wait E_0xaaaaedf60680;
    %load/vec4 v0xaaaaedf9fc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0xaaaaedf9d380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaedf9e930_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0xaaaaedf9c2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0xaaaaedf9d380_0;
    %parti/s 12, 0, 2;
    %load/vec4 v0xaaaaedf9c200_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaaedf9d380_0, 0;
T_18.2 ;
    %load/vec4 v0xaaaaedf9c2c0_0;
    %assign/vec4 v0xaaaaedf9e930_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0xaaaaee1091a0;
T_19 ;
    %wait E_0xaaaaedf60570;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaedf9fce0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaedf9fdc0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaedf9fea0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaedf9ff80_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaedf9c380_0, 0, 32;
T_19.0 ;
    %load/vec4 v0xaaaaedf9c380_0;
    %cmpi/s 13, 0, 32;
    %jmp/0xz T_19.1, 5;
    %load/vec4 v0xaaaaedf9c380_0;
    %load/vec4 v0xaaaaedf9c120_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0xaaaaedf9ec30, 4;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_19.2, 5;
    %load/vec4 v0xaaaaedf9fce0_0;
    %load/vec4 v0xaaaaedf9d380_0;
    %load/vec4 v0xaaaaedf9c380_0;
    %part/s 1;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaaedf9fce0_0, 0, 4;
    %load/vec4 v0xaaaaedf9fdc0_0;
    %load/vec4 v0xaaaaedf9d380_0;
    %load/vec4 v0xaaaaedf9c380_0;
    %part/s 1;
    %load/vec4 v0xaaaaedf9c120_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0xaaaaedf9ea00, 4;
    %load/vec4 v0xaaaaedf9c380_0;
    %part/s 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaaedf9fdc0_0, 0, 4;
    %load/vec4 v0xaaaaedf9fea0_0;
    %load/vec4 v0xaaaaedf9d380_0;
    %load/vec4 v0xaaaaedf9c380_0;
    %part/s 1;
    %load/vec4 v0xaaaaedf9c120_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0xaaaaedf9ea00, 4;
    %load/vec4 v0xaaaaedf9c380_0;
    %part/s 1;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaaedf9fea0_0, 0, 4;
    %load/vec4 v0xaaaaedf9ff80_0;
    %load/vec4 v0xaaaaedf9d380_0;
    %load/vec4 v0xaaaaedf9c380_0;
    %part/s 1;
    %nor/r;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaaedf9ff80_0, 0, 4;
T_19.2 ;
    %load/vec4 v0xaaaaedf9c380_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaedf9c380_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0xaaaaee107e90;
T_20 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xaaaaedfae5c0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaedfa8270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaedfb02c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaedfb0220_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaedfae900_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaedfb17d0_0, 0, 2;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xaaaaedfb16f0_0, 0, 7;
    %end;
    .thread T_20, $init;
    .scope S_0xaaaaee107e90;
T_21 ;
    %vpi_call/w 6 20 "$readmemb", "../source/detect_bits/correlator_lengths.txt", v0xaaaaedfb1ac0 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0xaaaaee107e90;
T_22 ;
    %wait E_0xaaaaee0298b0;
    %load/vec4 v0xaaaaedfb3410_0;
    %parti/s 4, 4, 4;
    %load/vec4 v0xaaaaedfb3410_0;
    %parti/s 4, 0, 2;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaedfb3410_0;
    %parti/s 4, 8, 5;
    %load/vec4 v0xaaaaedfb3410_0;
    %parti/s 4, 0, 2;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0xaaaaedfb3410_0;
    %parti/s 4, 12, 5;
    %load/vec4 v0xaaaaedfb3410_0;
    %parti/s 4, 0, 2;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaedfb3330_0, 0, 2;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0xaaaaedfb3410_0;
    %parti/s 4, 8, 5;
    %load/vec4 v0xaaaaedfb3410_0;
    %parti/s 4, 4, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaedfb3410_0;
    %parti/s 4, 12, 5;
    %load/vec4 v0xaaaaedfb3410_0;
    %parti/s 4, 4, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaedfb3330_0, 0, 2;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0xaaaaedfb3410_0;
    %parti/s 4, 12, 5;
    %load/vec4 v0xaaaaedfb3410_0;
    %parti/s 4, 8, 5;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.4, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaedfb3330_0, 0, 2;
    %jmp T_22.5;
T_22.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xaaaaedfb3330_0, 0, 2;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0xaaaaee107e90;
T_23 ;
    %wait E_0xaaaaee029840;
    %load/vec4 v0xaaaaedfae680_0;
    %load/vec4 v0xaaaaedfb17d0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %load/vec4 v0xaaaaedfb3410_0;
    %load/vec4 v0xaaaaedfb17d0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaedfb3110_0;
    %load/vec4 v0xaaaaedfb17d0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %load/vec4 v0xaaaaedfb3410_0;
    %load/vec4 v0xaaaaedfb17d0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaedfb3250_0, 0, 2;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0xaaaaedfae680_0;
    %load/vec4 v0xaaaaedfb17d0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %load/vec4 v0xaaaaedfb3110_0;
    %load/vec4 v0xaaaaedfb17d0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_23.2, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaedfb3250_0, 0, 2;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xaaaaedfb3250_0, 0, 2;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0xaaaaee107e90;
T_24 ;
    %wait E_0xaaaaedf60680;
    %load/vec4 v0xaaaaedfb0150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaaaaedfae5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaedfa8270_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaedfb17d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaedfb02c0_0, 0;
    %load/vec4 v0xaaaaedfae820_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0xaaaaedfb1ac0, 4;
    %pad/u 7;
    %assign/vec4 v0xaaaaedfb16f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaedfb0220_0, 0;
    %load/vec4 v0xaaaaedfae820_0;
    %assign/vec4 v0xaaaaedfae900_0, 0;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0xaaaaedfb3410_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xaaaaedfb3110_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xaaaaedfae680_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0xaaaaedfb19f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0xaaaaedfae5c0_0;
    %pad/u 32;
    %load/vec4 v0xaaaaedfb16f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_24.4, 8;
    %pushi/vec4 0, 0, 7;
    %jmp/1 T_24.5, 8;
T_24.4 ; End of true expr.
    %load/vec4 v0xaaaaedfae5c0_0;
    %addi 1, 0, 7;
    %jmp/0 T_24.5, 8;
 ; End of false expr.
    %blend;
T_24.5;
    %assign/vec4 v0xaaaaedfae5c0_0, 0;
T_24.2 ;
    %load/vec4 v0xaaaaedfb02c0_0;
    %assign/vec4 v0xaaaaedfa8270_0, 0;
    %load/vec4 v0xaaaaedfaff10_0;
    %assign/vec4 v0xaaaaedfb02c0_0, 0;
    %load/vec4 v0xaaaaedfb02c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0xaaaaedfb3330_0;
    %assign/vec4 v0xaaaaedfb17d0_0, 0;
T_24.6 ;
    %load/vec4 v0xaaaaedfb31b0_0;
    %assign/vec4 v0xaaaaedfb0220_0, 0;
    %load/vec4 v0xaaaaedfb0220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %load/vec4 v0xaaaaedfb3250_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.11, 6;
    %load/vec4 v0xaaaaedfb16f0_0;
    %assign/vec4 v0xaaaaedfb16f0_0, 0;
    %jmp T_24.13;
T_24.10 ;
    %load/vec4 v0xaaaaedfb16f0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %pad/u 7;
    %assign/vec4 v0xaaaaedfb16f0_0, 0;
    %jmp T_24.13;
T_24.11 ;
    %load/vec4 v0xaaaaedfb16f0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 7;
    %assign/vec4 v0xaaaaedfb16f0_0, 0;
    %jmp T_24.13;
T_24.13 ;
    %pop/vec4 1;
T_24.8 ;
    %load/vec4 v0xaaaaedfaff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.14, 8;
    %load/vec4 v0xaaaaedfb1950_0;
    %assign/vec4 v0xaaaaedfb3410_0, 0;
T_24.14 ;
    %load/vec4 v0xaaaaedfb31b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %load/vec4 v0xaaaaedfb1950_0;
    %assign/vec4 v0xaaaaedfb3110_0, 0;
T_24.16 ;
    %load/vec4 v0xaaaaedfae760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %load/vec4 v0xaaaaedfb1950_0;
    %assign/vec4 v0xaaaaedfae680_0, 0;
T_24.18 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0xaaaaee10a4b0;
T_25 ;
    %wait E_0xaaaaedf60680;
    %load/vec4 v0xaaaaedfa42f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0xaaaaedfa75a0_0, 0, 16;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0xaaaaedfa7770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0xaaaaedfa75a0_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaedfa75a0_0, 4, 1;
    %load/vec4 v0xaaaaedfa75a0_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaedfa75a0_0, 4, 1;
    %load/vec4 v0xaaaaedfa75a0_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaedfa75a0_0, 4, 1;
    %load/vec4 v0xaaaaedfa75a0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0xaaaaedfa4250_0;
    %xor;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaedfa75a0_0, 4, 1;
    %load/vec4 v0xaaaaedfa75a0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaedfa75a0_0, 4, 1;
    %load/vec4 v0xaaaaedfa75a0_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaedfa75a0_0, 4, 1;
    %load/vec4 v0xaaaaedfa75a0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaedfa75a0_0, 4, 1;
    %load/vec4 v0xaaaaedfa75a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaedfa75a0_0, 4, 1;
    %load/vec4 v0xaaaaedfa75a0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaedfa75a0_0, 4, 1;
    %load/vec4 v0xaaaaedfa75a0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaedfa75a0_0, 4, 1;
    %load/vec4 v0xaaaaedfa75a0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0xaaaaedfa4250_0;
    %xor;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaedfa75a0_0, 4, 1;
    %load/vec4 v0xaaaaedfa75a0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaedfa75a0_0, 4, 1;
    %load/vec4 v0xaaaaedfa75a0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaedfa75a0_0, 4, 1;
    %load/vec4 v0xaaaaedfa75a0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaedfa75a0_0, 4, 1;
    %load/vec4 v0xaaaaedfa75a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaedfa75a0_0, 4, 1;
    %load/vec4 v0xaaaaedfa4250_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaedfa75a0_0, 4, 1;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0xaaaaee12fb50;
T_26 ;
    %wait E_0xaaaaedf60680;
    %load/vec4 v0xaaaaedfa5d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0xaaaaedfa12f0_0, 0, 5;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0xaaaaedfa5ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0xaaaaedfa12f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaedfa12f0_0, 4, 1;
    %load/vec4 v0xaaaaedfa12f0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0xaaaaedfa5c60_0;
    %xor;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaedfa12f0_0, 4, 1;
    %load/vec4 v0xaaaaedfa12f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaedfa12f0_0, 4, 1;
    %load/vec4 v0xaaaaedfa12f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaedfa12f0_0, 4, 1;
    %load/vec4 v0xaaaaedfa5c60_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaedfa12f0_0, 4, 1;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0xaaaaee0f86e0;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaee0244a0_0, 0, 1;
    %end;
    .thread T_27, $init;
    .scope S_0xaaaaee0f86e0;
T_28 ;
    %wait E_0xaaaaee001b40;
    %load/vec4 v0xaaaaee024560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee0244a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee024600_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0xaaaaee0244a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaee024600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee0244a0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee024600_0, 0;
    %load/vec4 v0xaaaaee0244a0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0xaaaaee0244a0_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0xaaaaee0f7410;
T_29 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaee022260_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaee02fee0_0, 0, 4;
    %end;
    .thread T_29, $init;
    .scope S_0xaaaaee0f7410;
T_30 ;
    %wait E_0xaaaaee005b80;
    %load/vec4 v0xaaaaee022260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0xaaaaee022340_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.5, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_30.6, 8;
T_30.5 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_30.6, 8;
 ; End of false expr.
    %blend;
T_30.6;
    %store/vec4 v0xaaaaee0224c0_0, 0, 2;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0xaaaaee022340_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.7, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_30.8, 8;
T_30.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_30.8, 8;
 ; End of false expr.
    %blend;
T_30.8;
    %store/vec4 v0xaaaaee0224c0_0, 0, 2;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0xaaaaee022340_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_30.10, 8;
T_30.9 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_30.10, 8;
 ; End of false expr.
    %blend;
T_30.10;
    %store/vec4 v0xaaaaee0224c0_0, 0, 2;
    %jmp T_30.4;
T_30.3 ;
    %load/vec4 v0xaaaaee022340_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_30.12, 8;
T_30.11 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_30.12, 8;
 ; End of false expr.
    %blend;
T_30.12;
    %store/vec4 v0xaaaaee0224c0_0, 0, 2;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %load/vec4 v0xaaaaee022260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_30.16, 6;
    %jmp T_30.17;
T_30.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaee0225a0_0, 0, 1;
    %jmp T_30.17;
T_30.14 ;
    %load/vec4 v0xaaaaee02fee0_0;
    %pad/u 32;
    %load/vec4 v0xaaaaee02ffc0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0xaaaaee0225a0_0, 0, 1;
    %jmp T_30.17;
T_30.15 ;
    %load/vec4 v0xaaaaee02ffc0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0xaaaaee02fee0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0xaaaaee0225a0_0, 0, 1;
    %jmp T_30.17;
T_30.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaee0225a0_0, 0, 1;
    %jmp T_30.17;
T_30.17 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0xaaaaee0f7410;
T_31 ;
    %wait E_0xaaaaee005200;
    %load/vec4 v0xaaaaee02fe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaee02fee0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaee022260_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0xaaaaee02fd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0xaaaaee02fee0_0;
    %pad/u 32;
    %load/vec4 v0xaaaaee02ffc0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_31.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaee02fee0_0, 0;
    %load/vec4 v0xaaaaee0224c0_0;
    %assign/vec4 v0xaaaaee022260_0, 0;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0xaaaaee02fee0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xaaaaee02fee0_0, 0;
    %load/vec4 v0xaaaaee022260_0;
    %assign/vec4 v0xaaaaee022260_0, 0;
T_31.5 ;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0xaaaaee132040;
T_32 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0xaaaaee153ba0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaee153c80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaee153d50_0, 0, 32;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xaaaaee153ee0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaee153570_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaee153960_0, 0, 2;
    %pushi/vec4 4293950464, 0, 48;
    %concati/vec4 4227859455, 0, 32;
    %store/vec4 v0xaaaaee1538c0_0, 0, 80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaee1534a0_0, 0, 1;
    %end;
    .thread T_32, $init;
    .scope S_0xaaaaee132040;
T_33 ;
    %wait E_0xaaaaee001b40;
    %load/vec4 v0xaaaaee153330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/qb/v v0xaaaaee153a20_0, 1;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0xaaaaee132040;
T_34 ;
    %wait E_0xaaaaee001b40;
    %load/vec4 v0xaaaaee153ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %delete/obj v0xaaaaee153a20_0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0xaaaaee132040;
T_35 ;
    %wait E_0xaaaaee001b40;
    %vpi_call/w 2 99 "$urandom", v0xaaaaee153ba0_0 {0 0 0};
    %load/vec4 v0xaaaaee153e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0xaaaaee153c80_0;
    %store/qb/v v0xaaaaee153a20_0, 1;
    %vpi_func 2 104 "$urandom_range" 32, 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000000000000 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0xaaaaee153c80_0, 0;
T_35.0 ;
    %load/vec4 v0xaaaaee153fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0xaaaaee153ee0_0;
    %assign/vec4 v0xaaaaee153960_0, 0;
    %load/vec4 v0xaaaaee153570_0;
    %assign/vec4 v0xaaaaee153ee0_0, 0;
    %load/vec4 v0xaaaaee153570_0;
    %load/vec4 v0xaaaaee153ee0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_35.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_35.5, 8;
T_35.4 ; End of true expr.
    %load/vec4 v0xaaaaee153d50_0;
    %addi 1, 0, 32;
    %jmp/0 T_35.5, 8;
 ; End of false expr.
    %blend;
T_35.5;
    %assign/vec4 v0xaaaaee153d50_0, 0;
    %load/vec4 v0xaaaaee153ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.9, 6;
    %jmp T_35.10;
T_35.6 ;
    %vpi_func 2 113 "$urandom_range" 32, 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000000000000 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0xaaaaee1534a0_0, 0;
    %jmp T_35.10;
T_35.7 ;
    %load/vec4 v0xaaaaee1538c0_0;
    %pushi/vec4 79, 0, 32;
    %load/vec4 v0xaaaaee153d50_0;
    %sub;
    %part/s 1;
    %assign/vec4 v0xaaaaee1534a0_0, 0;
    %jmp T_35.10;
T_35.8 ;
    %vpi_func 2 115 "$urandom_range" 32, P_0xaaaaee1396d0, 32'sb00000000000000000000000000000000 {0 0 0};
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_35.11, 8;
    %load/vec4 v0xaaaaee1533d0_0;
    %nor/r;
    %jmp/1 T_35.12, 8;
T_35.11 ; End of true expr.
    %load/vec4 v0xaaaaee1533d0_0;
    %jmp/0 T_35.12, 8;
 ; End of false expr.
    %blend;
T_35.12;
    %assign/vec4 v0xaaaaee1534a0_0, 0;
    %jmp T_35.10;
T_35.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee1534a0_0, 0;
    %jmp T_35.10;
T_35.10 ;
    %pop/vec4 1;
T_35.2 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0xaaaaee132040;
T_36 ;
    %wait E_0xaaaaee001b40;
    %load/vec4 v0xaaaaee1536e0_0;
    %pushi/vec4 0, 0, 32;
    %vpi_func 2 123 "$size" 32, v0xaaaaee153a20_0 {0 0 0};
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0xaaaaee153610_0;
    %qpop/f/v v0xaaaaee153a20_0;
    %cmp/e;
    %jmp/0xz  T_36.2, 4;
    %vpi_func 2 125 "$size" 32, v0xaaaaee153a20_0 {0 0 0};
    %vpi_call/w 2 125 "$display", "Correct data: %b, Queue size: %0d, Sim time: %0d", v0xaaaaee153610_0, S<0,vec4,u32>, $time {1 0 0};
    %jmp T_36.3;
T_36.2 ;
    %vpi_func 2 127 "$size" 32, v0xaaaaee153a20_0 {0 0 0};
    %vpi_call/w 2 127 "$display", "Incorrect data: %b, Queue size: %0d, Sim time: %0d", v0xaaaaee153610_0, S<0,vec4,u32>, $time {1 0 0};
T_36.3 ;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0xaaaaee132040;
T_37 ;
    %wait E_0xaaaaee002940;
    %load/vec4 v0xaaaaee153ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %jmp T_37.4;
T_37.0 ;
    %load/vec4 v0xaaaaee153d50_0;
    %cmpi/e 199, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_37.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_37.6, 8;
T_37.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_37.6, 8;
 ; End of false expr.
    %blend;
T_37.6;
    %store/vec4 v0xaaaaee153570_0, 0, 2;
    %jmp T_37.4;
T_37.1 ;
    %load/vec4 v0xaaaaee153d50_0;
    %cmpi/e 79, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_37.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_37.8, 8;
T_37.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_37.8, 8;
 ; End of false expr.
    %blend;
T_37.8;
    %store/vec4 v0xaaaaee153570_0, 0, 2;
    %jmp T_37.4;
T_37.2 ;
    %load/vec4 v0xaaaaee153d50_0;
    %cmpi/e 499, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_37.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_37.10, 8;
T_37.9 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_37.10, 8;
 ; End of false expr.
    %blend;
T_37.10;
    %store/vec4 v0xaaaaee153570_0, 0, 2;
    %jmp T_37.4;
T_37.3 ;
    %load/vec4 v0xaaaaee153d50_0;
    %pad/s 33;
    %cmpi/e 40, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_37.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_37.12, 8;
T_37.11 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_37.12, 8;
 ; End of false expr.
    %blend;
T_37.12;
    %store/vec4 v0xaaaaee153570_0, 0, 2;
    %jmp T_37.4;
T_37.4 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0xaaaaee132040;
T_38 ;
    %vpi_call/w 2 144 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 2 145 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaee153290_0, 0, 1;
    %pushi/vec4 18000, 0, 32;
T_38.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_38.1, 5;
    %jmp/1 T_38.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0xaaaaee153290_0;
    %inv;
    %store/vec4 v0xaaaaee153290_0, 0, 1;
    %jmp T_38.0;
T_38.1 ;
    %pop/vec4 1;
    %vpi_call/w 2 148 "$finish" {0 0 0};
    %end;
    .thread T_38;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "../tests/rx_path_tb.v";
    "../source/encode/fm0_encoder.v";
    "../source/clk/strb_gen.v";
    "../source/top.v";
    "../source/detect_bits/bits_detector.v";
    "../source/detect_bits/bits_correlator.v";
    "../source/crc/crc16.v";
    "../source/crc/crc5.v";
    "../source/detect_preamble/preamble_detector.v";
    "../source/detect_preamble/preamble_correlator.v";
    "../source/fifo/sync_fifo.v";
    "../source/ram/sdp_1clk_bram.v";
    "../source/clk/sampler.v";
