// Seed: 4090272991
module module_0 (
    input  uwire id_0
    , id_3,
    output wor   id_1
);
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    input  logic id_1,
    input  wand  id_2,
    output tri   id_3,
    input  uwire id_4,
    output wor   id_5,
    output wand  id_6,
    output logic id_7,
    input  logic id_8,
    output wire  id_9,
    input  logic id_10
);
  assign id_6 = 1'b0;
  wire id_12;
  module_0 modCall_1 (
      id_4,
      id_3
  );
  assign id_7 = id_10;
  initial begin : LABEL_0
    id_7 <= id_8;
    id_7 <= #1 id_1;
  end
endmodule
