// Seed: 3784657077
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic [1 'h0 +  1 : 1] id_6[1 : 1];
endmodule
module module_1 #(
    parameter id_4 = 32'd61
) (
    id_1,
    id_2,
    id_3[1 : id_4],
    _id_4
);
  input wire _id_4;
  not primCall (id_3, id_2);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_2
  );
  output logic [7:0] id_3;
  inout wire id_2;
  output wire id_1;
  logic id_5;
endmodule
