// Seed: 3360564731
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_14 = 0;
  wire id_5;
  ;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output wor id_2,
    input wor id_3,
    output uwire id_4,
    input uwire id_5,
    input uwire id_6,
    input wire id_7,
    input wor id_8,
    input supply0 id_9,
    input supply1 id_10,
    output wand id_11
);
  reg id_13, id_14;
  assign id_13 = -1;
  parameter id_15 = -1;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15
  );
  wire id_16;
  initial id_13 = #1 id_13;
endmodule
