<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			ICE40UP5KSG48 (Lattice)

Click here to go to specific block report:
<a href="rpt_top_areasrr.htm#top"><h5 align="center">top</h5></a><br><a href="rpt_top_areasrr.htm#top.m_BBUART"><h5 align="center">m_BBUART</h5></a><br><a href="rpt_top_areasrr.htm#top.m_LEDs"><h5 align="center">m_LEDs</h5></a><br><a href="rpt_top_areasrr.htm#top.m_midgetv_core_Z17"><h5 align="center">m_midgetv_core_Z17</h5></a><br><a href="rpt_top_areasrr.htm#m_midgetv_core_Z17.m_inputmux_0s_0s_1s_32s_0s_0s_14s_0s_0s_0s"><h5 align="center">m_inputmux_0s_0s_1s_32s_0s_0s_14s_0s_0s_0s</h5></a><br><a href="rpt_top_areasrr.htm#m_midgetv_core_Z17.m_mimux_0s"><h5 align="center">m_mimux_0s</h5></a><br><a href="rpt_top_areasrr.htm#m_midgetv_core_Z17.m_cyclecnt_0s_0s_0s"><h5 align="center">m_cyclecnt_0s_0s_0s</h5></a><br><a href="rpt_top_areasrr.htm#m_cyclecnt_0s_0s_0s.bn_lcy4_b_43554"><h5 align="center">bn_lcy4_b_43554</h5></a><br><a href="rpt_top_areasrr.htm#m_cyclecnt_0s_0s_0s.bn_lcy4_b_520"><h5 align="center">bn_lcy4_b_520</h5></a><br><a href="rpt_top_areasrr.htm#m_cyclecnt_0s_0s_0s.bn_lcy4_b_520_0"><h5 align="center">bn_lcy4_b_520_0</h5></a><br><a href="rpt_top_areasrr.htm#m_cyclecnt_0s_0s_0s.bn_lcy4_b_520_1"><h5 align="center">bn_lcy4_b_520_1</h5></a><br><a href="rpt_top_areasrr.htm#m_cyclecnt_0s_0s_0s.bn_lcy4_b_520_2"><h5 align="center">bn_lcy4_b_520_2</h5></a><br><a href="rpt_top_areasrr.htm#m_cyclecnt_0s_0s_0s.bn_lcy4_b_520_3"><h5 align="center">bn_lcy4_b_520_3</h5></a><br><a href="rpt_top_areasrr.htm#m_cyclecnt_0s_0s_0s.bn_lcy4_b_43520"><h5 align="center">bn_lcy4_b_43520</h5></a><br><a href="rpt_top_areasrr.htm#m_cyclecnt_0s_0s_0s.bn_lcy4_b_520_4"><h5 align="center">bn_lcy4_b_520_4</h5></a><br><a href="rpt_top_areasrr.htm#m_cyclecnt_0s_0s_0s.bn_l4_65520"><h5 align="center">bn_l4_65520</h5></a><br><a href="rpt_top_areasrr.htm#m_cyclecnt_0s_0s_0s.bn_l4_51919"><h5 align="center">bn_l4_51919</h5></a><br><a href="rpt_top_areasrr.htm#m_cyclecnt_0s_0s_0s.bn_l4_51919_0"><h5 align="center">bn_l4_51919_0</h5></a><br><a href="rpt_top_areasrr.htm#m_cyclecnt_0s_0s_0s.bn_l4_51914"><h5 align="center">bn_l4_51914</h5></a><br><a href="rpt_top_areasrr.htm#m_cyclecnt_0s_0s_0s.bn_l4_51914_0"><h5 align="center">bn_l4_51914_0</h5></a><br><a href="rpt_top_areasrr.htm#m_cyclecnt_0s_0s_0s.bn_l4_51914_1"><h5 align="center">bn_l4_51914_1</h5></a><br><a href="rpt_top_areasrr.htm#m_cyclecnt_0s_0s_0s.bn_l4_51914_2"><h5 align="center">bn_l4_51914_2</h5></a><br><a href="rpt_top_areasrr.htm#m_cyclecnt_0s_0s_0s.bn_l4_51914_3"><h5 align="center">bn_l4_51914_3</h5></a><br><a href="rpt_top_areasrr.htm#m_midgetv_core_Z17.m_alu_carryin_0s_0s"><h5 align="center">m_alu_carryin_0s_0s</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_carryin_0s_0s.bn_lcy4v_b_61576"><h5 align="center">bn_lcy4v_b_61576</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_carryin_0s_0s.bn_lcy4v_b_43690"><h5 align="center">bn_lcy4v_b_43690</h5></a><br><a href="rpt_top_areasrr.htm#m_midgetv_core_Z17.m_alu_0s_0s_0s_0s_32s_14s"><h5 align="center">m_alu_0s_0s_0s_0s_32s_14s</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_0s_0s_0s_0s_32s_14s.m_alu_lowlevel_0s_0s_0s_32s_14s"><h5 align="center">m_alu_lowlevel_0s_0s_0s_32s_14s</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204"><h5 align="center">bn_l4_1204</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_0"><h5 align="center">bn_l4_1204_0</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_1"><h5 align="center">bn_l4_1204_1</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_2"><h5 align="center">bn_l4_1204_2</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_3"><h5 align="center">bn_l4_1204_3</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_4"><h5 align="center">bn_l4_1204_4</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_5"><h5 align="center">bn_l4_1204_5</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_6"><h5 align="center">bn_l4_1204_6</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_7"><h5 align="center">bn_l4_1204_7</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_8"><h5 align="center">bn_l4_1204_8</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_9"><h5 align="center">bn_l4_1204_9</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_10"><h5 align="center">bn_l4_1204_10</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_11"><h5 align="center">bn_l4_1204_11</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_12"><h5 align="center">bn_l4_1204_12</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_13"><h5 align="center">bn_l4_1204_13</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_14"><h5 align="center">bn_l4_1204_14</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_15"><h5 align="center">bn_l4_1204_15</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_16"><h5 align="center">bn_l4_1204_16</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_17"><h5 align="center">bn_l4_1204_17</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_18"><h5 align="center">bn_l4_1204_18</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_19"><h5 align="center">bn_l4_1204_19</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_20"><h5 align="center">bn_l4_1204_20</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_21"><h5 align="center">bn_l4_1204_21</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_22"><h5 align="center">bn_l4_1204_22</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_23"><h5 align="center">bn_l4_1204_23</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_24"><h5 align="center">bn_l4_1204_24</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_25"><h5 align="center">bn_l4_1204_25</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_26"><h5 align="center">bn_l4_1204_26</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_27"><h5 align="center">bn_l4_1204_27</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_28"><h5 align="center">bn_l4_1204_28</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_29"><h5 align="center">bn_l4_1204_29</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_30"><h5 align="center">bn_l4_1204_30</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025"><h5 align="center">bn_lcy4_50025</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_0"><h5 align="center">bn_lcy4_50025_0</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_1"><h5 align="center">bn_lcy4_50025_1</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_2"><h5 align="center">bn_lcy4_50025_2</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_3"><h5 align="center">bn_lcy4_50025_3</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_4"><h5 align="center">bn_lcy4_50025_4</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_5"><h5 align="center">bn_lcy4_50025_5</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_6"><h5 align="center">bn_lcy4_50025_6</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_7"><h5 align="center">bn_lcy4_50025_7</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_8"><h5 align="center">bn_lcy4_50025_8</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_9"><h5 align="center">bn_lcy4_50025_9</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_10"><h5 align="center">bn_lcy4_50025_10</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_11"><h5 align="center">bn_lcy4_50025_11</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_12"><h5 align="center">bn_lcy4_50025_12</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_13"><h5 align="center">bn_lcy4_50025_13</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_14"><h5 align="center">bn_lcy4_50025_14</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_15"><h5 align="center">bn_lcy4_50025_15</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_16"><h5 align="center">bn_lcy4_50025_16</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_17"><h5 align="center">bn_lcy4_50025_17</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_18"><h5 align="center">bn_lcy4_50025_18</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_19"><h5 align="center">bn_lcy4_50025_19</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_20"><h5 align="center">bn_lcy4_50025_20</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_21"><h5 align="center">bn_lcy4_50025_21</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_22"><h5 align="center">bn_lcy4_50025_22</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_23"><h5 align="center">bn_lcy4_50025_23</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_24"><h5 align="center">bn_lcy4_50025_24</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_25"><h5 align="center">bn_lcy4_50025_25</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_26"><h5 align="center">bn_lcy4_50025_26</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_27"><h5 align="center">bn_lcy4_50025_27</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_28"><h5 align="center">bn_lcy4_50025_28</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_29"><h5 align="center">bn_lcy4_50025_29</h5></a><br><a href="rpt_top_areasrr.htm#m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_30"><h5 align="center">bn_lcy4_50025_30</h5></a><br><a href="rpt_top_areasrr.htm#m_midgetv_core_Z17.m_immexp_zfind_q_0s_32s"><h5 align="center">m_immexp_zfind_q_0s_32s</h5></a><br><a href="rpt_top_areasrr.htm#m_midgetv_core_Z17.m_ebr_Z15"><h5 align="center">m_ebr_Z15</h5></a><br><a href="rpt_top_areasrr.htm#m_ebr_Z15.m_ebr_w16_10s_4s_Z1"><h5 align="center">m_ebr_w16_10s_4s_Z1</h5></a><br><a href="rpt_top_areasrr.htm#m_ebr_w16_10s_4s_Z1.m_ebr_w8_10s_2s_Z2"><h5 align="center">m_ebr_w8_10s_2s_Z2</h5></a><br><a href="rpt_top_areasrr.htm#m_ebr_w8_10s_2s_Z2.m_ebr_w4_10s_1s_Z3"><h5 align="center">m_ebr_w4_10s_1s_Z3</h5></a><br><a href="rpt_top_areasrr.htm#m_ebr_w8_10s_2s_Z2.m_ebr_w4_10s_1s_Z4"><h5 align="center">m_ebr_w4_10s_1s_Z4</h5></a><br><a href="rpt_top_areasrr.htm#m_ebr_w16_10s_4s_Z1.m_ebr_w8_10s_2s_Z5"><h5 align="center">m_ebr_w8_10s_2s_Z5</h5></a><br><a href="rpt_top_areasrr.htm#m_ebr_w8_10s_2s_Z5.m_ebr_w4_10s_1s_Z6"><h5 align="center">m_ebr_w4_10s_1s_Z6</h5></a><br><a href="rpt_top_areasrr.htm#m_ebr_w8_10s_2s_Z5.m_ebr_w4_10s_1s_Z7"><h5 align="center">m_ebr_w4_10s_1s_Z7</h5></a><br><a href="rpt_top_areasrr.htm#m_ebr_Z15.m_ebr_w16_10s_4s_Z8"><h5 align="center">m_ebr_w16_10s_4s_Z8</h5></a><br><a href="rpt_top_areasrr.htm#m_ebr_w16_10s_4s_Z8.m_ebr_w8_10s_2s_Z9"><h5 align="center">m_ebr_w8_10s_2s_Z9</h5></a><br><a href="rpt_top_areasrr.htm#m_ebr_w8_10s_2s_Z9.m_ebr_w4_10s_1s_Z10"><h5 align="center">m_ebr_w4_10s_1s_Z10</h5></a><br><a href="rpt_top_areasrr.htm#m_ebr_w8_10s_2s_Z9.m_ebr_w4_10s_1s_Z11"><h5 align="center">m_ebr_w4_10s_1s_Z11</h5></a><br><a href="rpt_top_areasrr.htm#m_ebr_w16_10s_4s_Z8.m_ebr_w8_10s_2s_Z12"><h5 align="center">m_ebr_w8_10s_2s_Z12</h5></a><br><a href="rpt_top_areasrr.htm#m_ebr_w8_10s_2s_Z12.m_ebr_w4_10s_1s_Z13"><h5 align="center">m_ebr_w4_10s_1s_Z13</h5></a><br><a href="rpt_top_areasrr.htm#m_ebr_w8_10s_2s_Z12.m_ebr_w4_10s_1s_Z14"><h5 align="center">m_ebr_w4_10s_1s_Z14</h5></a><br><a href="rpt_top_areasrr.htm#m_midgetv_core_Z17.m_rai_0s_10s"><h5 align="center">m_rai_0s_10s</h5></a><br><a href="rpt_top_areasrr.htm#m_midgetv_core_Z17.m_wai_0s_10s"><h5 align="center">m_wai_0s_10s</h5></a><br><a href="rpt_top_areasrr.htm#m_midgetv_core_Z17.m_opreg_0s_0s"><h5 align="center">m_opreg_0s_0s</h5></a><br><a href="rpt_top_areasrr.htm#m_midgetv_core_Z17.m_condcode_0s_0s"><h5 align="center">m_condcode_0s_0s</h5></a><br><a href="rpt_top_areasrr.htm#m_midgetv_core_Z17.m_shiftcounter_0s"><h5 align="center">m_shiftcounter_0s</h5></a><br><a href="rpt_top_areasrr.htm#m_shiftcounter_0s.bn_l4_8738"><h5 align="center">bn_l4_8738</h5></a><br><a href="rpt_top_areasrr.htm#m_shiftcounter_0s.bn_l4_8738_0"><h5 align="center">bn_l4_8738_0</h5></a><br><a href="rpt_top_areasrr.htm#m_shiftcounter_0s.bn_l4_51914_4"><h5 align="center">bn_l4_51914_4</h5></a><br><a href="rpt_top_areasrr.htm#m_shiftcounter_0s.bn_l4_51914_5"><h5 align="center">bn_l4_51914_5</h5></a><br><a href="rpt_top_areasrr.htm#m_shiftcounter_0s.bn_lcy4_b_37762"><h5 align="center">bn_lcy4_b_37762</h5></a><br><a href="rpt_top_areasrr.htm#m_shiftcounter_0s.bn_lcy4_57902"><h5 align="center">bn_lcy4_57902</h5></a><br><a href="rpt_top_areasrr.htm#m_shiftcounter_0s.bn_lcy4_57902_0"><h5 align="center">bn_lcy4_57902_0</h5></a><br><a href="rpt_top_areasrr.htm#m_shiftcounter_0s.bn_lcy4_57902_1"><h5 align="center">bn_lcy4_57902_1</h5></a><br><a href="rpt_top_areasrr.htm#m_shiftcounter_0s.bn_lcy4_57902_2"><h5 align="center">bn_lcy4_57902_2</h5></a><br><a href="rpt_top_areasrr.htm#m_shiftcounter_0s.bn_l4_170"><h5 align="center">bn_l4_170</h5></a><br><a href="rpt_top_areasrr.htm#m_midgetv_core_Z17.m_progressctrl_Z16"><h5 align="center">m_progressctrl_Z16</h5></a><br><a href="rpt_top_areasrr.htm#m_midgetv_core_Z17.m_ucode_0s_0s_0s"><h5 align="center">m_ucode_0s_0s_0s</h5></a><br><a href="rpt_top_areasrr.htm#m_ucode_0s_0s_0s.m_2ebr"><h5 align="center">m_2ebr</h5></a><br><a href="rpt_top_areasrr.htm#m_2ebr.bn_l4v_16"><h5 align="center">bn_l4v_16</h5></a><br><a href="rpt_top_areasrr.htm#m_2ebr.bn_l4v_32768"><h5 align="center">bn_l4v_32768</h5></a><br><a href="rpt_top_areasrr.htm#m_midgetv_core_Z17.m_ucodepc_2s_0s_0s"><h5 align="center">m_ucodepc_2s_0s_0s</h5></a><br><a href="rpt_top_areasrr.htm#m_ucodepc_2s_0s_0s.m_illegalop_2s_0s"><h5 align="center">m_illegalop_2s_0s</h5></a><br><a name=top>
-------------------------------------------------------------------
########   Utilization report for  Top level view:   top   ########
===================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     98                 100 %                
==================================================
Total SEQUENTIAL ELEMENTS in the block top:	98 (13.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       283                100 %                
CARRYS     84                 100 %                
===================================================
Total COMBINATIONAL LOGIC in the block top:	367 (49.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
RAMS     10                 100 %                
=================================================
Total MEMORY ELEMENTS in the block top:	10 (1.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     10                 100 %                
=================================================
Total IO PADS in the block top:	10 (1.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.m_BBUART>
--------------------------------------------------------------
########   Utilization report for  cell:   m_BBUART   ########
Instance path:   top.m_BBUART                                 
==============================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     2                  2.04 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block top.m_BBUART:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     3                  1.06 %               
=================================================
Total COMBINATIONAL LOGIC in the block top.m_BBUART:	3 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.m_LEDs>
------------------------------------------------------------
########   Utilization report for  cell:   m_LEDs   ########
Instance path:   top.m_LEDs                                 
============================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     5                  5.1 %                
==================================================
Total SEQUENTIAL ELEMENTS in the block top.m_LEDs:	5 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     4                  1.41 %               
=================================================
Total COMBINATIONAL LOGIC in the block top.m_LEDs:	4 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.m_midgetv_core_Z17>
------------------------------------------------------------------------
########   Utilization report for  cell:   m_midgetv_core_Z17   ########
Instance path:   top.m_midgetv_core_Z17                                 
========================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     91                 92.9 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block top.m_midgetv_core_Z17:	91 (12.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       276                97.5 %               
CARRYS     84                 100 %                
===================================================
Total COMBINATIONAL LOGIC in the block top.m_midgetv_core_Z17:	360 (48.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
RAMS     10                 100 %                
=================================================
Total MEMORY ELEMENTS in the block top.m_midgetv_core_Z17:	10 (1.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     3                  30 %                 
=================================================
Total IO PADS in the block top.m_midgetv_core_Z17:	3 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_midgetv_core_Z17.m_alu_0s_0s_0s_0s_32s_14s>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   m_alu_0s_0s_0s_0s_32s_14s   ########
Instance path:   m_midgetv_core_Z17.m_alu_0s_0s_0s_0s_32s_14s                  
===============================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       64                 22.6 %               
CARRYS     32                 38.1 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_midgetv_core_Z17.m_alu_0s_0s_0s_0s_32s_14s:	96 (12.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_0s_0s_0s_0s_32s_14s.m_alu_lowlevel_0s_0s_0s_32s_14s>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   m_alu_lowlevel_0s_0s_0s_32s_14s   ########
Instance path:   m_alu_0s_0s_0s_0s_32s_14s.m_alu_lowlevel_0s_0s_0s_32s_14s           
=====================================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       64                 22.6 %               
CARRYS     32                 38.1 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_0s_0s_0s_0s_32s_14s.m_alu_lowlevel_0s_0s_0s_32s_14s:	96 (12.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204>
----------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204     
================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_0>
------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_0   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_0     
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_0:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_1>
------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_1   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_1     
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_1:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_10>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_10   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_10     
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_10:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_11>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_11   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_11     
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_11:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_12>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_12   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_12     
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_12:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_13>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_13   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_13     
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_13:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_14>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_14   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_14     
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_14:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_15>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_15   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_15     
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_15:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_16>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_16   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_16     
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_16:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_17>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_17   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_17     
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_17:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_18>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_18   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_18     
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_18:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_19>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_19   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_19     
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_19:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_2>
------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_2   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_2     
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_2:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_20>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_20   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_20     
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_20:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_21>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_21   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_21     
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_21:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_22>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_22   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_22     
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_22:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_23>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_23   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_23     
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_23:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_24>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_24   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_24     
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_24:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_25>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_25   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_25     
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_25:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_26>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_26   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_26     
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_26:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_27>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_27   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_27     
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_27:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_28>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_28   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_28     
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_28:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_29>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_29   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_29     
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_29:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_3>
------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_3   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_3     
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_3:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_30>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_30   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_30     
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_30:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_4>
------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_4   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_4     
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_4:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_5>
------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_5   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_5     
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_5:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_6>
------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_6   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_6     
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_6:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_7>
------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_7   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_7     
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_7:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_8>
------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_8   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_8     
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_8:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_9>
------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_1204_9   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_9     
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_l4_1204_9:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025     
===================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_0>
---------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_0   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_0     
=====================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_0:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_1>
---------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_1   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_1     
=====================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_1:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_10>
----------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_10   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_10     
======================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_10:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_11>
----------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_11   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_11     
======================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_11:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_12>
----------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_12   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_12     
======================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_12:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_13>
----------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_13   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_13     
======================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_13:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_14>
----------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_14   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_14     
======================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_14:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_15>
----------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_15   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_15     
======================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_15:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_16>
----------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_16   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_16     
======================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_16:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_17>
----------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_17   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_17     
======================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_17:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_18>
----------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_18   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_18     
======================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_18:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_19>
----------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_19   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_19     
======================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_19:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_2>
---------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_2   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_2     
=====================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_2:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_20>
----------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_20   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_20     
======================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_20:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_21>
----------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_21   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_21     
======================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_21:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_22>
----------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_22   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_22     
======================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_22:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_23>
----------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_23   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_23     
======================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_23:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_24>
----------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_24   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_24     
======================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_24:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_25>
----------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_25   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_25     
======================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_25:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_26>
----------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_26   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_26     
======================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_26:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_27>
----------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_27   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_27     
======================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_27:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_28>
----------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_28   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_28     
======================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_28:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_29>
----------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_29   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_29     
======================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_29:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_3>
---------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_3   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_3     
=====================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_3:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_30>
----------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_30   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_30     
======================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_30:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_4>
---------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_4   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_4     
=====================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_4:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_5>
---------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_5   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_5     
=====================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_5:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_6>
---------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_6   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_6     
=====================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_6:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_7>
---------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_7   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_7     
=====================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_7:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_8>
---------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_8   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_8     
=====================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_8:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_9>
---------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_50025_9   ########
Instance path:   m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_9     
=====================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_lowlevel_0s_0s_0s_32s_14s.bn_lcy4_50025_9:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_midgetv_core_Z17.m_alu_carryin_0s_0s>
-------------------------------------------------------------------------
########   Utilization report for  cell:   m_alu_carryin_0s_0s   ########
Instance path:   m_midgetv_core_Z17.m_alu_carryin_0s_0s                  
=========================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     1                  1.02 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block m_midgetv_core_Z17.m_alu_carryin_0s_0s:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       2                  0.7070 %             
CARRYS     2                  2.38 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_midgetv_core_Z17.m_alu_carryin_0s_0s:	4 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_carryin_0s_0s.bn_lcy4v_b_43690>
----------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4v_b_43690   ########
Instance path:   m_alu_carryin_0s_0s.bn_lcy4v_b_43690                 
======================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_carryin_0s_0s.bn_lcy4v_b_43690:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_alu_carryin_0s_0s.bn_lcy4v_b_61576>
----------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4v_b_61576   ########
Instance path:   m_alu_carryin_0s_0s.bn_lcy4v_b_61576                 
======================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_alu_carryin_0s_0s.bn_lcy4v_b_61576:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_midgetv_core_Z17.m_condcode_0s_0s>
----------------------------------------------------------------------
########   Utilization report for  cell:   m_condcode_0s_0s   ########
Instance path:   m_midgetv_core_Z17.m_condcode_0s_0s                  
======================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     1                  1.02 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block m_midgetv_core_Z17.m_condcode_0s_0s:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     7                  2.47 %               
=================================================
Total COMBINATIONAL LOGIC in the block m_midgetv_core_Z17.m_condcode_0s_0s:	7 (0.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_midgetv_core_Z17.m_cyclecnt_0s_0s_0s>
-------------------------------------------------------------------------
########   Utilization report for  cell:   m_cyclecnt_0s_0s_0s   ########
Instance path:   m_midgetv_core_Z17.m_cyclecnt_0s_0s_0s                  
=========================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     9                  9.18 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block m_midgetv_core_Z17.m_cyclecnt_0s_0s_0s:	9 (1.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       16                 5.65 %               
CARRYS     8                  9.52 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_midgetv_core_Z17.m_cyclecnt_0s_0s_0s:	24 (3.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_cyclecnt_0s_0s_0s.bn_l4_51914>
-----------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_51914   ########
Instance path:   m_cyclecnt_0s_0s_0s.bn_l4_51914                 
=================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_cyclecnt_0s_0s_0s.bn_l4_51914:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_cyclecnt_0s_0s_0s.bn_l4_51914_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_51914_0   ########
Instance path:   m_cyclecnt_0s_0s_0s.bn_l4_51914_0                 
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_cyclecnt_0s_0s_0s.bn_l4_51914_0:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_cyclecnt_0s_0s_0s.bn_l4_51914_1>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_51914_1   ########
Instance path:   m_cyclecnt_0s_0s_0s.bn_l4_51914_1                 
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_cyclecnt_0s_0s_0s.bn_l4_51914_1:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_cyclecnt_0s_0s_0s.bn_l4_51914_2>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_51914_2   ########
Instance path:   m_cyclecnt_0s_0s_0s.bn_l4_51914_2                 
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_cyclecnt_0s_0s_0s.bn_l4_51914_2:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_cyclecnt_0s_0s_0s.bn_l4_51914_3>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_51914_3   ########
Instance path:   m_cyclecnt_0s_0s_0s.bn_l4_51914_3                 
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_cyclecnt_0s_0s_0s.bn_l4_51914_3:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_cyclecnt_0s_0s_0s.bn_l4_51919>
-----------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_51919   ########
Instance path:   m_cyclecnt_0s_0s_0s.bn_l4_51919                 
=================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_cyclecnt_0s_0s_0s.bn_l4_51919:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_cyclecnt_0s_0s_0s.bn_l4_51919_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_51919_0   ########
Instance path:   m_cyclecnt_0s_0s_0s.bn_l4_51919_0                 
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_cyclecnt_0s_0s_0s.bn_l4_51919_0:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_cyclecnt_0s_0s_0s.bn_l4_65520>
-----------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_65520   ########
Instance path:   m_cyclecnt_0s_0s_0s.bn_l4_65520                 
=================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_cyclecnt_0s_0s_0s.bn_l4_65520:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_cyclecnt_0s_0s_0s.bn_lcy4_b_43520>
---------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_b_43520   ########
Instance path:   m_cyclecnt_0s_0s_0s.bn_lcy4_b_43520                 
=====================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_cyclecnt_0s_0s_0s.bn_lcy4_b_43520:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_cyclecnt_0s_0s_0s.bn_lcy4_b_43554>
---------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_b_43554   ########
Instance path:   m_cyclecnt_0s_0s_0s.bn_lcy4_b_43554                 
=====================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_cyclecnt_0s_0s_0s.bn_lcy4_b_43554:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_cyclecnt_0s_0s_0s.bn_lcy4_b_520>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_b_520   ########
Instance path:   m_cyclecnt_0s_0s_0s.bn_lcy4_b_520                 
===================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_cyclecnt_0s_0s_0s.bn_lcy4_b_520:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_cyclecnt_0s_0s_0s.bn_lcy4_b_520_0>
---------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_b_520_0   ########
Instance path:   m_cyclecnt_0s_0s_0s.bn_lcy4_b_520_0                 
=====================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_cyclecnt_0s_0s_0s.bn_lcy4_b_520_0:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_cyclecnt_0s_0s_0s.bn_lcy4_b_520_1>
---------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_b_520_1   ########
Instance path:   m_cyclecnt_0s_0s_0s.bn_lcy4_b_520_1                 
=====================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_cyclecnt_0s_0s_0s.bn_lcy4_b_520_1:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_cyclecnt_0s_0s_0s.bn_lcy4_b_520_2>
---------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_b_520_2   ########
Instance path:   m_cyclecnt_0s_0s_0s.bn_lcy4_b_520_2                 
=====================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_cyclecnt_0s_0s_0s.bn_lcy4_b_520_2:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_cyclecnt_0s_0s_0s.bn_lcy4_b_520_3>
---------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_b_520_3   ########
Instance path:   m_cyclecnt_0s_0s_0s.bn_lcy4_b_520_3                 
=====================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_cyclecnt_0s_0s_0s.bn_lcy4_b_520_3:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_cyclecnt_0s_0s_0s.bn_lcy4_b_520_4>
---------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_b_520_4   ########
Instance path:   m_cyclecnt_0s_0s_0s.bn_lcy4_b_520_4                 
=====================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_cyclecnt_0s_0s_0s.bn_lcy4_b_520_4:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_midgetv_core_Z17.m_ebr_Z15>
---------------------------------------------------------------
########   Utilization report for  cell:   m_ebr_Z15   ########
Instance path:   m_midgetv_core_Z17.m_ebr_Z15                  
===============================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     4                  1.41 %               
=================================================
Total COMBINATIONAL LOGIC in the block m_midgetv_core_Z17.m_ebr_Z15:	4 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
RAMS     8                  80 %                 
=================================================
Total MEMORY ELEMENTS in the block m_midgetv_core_Z17.m_ebr_Z15:	8 (1.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_ebr_Z15.m_ebr_w16_10s_4s_Z1>
-------------------------------------------------------------------------
########   Utilization report for  cell:   m_ebr_w16_10s_4s_Z1   ########
Instance path:   m_ebr_Z15.m_ebr_w16_10s_4s_Z1                           
=========================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     2                  0.7070 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_ebr_Z15.m_ebr_w16_10s_4s_Z1:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
RAMS     4                  40 %                 
=================================================
Total MEMORY ELEMENTS in the block m_ebr_Z15.m_ebr_w16_10s_4s_Z1:	4 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_ebr_w16_10s_4s_Z1.m_ebr_w8_10s_2s_Z2>
------------------------------------------------------------------------
########   Utilization report for  cell:   m_ebr_w8_10s_2s_Z2   ########
Instance path:   m_ebr_w16_10s_4s_Z1.m_ebr_w8_10s_2s_Z2                 
========================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_ebr_w16_10s_4s_Z1.m_ebr_w8_10s_2s_Z2:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
RAMS     2                  20 %                 
=================================================
Total MEMORY ELEMENTS in the block m_ebr_w16_10s_4s_Z1.m_ebr_w8_10s_2s_Z2:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_ebr_w8_10s_2s_Z2.m_ebr_w4_10s_1s_Z3>
------------------------------------------------------------------------
########   Utilization report for  cell:   m_ebr_w4_10s_1s_Z3   ########
Instance path:   m_ebr_w8_10s_2s_Z2.m_ebr_w4_10s_1s_Z3                  
========================================================================

MEMORY ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
RAMS     1                  10 %                 
=================================================
Total MEMORY ELEMENTS in the block m_ebr_w8_10s_2s_Z2.m_ebr_w4_10s_1s_Z3:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_ebr_w8_10s_2s_Z2.m_ebr_w4_10s_1s_Z4>
------------------------------------------------------------------------
########   Utilization report for  cell:   m_ebr_w4_10s_1s_Z4   ########
Instance path:   m_ebr_w8_10s_2s_Z2.m_ebr_w4_10s_1s_Z4                  
========================================================================

MEMORY ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
RAMS     1                  10 %                 
=================================================
Total MEMORY ELEMENTS in the block m_ebr_w8_10s_2s_Z2.m_ebr_w4_10s_1s_Z4:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_ebr_w16_10s_4s_Z1.m_ebr_w8_10s_2s_Z5>
------------------------------------------------------------------------
########   Utilization report for  cell:   m_ebr_w8_10s_2s_Z5   ########
Instance path:   m_ebr_w16_10s_4s_Z1.m_ebr_w8_10s_2s_Z5                 
========================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_ebr_w16_10s_4s_Z1.m_ebr_w8_10s_2s_Z5:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
RAMS     2                  20 %                 
=================================================
Total MEMORY ELEMENTS in the block m_ebr_w16_10s_4s_Z1.m_ebr_w8_10s_2s_Z5:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_ebr_w8_10s_2s_Z5.m_ebr_w4_10s_1s_Z6>
------------------------------------------------------------------------
########   Utilization report for  cell:   m_ebr_w4_10s_1s_Z6   ########
Instance path:   m_ebr_w8_10s_2s_Z5.m_ebr_w4_10s_1s_Z6                  
========================================================================

MEMORY ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
RAMS     1                  10 %                 
=================================================
Total MEMORY ELEMENTS in the block m_ebr_w8_10s_2s_Z5.m_ebr_w4_10s_1s_Z6:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_ebr_w8_10s_2s_Z5.m_ebr_w4_10s_1s_Z7>
------------------------------------------------------------------------
########   Utilization report for  cell:   m_ebr_w4_10s_1s_Z7   ########
Instance path:   m_ebr_w8_10s_2s_Z5.m_ebr_w4_10s_1s_Z7                  
========================================================================

MEMORY ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
RAMS     1                  10 %                 
=================================================
Total MEMORY ELEMENTS in the block m_ebr_w8_10s_2s_Z5.m_ebr_w4_10s_1s_Z7:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_ebr_Z15.m_ebr_w16_10s_4s_Z8>
-------------------------------------------------------------------------
########   Utilization report for  cell:   m_ebr_w16_10s_4s_Z8   ########
Instance path:   m_ebr_Z15.m_ebr_w16_10s_4s_Z8                           
=========================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     2                  0.7070 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_ebr_Z15.m_ebr_w16_10s_4s_Z8:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
RAMS     4                  40 %                 
=================================================
Total MEMORY ELEMENTS in the block m_ebr_Z15.m_ebr_w16_10s_4s_Z8:	4 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_ebr_w16_10s_4s_Z8.m_ebr_w8_10s_2s_Z12>
-------------------------------------------------------------------------
########   Utilization report for  cell:   m_ebr_w8_10s_2s_Z12   ########
Instance path:   m_ebr_w16_10s_4s_Z8.m_ebr_w8_10s_2s_Z12                 
=========================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_ebr_w16_10s_4s_Z8.m_ebr_w8_10s_2s_Z12:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
RAMS     2                  20 %                 
=================================================
Total MEMORY ELEMENTS in the block m_ebr_w16_10s_4s_Z8.m_ebr_w8_10s_2s_Z12:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_ebr_w8_10s_2s_Z12.m_ebr_w4_10s_1s_Z13>
-------------------------------------------------------------------------
########   Utilization report for  cell:   m_ebr_w4_10s_1s_Z13   ########
Instance path:   m_ebr_w8_10s_2s_Z12.m_ebr_w4_10s_1s_Z13                 
=========================================================================

MEMORY ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
RAMS     1                  10 %                 
=================================================
Total MEMORY ELEMENTS in the block m_ebr_w8_10s_2s_Z12.m_ebr_w4_10s_1s_Z13:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_ebr_w8_10s_2s_Z12.m_ebr_w4_10s_1s_Z14>
-------------------------------------------------------------------------
########   Utilization report for  cell:   m_ebr_w4_10s_1s_Z14   ########
Instance path:   m_ebr_w8_10s_2s_Z12.m_ebr_w4_10s_1s_Z14                 
=========================================================================

MEMORY ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
RAMS     1                  10 %                 
=================================================
Total MEMORY ELEMENTS in the block m_ebr_w8_10s_2s_Z12.m_ebr_w4_10s_1s_Z14:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_ebr_w16_10s_4s_Z8.m_ebr_w8_10s_2s_Z9>
------------------------------------------------------------------------
########   Utilization report for  cell:   m_ebr_w8_10s_2s_Z9   ########
Instance path:   m_ebr_w16_10s_4s_Z8.m_ebr_w8_10s_2s_Z9                 
========================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_ebr_w16_10s_4s_Z8.m_ebr_w8_10s_2s_Z9:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
RAMS     2                  20 %                 
=================================================
Total MEMORY ELEMENTS in the block m_ebr_w16_10s_4s_Z8.m_ebr_w8_10s_2s_Z9:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_ebr_w8_10s_2s_Z9.m_ebr_w4_10s_1s_Z10>
-------------------------------------------------------------------------
########   Utilization report for  cell:   m_ebr_w4_10s_1s_Z10   ########
Instance path:   m_ebr_w8_10s_2s_Z9.m_ebr_w4_10s_1s_Z10                  
=========================================================================

MEMORY ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
RAMS     1                  10 %                 
=================================================
Total MEMORY ELEMENTS in the block m_ebr_w8_10s_2s_Z9.m_ebr_w4_10s_1s_Z10:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_ebr_w8_10s_2s_Z9.m_ebr_w4_10s_1s_Z11>
-------------------------------------------------------------------------
########   Utilization report for  cell:   m_ebr_w4_10s_1s_Z11   ########
Instance path:   m_ebr_w8_10s_2s_Z9.m_ebr_w4_10s_1s_Z11                  
=========================================================================

MEMORY ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
RAMS     1                  10 %                 
=================================================
Total MEMORY ELEMENTS in the block m_ebr_w8_10s_2s_Z9.m_ebr_w4_10s_1s_Z11:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_midgetv_core_Z17.m_immexp_zfind_q_0s_32s>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   m_immexp_zfind_q_0s_32s   ########
Instance path:   m_midgetv_core_Z17.m_immexp_zfind_q_0s_32s                  
=============================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     33                 33.7 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block m_midgetv_core_Z17.m_immexp_zfind_q_0s_32s:	33 (4.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       50                 17.7 %               
CARRYS     32                 38.1 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_midgetv_core_Z17.m_immexp_zfind_q_0s_32s:	82 (11.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  10 %                 
=================================================
Total IO PADS in the block m_midgetv_core_Z17.m_immexp_zfind_q_0s_32s:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_midgetv_core_Z17.m_inputmux_0s_0s_1s_32s_0s_0s_14s_0s_0s_0s>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   m_inputmux_0s_0s_1s_32s_0s_0s_14s_0s_0s_0s   ########
Instance path:   m_midgetv_core_Z17.m_inputmux_0s_0s_1s_32s_0s_0s_14s_0s_0s_0s                  
================================================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     1                  1.02 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block m_midgetv_core_Z17.m_inputmux_0s_0s_1s_32s_0s_0s_14s_0s_0s_0s:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_midgetv_core_Z17.m_inputmux_0s_0s_1s_32s_0s_0s_14s_0s_0s_0s:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_midgetv_core_Z17.m_mimux_0s>
----------------------------------------------------------------
########   Utilization report for  cell:   m_mimux_0s   ########
Instance path:   m_midgetv_core_Z17.m_mimux_0s                  
================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     1                  1.02 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block m_midgetv_core_Z17.m_mimux_0s:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     33                 11.7 %               
=================================================
Total COMBINATIONAL LOGIC in the block m_midgetv_core_Z17.m_mimux_0s:	33 (4.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_midgetv_core_Z17.m_opreg_0s_0s>
-------------------------------------------------------------------
########   Utilization report for  cell:   m_opreg_0s_0s   ########
Instance path:   m_midgetv_core_Z17.m_opreg_0s_0s                  
===================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     31                 31.6 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block m_midgetv_core_Z17.m_opreg_0s_0s:	31 (4.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_midgetv_core_Z17.m_progressctrl_Z16>
------------------------------------------------------------------------
########   Utilization report for  cell:   m_progressctrl_Z16   ########
Instance path:   m_midgetv_core_Z17.m_progressctrl_Z16                  
========================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     8                  8.16 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block m_midgetv_core_Z17.m_progressctrl_Z16:	8 (1.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     20                 7.07 %               
=================================================
Total COMBINATIONAL LOGIC in the block m_midgetv_core_Z17.m_progressctrl_Z16:	20 (2.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  10 %                 
=================================================
Total IO PADS in the block m_midgetv_core_Z17.m_progressctrl_Z16:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_midgetv_core_Z17.m_rai_0s_10s>
------------------------------------------------------------------
########   Utilization report for  cell:   m_rai_0s_10s   ########
Instance path:   m_midgetv_core_Z17.m_rai_0s_10s                  
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     21                 7.42 %               
=================================================
Total COMBINATIONAL LOGIC in the block m_midgetv_core_Z17.m_rai_0s_10s:	21 (2.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_midgetv_core_Z17.m_shiftcounter_0s>
-----------------------------------------------------------------------
########   Utilization report for  cell:   m_shiftcounter_0s   ########
Instance path:   m_midgetv_core_Z17.m_shiftcounter_0s                  
=======================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     5                  5.1 %                
==================================================
Total SEQUENTIAL ELEMENTS in the block m_midgetv_core_Z17.m_shiftcounter_0s:	5 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       10                 3.53 %               
CARRYS     5                  5.95 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_midgetv_core_Z17.m_shiftcounter_0s:	15 (2.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_shiftcounter_0s.bn_l4_170>
---------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_170   ########
Instance path:   m_shiftcounter_0s.bn_l4_170                   
===============================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_shiftcounter_0s.bn_l4_170:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_shiftcounter_0s.bn_l4_51914_4>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_51914_4   ########
Instance path:   m_shiftcounter_0s.bn_l4_51914_4                   
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_shiftcounter_0s.bn_l4_51914_4:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_shiftcounter_0s.bn_l4_51914_5>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_51914_5   ########
Instance path:   m_shiftcounter_0s.bn_l4_51914_5                   
===================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_shiftcounter_0s.bn_l4_51914_5:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_shiftcounter_0s.bn_l4_8738>
----------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_8738   ########
Instance path:   m_shiftcounter_0s.bn_l4_8738                   
================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_shiftcounter_0s.bn_l4_8738:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_shiftcounter_0s.bn_l4_8738_0>
------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4_8738_0   ########
Instance path:   m_shiftcounter_0s.bn_l4_8738_0                   
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_shiftcounter_0s.bn_l4_8738_0:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_shiftcounter_0s.bn_lcy4_57902>
-------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_57902   ########
Instance path:   m_shiftcounter_0s.bn_lcy4_57902                   
===================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_shiftcounter_0s.bn_lcy4_57902:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_shiftcounter_0s.bn_lcy4_57902_0>
---------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_57902_0   ########
Instance path:   m_shiftcounter_0s.bn_lcy4_57902_0                   
=====================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_shiftcounter_0s.bn_lcy4_57902_0:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_shiftcounter_0s.bn_lcy4_57902_1>
---------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_57902_1   ########
Instance path:   m_shiftcounter_0s.bn_lcy4_57902_1                   
=====================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_shiftcounter_0s.bn_lcy4_57902_1:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_shiftcounter_0s.bn_lcy4_57902_2>
---------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_57902_2   ########
Instance path:   m_shiftcounter_0s.bn_lcy4_57902_2                   
=====================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_shiftcounter_0s.bn_lcy4_57902_2:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_shiftcounter_0s.bn_lcy4_b_37762>
---------------------------------------------------------------------
########   Utilization report for  cell:   bn_lcy4_b_37762   ########
Instance path:   m_shiftcounter_0s.bn_lcy4_b_37762                   
=====================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       1                  0.3530 %             
CARRYS     1                  1.19 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_shiftcounter_0s.bn_lcy4_b_37762:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_midgetv_core_Z17.m_ucode_0s_0s_0s>
----------------------------------------------------------------------
########   Utilization report for  cell:   m_ucode_0s_0s_0s   ########
Instance path:   m_midgetv_core_Z17.m_ucode_0s_0s_0s                  
======================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     1                  1.02 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block m_midgetv_core_Z17.m_ucode_0s_0s_0s:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     16                 5.65 %               
=================================================
Total COMBINATIONAL LOGIC in the block m_midgetv_core_Z17.m_ucode_0s_0s_0s:	16 (2.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
RAMS     2                  20 %                 
=================================================
Total MEMORY ELEMENTS in the block m_midgetv_core_Z17.m_ucode_0s_0s_0s:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_ucode_0s_0s_0s.m_2ebr>
------------------------------------------------------------
########   Utilization report for  cell:   m_2ebr   ########
Instance path:   m_ucode_0s_0s_0s.m_2ebr                    
============================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     1                  1.02 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block m_ucode_0s_0s_0s.m_2ebr:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     16                 5.65 %               
=================================================
Total COMBINATIONAL LOGIC in the block m_ucode_0s_0s_0s.m_2ebr:	16 (2.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
RAMS     2                  20 %                 
=================================================
Total MEMORY ELEMENTS in the block m_ucode_0s_0s_0s.m_2ebr:	2 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_2ebr.bn_l4v_16>
---------------------------------------------------------------
########   Utilization report for  cell:   bn_l4v_16   ########
Instance path:   m_2ebr.bn_l4v_16                              
===============================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_2ebr.bn_l4v_16:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_2ebr.bn_l4v_32768>
------------------------------------------------------------------
########   Utilization report for  cell:   bn_l4v_32768   ########
Instance path:   m_2ebr.bn_l4v_32768                              
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_2ebr.bn_l4v_32768:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_midgetv_core_Z17.m_ucodepc_2s_0s_0s>
------------------------------------------------------------------------
########   Utilization report for  cell:   m_ucodepc_2s_0s_0s   ########
Instance path:   m_midgetv_core_Z17.m_ucodepc_2s_0s_0s                  
========================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     20                 7.07 %               
=================================================
Total COMBINATIONAL LOGIC in the block m_midgetv_core_Z17.m_ucodepc_2s_0s_0s:	20 (2.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_ucodepc_2s_0s_0s.m_illegalop_2s_0s>
-----------------------------------------------------------------------
########   Utilization report for  cell:   m_illegalop_2s_0s   ########
Instance path:   m_ucodepc_2s_0s_0s.m_illegalop_2s_0s                  
=======================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.3530 %             
=================================================
Total COMBINATIONAL LOGIC in the block m_ucodepc_2s_0s_0s.m_illegalop_2s_0s:	1 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=m_midgetv_core_Z17.m_wai_0s_10s>
------------------------------------------------------------------
########   Utilization report for  cell:   m_wai_0s_10s   ########
Instance path:   m_midgetv_core_Z17.m_wai_0s_10s                  
==================================================================

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       12                 4.24 %               
CARRYS     5                  5.95 %               
===================================================
Total COMBINATIONAL LOGIC in the block m_midgetv_core_Z17.m_wai_0s_10s:	17 (2.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
