Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb  7 22:17:08 2025
| Host         : LAPTOP-DUUNQKAE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file HDMI_wrapper_timing_summary_routed.rpt -pb HDMI_wrapper_timing_summary_routed.pb -rpx HDMI_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                  Violations  
------  --------  -------------------------------------------  ----------  
XDCB-5  Warning   Runtime inefficient way to find pin objects  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.643        0.000                      0                  227        0.122        0.000                      0                  227        2.845        0.000                       0                   162  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
clk_50m                      {0.000 10.000}       20.000          50.000          
  clk_out1_HDMI_clk_wiz_0_0  {0.000 12.500}       25.000          40.000          
  clk_out2_HDMI_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clkfbout_HDMI_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50m                                                                                                                                                                        7.000        0.000                       0                     1  
  clk_out1_HDMI_clk_wiz_0_0       19.643        0.000                      0                  227        0.122        0.000                      0                  227       12.000        0.000                       0                   148  
  clk_out2_HDMI_clk_wiz_0_0                                                                                                                                                    2.845        0.000                       0                    10  
  clkfbout_HDMI_clk_wiz_0_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                     clk_out2_HDMI_clk_wiz_0_0                             
(none)                     clkfbout_HDMI_clk_wiz_0_0                             


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50m
  To Clock:  clk_50m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50m
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50m }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.643ns  (required time - arrival time)
  Source:                 HDMI_i/color_bar_0/inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/color_bar_0/inst/rgb_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@25.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 1.878ns (35.759%)  route 3.374ns (64.241%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 23.522 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.858    -0.837    HDMI_i/color_bar_0/inst/clk
    SLICE_X113Y65        FDCE                                         r  HDMI_i/color_bar_0/inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDCE (Prop_fdce_C_Q)         0.419    -0.418 r  HDMI_i/color_bar_0/inst/v_count_reg[1]/Q
                         net (fo=10, routed)          0.664     0.247    HDMI_i/color_bar_0/inst/v_count[1]
    SLICE_X111Y64        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.905     1.152 f  HDMI_i/color_bar_0/inst/pix_ypos0_carry/O[3]
                         net (fo=5, routed)           1.018     2.170    HDMI_i/color_bar_0/inst/pix_ypos0_carry_n_4
    SLICE_X110Y66        LUT6 (Prop_lut6_I4_O)        0.306     2.476 r  HDMI_i/color_bar_0/inst/rgb_r[7]_i_22/O
                         net (fo=1, routed)           1.008     3.483    HDMI_i/color_bar_0/inst/rgb_r[7]_i_22_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I5_O)        0.124     3.607 r  HDMI_i/color_bar_0/inst/rgb_r[7]_i_7/O
                         net (fo=1, routed)           0.684     4.291    HDMI_i/color_bar_0/inst/rgb_r[7]_i_7_n_0
    SLICE_X111Y67        LUT6 (Prop_lut6_I5_O)        0.124     4.415 r  HDMI_i/color_bar_0/inst/rgb_r[7]_i_1/O
                         net (fo=1, routed)           0.000     4.415    HDMI_i/color_bar_0/inst/rgb_r[7]_i_1_n_0
    SLICE_X111Y67        FDCE                                         r  HDMI_i/color_bar_0/inst/rgb_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.528    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    20.028 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.753    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.844 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.678    23.522    HDMI_i/color_bar_0/inst/clk
    SLICE_X111Y67        FDCE                                         r  HDMI_i/color_bar_0/inst/rgb_r_reg[7]/C
                         clock pessimism              0.615    24.137    
                         clock uncertainty           -0.108    24.029    
    SLICE_X111Y67        FDCE (Setup_fdce_C_D)        0.029    24.058    HDMI_i/color_bar_0/inst/rgb_r_reg[7]
  -------------------------------------------------------------------
                         required time                         24.058    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                 19.643    

Slack (MET) :             19.745ns  (required time - arrival time)
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@25.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 1.340ns (27.616%)  route 3.512ns (72.384%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 23.516 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.851    -0.844    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y71        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/Q
                         net (fo=6, routed)           0.973     0.586    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_2_in
    SLICE_X112Y71        LUT3 (Prop_lut3_I2_O)        0.150     0.736 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=6, routed)           1.158     1.893    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X112Y71        LUT5 (Prop_lut5_I1_O)        0.356     2.249 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_5/O
                         net (fo=6, routed)           1.044     3.293    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_5_n_0
    SLICE_X111Y71        LUT4 (Prop_lut4_I0_O)        0.378     3.671 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.338     4.009    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X113Y72        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.528    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    20.028 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.753    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.844 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.672    23.516    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y72        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.615    24.131    
                         clock uncertainty           -0.108    24.023    
    SLICE_X113Y72        FDRE (Setup_fdre_C_D)       -0.270    23.753    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         23.753    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                 19.745    

Slack (MET) :             19.969ns  (required time - arrival time)
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@25.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 1.493ns (31.044%)  route 3.316ns (68.956%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 23.521 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.857    -0.838    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y83        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.478    -0.360 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          0.746     0.386    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X112Y83        LUT3 (Prop_lut3_I1_O)        0.327     0.713 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_2/O
                         net (fo=10, routed)          1.317     2.030    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1_n_0
    SLICE_X111Y84        LUT2 (Prop_lut2_I1_O)        0.356     2.386 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_5__1/O
                         net (fo=7, routed)           0.875     3.261    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_5__1_n_0
    SLICE_X109Y84        LUT3 (Prop_lut3_I2_O)        0.332     3.593 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[0]_i_1/O
                         net (fo=1, routed)           0.379     3.972    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[0]_i_1_n_0
    SLICE_X109Y84        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.528    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    20.028 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.753    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.844 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.677    23.521    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X109Y84        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.575    24.096    
                         clock uncertainty           -0.108    23.988    
    SLICE_X109Y84        FDRE (Setup_fdre_C_D)       -0.047    23.941    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         23.941    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                 19.969    

Slack (MET) :             20.319ns  (required time - arrival time)
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@25.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.612ns (16.303%)  route 3.142ns (83.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 23.520 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.854    -0.841    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y68        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.385 f  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          1.046     0.662    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X112Y70        LUT1 (Prop_lut1_I0_O)        0.156     0.818 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          2.095     2.913    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/SR[0]
    SLICE_X108Y83        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.528    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    20.028 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.753    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.844 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.676    23.520    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X108Y83        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.575    24.095    
                         clock uncertainty           -0.108    23.987    
    SLICE_X108Y83        FDRE (Setup_fdre_C_R)       -0.755    23.232    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                         23.232    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                 20.319    

Slack (MET) :             20.319ns  (required time - arrival time)
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@25.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.612ns (16.303%)  route 3.142ns (83.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 23.520 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.854    -0.841    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y68        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.385 f  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          1.046     0.662    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X112Y70        LUT1 (Prop_lut1_I0_O)        0.156     0.818 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          2.095     2.913    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/SR[0]
    SLICE_X108Y83        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.528    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    20.028 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.753    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.844 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.676    23.520    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X108Y83        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.575    24.095    
                         clock uncertainty           -0.108    23.987    
    SLICE_X108Y83        FDRE (Setup_fdre_C_R)       -0.755    23.232    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                         23.232    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                 20.319    

Slack (MET) :             20.364ns  (required time - arrival time)
  Source:                 HDMI_i/color_bar_0/inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/color_bar_0/inst/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@25.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.966ns (21.745%)  route 3.476ns (78.255%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.858    -0.837    HDMI_i/color_bar_0/inst/clk
    SLICE_X113Y65        FDCE                                         r  HDMI_i/color_bar_0/inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDCE (Prop_fdce_C_Q)         0.419    -0.418 r  HDMI_i/color_bar_0/inst/v_count_reg[1]/Q
                         net (fo=10, routed)          1.024     0.606    HDMI_i/color_bar_0/inst/v_count[1]
    SLICE_X112Y64        LUT2 (Prop_lut2_I1_O)        0.299     0.905 r  HDMI_i/color_bar_0/inst/v_count[5]_i_2/O
                         net (fo=3, routed)           0.894     1.800    HDMI_i/color_bar_0/inst/v_count[5]_i_2_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I5_O)        0.124     1.924 f  HDMI_i/color_bar_0/inst/v_count[9]_i_5/O
                         net (fo=1, routed)           0.946     2.870    HDMI_i/color_bar_0/inst/v_count[9]_i_5_n_0
    SLICE_X110Y64        LUT5 (Prop_lut5_I2_O)        0.124     2.994 r  HDMI_i/color_bar_0/inst/v_count[9]_i_2/O
                         net (fo=1, routed)           0.612     3.606    HDMI_i/color_bar_0/inst/p_1_in[9]
    SLICE_X110Y64        FDCE                                         r  HDMI_i/color_bar_0/inst/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.528    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    20.028 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.753    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.844 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.681    23.525    HDMI_i/color_bar_0/inst/clk
    SLICE_X110Y64        FDCE                                         r  HDMI_i/color_bar_0/inst/v_count_reg[9]/C
                         clock pessimism              0.615    24.140    
                         clock uncertainty           -0.108    24.032    
    SLICE_X110Y64        FDCE (Setup_fdce_C_D)       -0.062    23.970    HDMI_i/color_bar_0/inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         23.970    
                         arrival time                          -3.606    
  -------------------------------------------------------------------
                         slack                                 20.364    

Slack (MET) :             20.414ns  (required time - arrival time)
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@25.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.612ns (16.303%)  route 3.142ns (83.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 23.520 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.854    -0.841    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y68        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.385 f  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          1.046     0.662    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X112Y70        LUT1 (Prop_lut1_I0_O)        0.156     0.818 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          2.095     2.913    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/SR[0]
    SLICE_X109Y83        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.528    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    20.028 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.753    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.844 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.676    23.520    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X109Y83        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.575    24.095    
                         clock uncertainty           -0.108    23.987    
    SLICE_X109Y83        FDRE (Setup_fdre_C_R)       -0.660    23.327    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                         23.327    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                 20.414    

Slack (MET) :             20.414ns  (required time - arrival time)
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@25.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.612ns (16.303%)  route 3.142ns (83.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 23.520 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.854    -0.841    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y68        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y68        FDRE (Prop_fdre_C_Q)         0.456    -0.385 f  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          1.046     0.662    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X112Y70        LUT1 (Prop_lut1_I0_O)        0.156     0.818 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          2.095     2.913    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/SR[0]
    SLICE_X109Y83        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.528    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    20.028 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.753    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.844 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.676    23.520    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X109Y83        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.575    24.095    
                         clock uncertainty           -0.108    23.987    
    SLICE_X109Y83        FDRE (Setup_fdre_C_R)       -0.660    23.327    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         23.327    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                 20.414    

Slack (MET) :             20.426ns  (required time - arrival time)
  Source:                 HDMI_i/color_bar_0/inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/color_bar_0/inst/h_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@25.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 1.242ns (29.498%)  route 2.968ns (70.502%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 23.521 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.856    -0.839    HDMI_i/color_bar_0/inst/clk
    SLICE_X109Y65        FDCE                                         r  HDMI_i/color_bar_0/inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDCE (Prop_fdce_C_Q)         0.419    -0.420 f  HDMI_i/color_bar_0/inst/h_count_reg[3]/Q
                         net (fo=10, routed)          0.861     0.441    HDMI_i/color_bar_0/inst/h_count[3]
    SLICE_X108Y66        LUT4 (Prop_lut4_I3_O)        0.325     0.766 f  HDMI_i/color_bar_0/inst/h_count[10]_i_2/O
                         net (fo=5, routed)           0.848     1.614    HDMI_i/color_bar_0/inst/h_count[10]_i_2_n_0
    SLICE_X108Y68        LUT6 (Prop_lut6_I5_O)        0.348     1.962 f  HDMI_i/color_bar_0/inst/v_count[9]_i_1/O
                         net (fo=21, routed)          0.785     2.747    HDMI_i/color_bar_0/inst/v_count[9]_i_1_n_0
    SLICE_X109Y65        LUT5 (Prop_lut5_I4_O)        0.150     2.897 r  HDMI_i/color_bar_0/inst/h_count[3]_i_1/O
                         net (fo=1, routed)           0.475     3.372    HDMI_i/color_bar_0/inst/h_count[3]_i_1_n_0
    SLICE_X109Y65        FDCE                                         r  HDMI_i/color_bar_0/inst/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.528    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    20.028 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.753    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.844 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.677    23.521    HDMI_i/color_bar_0/inst/clk
    SLICE_X109Y65        FDCE                                         r  HDMI_i/color_bar_0/inst/h_count_reg[3]/C
                         clock pessimism              0.640    24.161    
                         clock uncertainty           -0.108    24.053    
    SLICE_X109Y65        FDCE (Setup_fdce_C_D)       -0.255    23.798    HDMI_i/color_bar_0/inst/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         23.798    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                 20.426    

Slack (MET) :             20.448ns  (required time - arrival time)
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@25.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.493ns (33.880%)  route 2.914ns (66.120%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 23.521 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.857    -0.838    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y83        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.478    -0.360 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          0.746     0.386    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X112Y83        LUT3 (Prop_lut3_I1_O)        0.327     0.713 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_2/O
                         net (fo=10, routed)          1.317     2.030    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1_n_0
    SLICE_X111Y84        LUT2 (Prop_lut2_I1_O)        0.356     2.386 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_5__1/O
                         net (fo=7, routed)           0.851     3.237    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_5__1_n_0
    SLICE_X109Y84        LUT6 (Prop_lut6_I3_O)        0.332     3.569 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2[2]_i_1/O
                         net (fo=1, routed)           0.000     3.569    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2[2]_i_1_n_0
    SLICE_X109Y84        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.528    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    20.028 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.753    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.844 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.677    23.521    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X109Y84        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.575    24.096    
                         clock uncertainty           -0.108    23.988    
    SLICE_X109Y84        FDRE (Setup_fdre_C_D)        0.029    24.017    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                         24.017    
                         arrival time                          -3.569    
  -------------------------------------------------------------------
                         slack                                 20.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.623    -0.621    HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y75        FDPE                                         r  HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDPE (Prop_fdpe_C_Q)         0.141    -0.480 r  HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.424    HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y75        FDPE                                         r  HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.892    -0.862    HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y75        FDPE                                         r  HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.241    -0.621    
    SLICE_X113Y75        FDPE (Hold_fdpe_C_D)         0.075    -0.546    HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.398%)  route 0.098ns (34.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.626    -0.618    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y71        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.098    -0.379    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X112Y70        LUT5 (Prop_lut5_I3_O)        0.045    -0.334 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.334    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X112Y70        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.897    -0.857    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y70        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X112Y70        FDRE (Hold_fdre_C_D)         0.121    -0.482    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 HDMI_i/color_bar_0/inst/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/color_bar_0/inst/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.065%)  route 0.114ns (37.935%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.632    -0.612    HDMI_i/color_bar_0/inst/clk
    SLICE_X113Y65        FDCE                                         r  HDMI_i/color_bar_0/inst/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  HDMI_i/color_bar_0/inst/v_count_reg[4]/Q
                         net (fo=10, routed)          0.114    -0.357    HDMI_i/color_bar_0/inst/v_count[4]
    SLICE_X112Y65        LUT4 (Prop_lut4_I3_O)        0.045    -0.312 r  HDMI_i/color_bar_0/inst/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.312    HDMI_i/color_bar_0/inst/vsync_i_1_n_0
    SLICE_X112Y65        FDRE                                         r  HDMI_i/color_bar_0/inst/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.902    -0.852    HDMI_i/color_bar_0/inst/clk
    SLICE_X112Y65        FDRE                                         r  HDMI_i/color_bar_0/inst/vsync_reg/C
                         clock pessimism              0.253    -0.599    
    SLICE_X112Y65        FDRE (Hold_fdre_C_D)         0.120    -0.479    HDMI_i/color_bar_0/inst/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 HDMI_i/color_bar_0/inst/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.629    -0.615    HDMI_i/color_bar_0/inst/clk
    SLICE_X110Y68        FDRE                                         r  HDMI_i/color_bar_0/inst/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  HDMI_i/color_bar_0/inst/hsync_reg/Q
                         net (fo=1, routed)           0.121    -0.353    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X110Y69        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.898    -0.856    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y69        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism              0.254    -0.602    
    SLICE_X110Y69        FDRE (Hold_fdre_C_D)         0.070    -0.532    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.299%)  route 0.144ns (43.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.631    -0.613    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X109Y84        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=13, routed)          0.144    -0.328    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X108Y83        LUT6 (Prop_lut6_I0_O)        0.045    -0.283 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.283    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_2[1]
    SLICE_X108Y83        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.898    -0.856    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X108Y83        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.256    -0.600    
    SLICE_X108Y83        FDRE (Hold_fdre_C_D)         0.120    -0.480    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.128ns (17.252%)  route 0.614ns (82.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.623    -0.621    HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y75        FDPE                                         r  HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDPE (Prop_fdpe_C_Q)         0.128    -0.493 r  HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.614     0.121    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y79         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.894    -0.860    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y79         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.276    -0.584    
    OLOGIC_X1Y79         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505    -0.079    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.998%)  route 0.128ns (38.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.631    -0.613    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y83        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.128    -0.321    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/p_1_in
    SLICE_X112Y84        LUT3 (Prop_lut3_I0_O)        0.045    -0.276 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.276    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[2]_i_1__1_n_0
    SLICE_X112Y84        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.902    -0.852    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y84        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.254    -0.598    
    SLICE_X112Y84        FDRE (Hold_fdre_C_D)         0.121    -0.477    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.108%)  route 0.152ns (51.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.630    -0.614    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y82        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.152    -0.321    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[8]
    SLICE_X111Y83        FDSE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.901    -0.853    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y83        FDSE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X111Y83        FDSE (Hold_fdse_C_D)         0.070    -0.529    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.235%)  route 0.083ns (26.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.626    -0.618    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y78        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.083    -0.407    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_1_in
    SLICE_X113Y78        LUT2 (Prop_lut2_I1_O)        0.099    -0.308 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.308    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0_n_0
    SLICE_X113Y78        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.896    -0.858    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y78        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.240    -0.618    
    SLICE_X113Y78        FDRE (Hold_fdre_C_D)         0.091    -0.527    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.128ns (16.774%)  route 0.635ns (83.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.623    -0.621    HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y75        FDPE                                         r  HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDPE (Prop_fdpe_C_Q)         0.128    -0.493 r  HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.635     0.142    HDMI_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y71         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.893    -0.861    HDMI_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y71         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.276    -0.585    
    OLOGIC_X1Y71         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505    -0.080    HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   HDMI_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y72     HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y71     HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y70     HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y69     HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y80     HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y79     HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y84     HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y83     HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y65    HDMI_i/color_bar_0/inst/de_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y65    HDMI_i/color_bar_0/inst/de_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y66    HDMI_i/color_bar_0/inst/h_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y66    HDMI_i/color_bar_0/inst/h_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y66    HDMI_i/color_bar_0/inst/h_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y66    HDMI_i/color_bar_0/inst/h_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y66    HDMI_i/color_bar_0/inst/h_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y66    HDMI_i/color_bar_0/inst/h_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y66    HDMI_i/color_bar_0/inst/h_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y66    HDMI_i/color_bar_0/inst/h_count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y65    HDMI_i/color_bar_0/inst/de_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y65    HDMI_i/color_bar_0/inst/de_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y66    HDMI_i/color_bar_0/inst/h_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y66    HDMI_i/color_bar_0/inst/h_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y66    HDMI_i/color_bar_0/inst/h_count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y66    HDMI_i/color_bar_0/inst/h_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y66    HDMI_i/color_bar_0/inst/h_count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y66    HDMI_i/color_bar_0/inst/h_count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y66    HDMI_i/color_bar_0/inst/h_count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y66    HDMI_i/color_bar_0/inst/h_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_HDMI_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17   HDMI_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y72     HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y71     HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y70     HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y69     HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y80     HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y79     HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y84     HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y83     HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HDMI_clk_wiz_0_0
  To Clock:  clkfbout_HDMI_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   HDMI_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_HDMI_clk_wiz_0_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Clk_n_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.323ns  (logic 2.322ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.871    -0.823    HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y72         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.351 r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.350    HDMI_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    N19                  OBUFDS (Prop_obufds_I_OB)    1.850     1.500 r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     1.500    TMDS_Clk_n_0
    N20                                                               r  TMDS_Clk_n_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Clk_p_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.322ns  (logic 2.321ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.871    -0.823    HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y72         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.351 r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.350    HDMI_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    N19                  OBUFDS (Prop_obufds_I_O)     1.849     1.499 r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     1.499    TMDS_Clk_p_0
    N19                                                               r  TMDS_Clk_p_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Data_n_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.313ns  (logic 2.312ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.880    -0.814    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y84         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.342 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.341    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J21                  OBUFDS (Prop_obufds_I_OB)    1.840     1.499 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     1.499    TMDS_Data_n_0[2]
    J22                                                               r  TMDS_Data_n_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Data_p_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.880    -0.814    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y84         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.342 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.341    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J21                  OBUFDS (Prop_obufds_I_O)     1.839     1.498 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     1.498    TMDS_Data_p_0[2]
    J21                                                               r  TMDS_Data_p_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Data_n_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.316ns  (logic 2.315ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.873    -0.821    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y70         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.349 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.348    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    M21                  OBUFDS (Prop_obufds_I_OB)    1.843     1.495 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     1.495    TMDS_Data_n_0[0]
    M22                                                               r  TMDS_Data_n_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Data_p_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.315ns  (logic 2.314ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.873    -0.821    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y70         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.349 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.348    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    M21                  OBUFDS (Prop_obufds_I_O)     1.842     1.494 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     1.494    TMDS_Data_p_0[0]
    M21                                                               r  TMDS_Data_p_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Data_n_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.873    -0.821    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y80         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.349 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.348    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    L21                  OBUFDS (Prop_obufds_I_OB)    1.825     1.477 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     1.477    TMDS_Data_n_0[1]
    L22                                                               r  TMDS_Data_n_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Data_p_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.297ns  (logic 2.296ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.873    -0.821    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y80         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.349 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.348    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    L21                  OBUFDS (Prop_obufds_I_O)     1.824     1.476 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     1.476    TMDS_Data_p_0[1]
    L21                                                               r  TMDS_Data_p_0[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Data_p_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.950ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.621    -0.623    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y80         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.446 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.445    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    L21                  OBUFDS (Prop_obufds_I_O)     0.773     0.328 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     0.328    TMDS_Data_p_0[1]
    L21                                                               r  TMDS_Data_p_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Data_n_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.621    -0.623    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y80         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.446 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.445    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    L21                  OBUFDS (Prop_obufds_I_OB)    0.774     0.329 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     0.329    TMDS_Data_n_0[1]
    L22                                                               r  TMDS_Data_n_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Data_p_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.969ns  (logic 0.968ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.621    -0.623    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y70         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.446 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.445    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    M21                  OBUFDS (Prop_obufds_I_O)     0.791     0.346 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     0.346    TMDS_Data_p_0[0]
    M21                                                               r  TMDS_Data_p_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Data_p_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.625    -0.619    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y84         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.441    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J21                  OBUFDS (Prop_obufds_I_O)     0.788     0.347 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     0.347    TMDS_Data_p_0[2]
    J21                                                               r  TMDS_Data_p_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Data_n_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.970ns  (logic 0.969ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.621    -0.623    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y70         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.446 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.445    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    M21                  OBUFDS (Prop_obufds_I_OB)    0.792     0.347 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     0.347    TMDS_Data_n_0[0]
    M22                                                               r  TMDS_Data_n_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Data_n_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.967ns  (logic 0.966ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.625    -0.619    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y84         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.441    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J21                  OBUFDS (Prop_obufds_I_OB)    0.789     0.348 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     0.348    TMDS_Data_n_0[2]
    J22                                                               r  TMDS_Data_n_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Clk_p_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.976ns  (logic 0.975ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620    -0.624    HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y72         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.447 r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.446    HDMI_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    N19                  OBUFDS (Prop_obufds_I_O)     0.798     0.352 r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     0.352    TMDS_Clk_p_0
    N19                                                               r  TMDS_Clk_p_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Clk_n_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.977ns  (logic 0.976ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620    -0.624    HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y72         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.447 r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.446    HDMI_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    N19                  OBUFDS (Prop_obufds_I_OB)    0.799     0.353 r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     0.353    TMDS_Clk_n_0
    N20                                                               r  TMDS_Clk_n_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_HDMI_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_HDMI_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.464ns  (logic 0.029ns (1.981%)  route 1.435ns (98.019%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_HDMI_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    M19                                               0.000    10.000 f  clk_50m (IN)
                         net (fo=0)                   0.000    10.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392    10.392 f  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.872    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.231     7.641 f  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.576     8.217    HDMI_i/clk_wiz_0/inst/clkfbout_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.246 f  HDMI_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.859     9.105    HDMI_i/clk_wiz_0/inst/clkfbout_buf_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_HDMI_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.412ns  (logic 0.091ns (2.667%)  route 3.321ns (97.333%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.528    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.500    -4.972 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.725    -3.247    HDMI_i/clk_wiz_0/inst/clkfbout_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.156 r  HDMI_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.596    -1.560    HDMI_i/clk_wiz_0/inst/clkfbout_buf_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





