

================================================================
== Vivado HLS Report for 'imf3'
================================================================
* Date:           Sat Oct  5 07:11:46 2019

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        duc_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.71|     2.519|        0.34|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      1|        -|        -|    -|
|Expression           |        -|      -|        0|      424|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        0|      -|      171|       19|    0|
|Multiplexer          |        -|      -|        -|       81|    -|
|Register             |        -|      -|      294|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      1|      465|      524|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |duc_mul_mul_18s_1bkb_U6  |duc_mul_mul_18s_1bkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |c_5_0_U         |imf3_c_5_0         |        0|  18|   2|    0|     6|   18|     1|          108|
    |c_5_1_U         |imf3_c_5_1         |        0|   1|   1|    0|     6|    1|     1|            6|
    |shift_reg_p0_U  |imf3_shift_reg_p0  |        0|  76|   8|    0|    12|   38|     1|          456|
    |shift_reg_p1_U  |imf3_shift_reg_p0  |        0|  76|   8|    0|    12|   38|     1|          456|
    +----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                   |        0| 171|  19|    0|    36|   95|     4|         1026|
    +----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln36_1_fu_301_p2     |     +    |      0|  0|  42|          35|          35|
    |add_ln36_fu_296_p2       |     +    |      0|  0|  42|          35|          35|
    |add_ln40_fu_349_p2       |     +    |      0|  0|  15|           6|           1|
    |inc_fu_162_p2            |     +    |      0|  0|  15|           1|           6|
    |shift_reg_p0_d0          |     +    |      0|  0|  45|          38|          38|
    |shift_reg_p1_d0          |     +    |      0|  0|  45|          38|          38|
    |sub_ln46_fu_220_p2       |     -    |      0|  0|  42|          35|          35|
    |and_ln37_fu_338_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln23_fu_140_p2      |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln30_fu_200_p2      |   icmp   |      0|  0|  11|           6|           3|
    |icmp_ln37_fu_333_p2      |   icmp   |      0|  0|  11|           6|           4|
    |or_ln30_fu_237_p2        |    or    |      0|  0|   2|           1|           1|
    |inc_2_fu_368_p3          |  select  |      0|  0|   6|           1|           1|
    |m_1_fu_226_p3            |  select  |      0|  0|  35|           1|          35|
    |select_ln30_1_fu_275_p3  |  select  |      0|  0|  38|           1|           1|
    |select_ln30_fu_254_p3    |  select  |      0|  0|  38|           1|           1|
    |select_ln36_fu_326_p3    |  select  |      0|  0|  18|           1|          18|
    |select_ln40_fu_354_p3    |  select  |      0|  0|   6|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 424|         214|         255|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  33|          6|    1|          6|
    |ap_return              |   9|          2|   18|         36|
    |d_assign_reg_126       |   9|          2|   18|         36|
    |shift_reg_p0_address0  |  15|          3|    4|         12|
    |shift_reg_p1_address0  |  15|          3|    4|         12|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  81|         16|   45|        102|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   5|   0|    5|          0|
    |ap_return_preg             |  18|   0|   18|          0|
    |c_5_0_load_reg_419         |  18|   0|   18|          0|
    |c_5_1_load_reg_424         |   1|   0|    1|          0|
    |ch_4_reg_440               |   1|   0|    1|          0|
    |d_assign_reg_126           |  18|   0|   18|          0|
    |i_2                        |   6|   0|    6|          0|
    |i_2_load_reg_392           |   6|   0|    6|          0|
    |icmp_ln23_reg_399          |   1|   0|    1|          0|
    |icmp_ln30_reg_465          |   1|   0|    1|          0|
    |in_1                       |  18|   0|   18|          0|
    |inc_reg_429                |   6|   0|    6|          0|
    |init_2                     |   1|   0|    1|          0|
    |j                          |   6|   0|    6|          0|
    |m_1_reg_492                |  35|   0|   35|          0|
    |m_reg_477                  |  36|   0|   36|          0|
    |p_Val2_s_reg_434           |   6|   0|    6|          0|
    |shift_reg_p0_load_reg_472  |  38|   0|   38|          0|
    |shift_reg_p1_load_reg_487  |  38|   0|   38|          0|
    |trunc_ln30_1_reg_482       |  35|   0|   35|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 294|   0|  294|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |     imf3     | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |     imf3     | return value |
|ap_start   |  in |    1| ap_ctrl_hs |     imf3     | return value |
|ap_done    | out |    1| ap_ctrl_hs |     imf3     | return value |
|ap_idle    | out |    1| ap_ctrl_hs |     imf3     | return value |
|ap_ready   | out |    1| ap_ctrl_hs |     imf3     | return value |
|ap_return  | out |   18| ap_ctrl_hs |     imf3     | return value |
|x          |  in |   18|   ap_none  |       x      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

