# CA-Project
It's a Multi-Cycle Pipelined Cpu. It's been built using Quartus and Verilog.
It's been built by @sepehrkianian09 and @mahmoudkianian
