## Courses and Tutorials
 - Rob A. Rutenbar, [VLSI CAD Part I: Logic](https://www.coursera.org/learn/vlsi-cad-logic) and [VLSI CAD Part II: Layout](https://www.coursera.org/learn/vlsi-cad-layout)
 - Sung Kyu Lim, [ECE6133: Physical Design Automation of VLSI Systems](http://limsk.ece.gatech.edu/course/ece6133/)
 - David Z. Pan, [EE 382V: VLSI Physical Design Automation](http://users.ece.utexas.edu/~dpan/EE382V_PDA/)
 - Sanjit A. Seshia, [EECS 219C: Formal Methods: Specification, Verification, and Synthesis](https://people.eecs.berkeley.edu/~sseshia/219c/)
 - Chung-Kuan Cheng, [CSE245: Computer Aided Circuit Simulation and Verification](https://cseweb.ucsd.edu/classes/wi15/cse245-a/)
 - Robert Brayton, [EECS 219B: Logic Synthesis for Hardware Systems](https://people.eecs.berkeley.edu/~brayton/courses/219b/)
 - Alan Mishchenko, [EECS 290A: Advanced Methods in Logic Synthesis and Equivalence Checking ](https://people.eecs.berkeley.edu/~alanmi/courses/2008_290A/)
 - Priyank Kalla, [ECE/CS 5740/6740: CAD of Digital Circuits Logic Synthesis and Optimization](https://my.ece.utah.edu/~kalla/ECE5740/5740.pdf)
 - Adnan Aziz, [Introduction to Logic Synthesis](http://users.ece.utexas.edu/~adnan/syn-07/)

<!--- - Gogul Ilango's notes [ASIC Design](https://gogul09.github.io/asic-design)-->
