VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2020-10-14T15:08:54
Compiler: GNU 7.3.0 on Linux-4.15.0-1028-gcp x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml top.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/build/top_dummy.sdc --pack

Using up to 1 parallel worker(s)

Architecture file: /media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: top

# Loading Architecture Description
# Loading Architecture Description took 0.45 seconds (max_rss 30.6 MiB, delta_rss +24.2 MiB)
# Building complex block graph
# Building complex block graph took 0.09 seconds (max_rss 39.5 MiB, delta_rss +8.9 MiB)
# Load circuit
# Load circuit took 0.04 seconds (max_rss 43.2 MiB, delta_rss +3.7 MiB)
# Clean circuit
Absorbed 2812 LUT buffers
Inferred  186 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   84 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 232
Swept block(s)      : 1
Constant Pins Marked: 270
# Clean circuit took 0.06 seconds (max_rss 63.0 MiB, delta_rss +19.9 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 63.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 63.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 224
    .input                       :       8
    .output                      :       8
    ASSP                         :       1
    BIDIR_CELL                   :       8
    C_FRAG                       :      58
    GMUX_IC                      :       2
    GND                          :       1
    Q_FRAG                       :      23
    RAM_CE0_FE0_PR0_WSA0_WSB0_VPR:       1
    RAM_CE0_FE0_PR0_WSA1_WSB1_VPR:       1
    RAM_CE1_FE0_PR0_WSA0_WSB0_VPR:       1
    RAM_CE1_FE0_PR0_WSA1_WSB1_VPR:       1
    RAM_CE1_FE0_PR0_WSA2_WSB2_VPR:       1
    T_FRAG                       :     109
    VCC                          :       1
  Nets  : 352
    Avg Fanout:     7.0
    Max Fanout:  1005.0
    Min Fanout:     1.0
Warning 1: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 2: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
  Netlist Clocks: 1
# Build Timing Graph
Warning 3: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 4: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Adding edge from 'u_gclkbuff_clock.IC[0]' (tnode: 2585) -> 'u_gclkbuff_clock.IZ[0]' (tnode: 2586) to allow clocks to propagate
Adding edge from 'u_gclkbuff_reset.IC[0]' (tnode: 2588) -> 'u_gclkbuff_reset.IZ[0]' (tnode: 2589) to allow clocks to propagate
  Timing Graph Nodes: 2805
  Timing Graph Edges: 4537
  Timing Graph Levels: 12
# Build Timing Graph took 0.00 seconds (max_rss 63.3 MiB, delta_rss +0.0 MiB)
Warning 5: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 6: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Netlist contains 1 clocks
  Netlist Clock 'Sys_Clk0' Fanout: 1 pins (0.0%), 1 blocks (0.4%)
# Load Timing Constraints
Warning 7: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 8: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.

SDC file '/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/build/top_dummy.sdc' contained no SDC commands
Warning 9: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 10: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'Sys_Clk0'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'Sys_Clk0' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 63.3 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: top.net
Circuit placement file: top.place
Circuit routing file: top.route
Circuit SDC file: /media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/build/top_dummy.sdc

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Packing
Begin packing 'top.eblif'.
Warning 11: All 4 clocks will be treated as global.

After removing unused inputs...
	total blocks: 224, total nets: 352, total inputs: 8, total outputs: 8
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.2e-14
Warning 12: Unable to determine most common block type (perhaps the device grid was empty?)
Warning 13: Unable to infer which block type is a logic block
Warning 14: Unable to identify logic block type to apply default pin utilization targets to; this may result in denser packing than desired
Warning 15: Unable to determine most common block type (perhaps the device grid was empty?)
Warning 16: Unable to infer which block type is a logic block
Warning 17: Unable to identify logic block type to apply default packer high fanout thresholds; this may result in denser packing than desired
Packing with pin utilization targets: TL-LOGIC:1,1 TL-RAM:1,1 TL-MULT:1,1 TL-BIDIR:1,1 TL-CLOCK:1,1 TL-SDIOMUX:1,1 TL-GMUX:1,1 TL-ASSP:1,1 TL-SYN_VCC:1,1 TL-SYN_GND:1,1
Packing with high fanout thresholds: TL-LOGIC:128 TL-RAM:128 TL-MULT:128 TL-BIDIR:128 TL-CLOCK:128 TL-SDIOMUX:128 TL-GMUX:128 TL-ASSP:128 TL-SYN_VCC:128 TL-SYN_GND:128
Not enough resources expand FPGA size to (39 x 35)
Complex block 0: 'u_qlal4s3b_cell_macro' (PB-ASSP) .
Complex block 1: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RAM' (PB-RAM) .
Complex block 2: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RAM' (PB-RAM) .
Complex block 3: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RAM' (PB-RAM) .
Complex block 4: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RAM_0' (PB-RAM) ..
Complex block 5: 'u_AL4S3B_FPGA_IP.u_bipad_I0' (PB-BIDIR) .
Complex block 6: 'u_AL4S3B_FPGA_IP.u_bipad_I1' (PB-BIDIR) .
Complex block 7: 'u_AL4S3B_FPGA_IP.u_bipad_I2' (PB-BIDIR) .
Complex block 8: 'u_AL4S3B_FPGA_IP.u_bipad_I3' (PB-BIDIR) .
Complex block 9: 'u_AL4S3B_FPGA_IP.u_bipad_I4' (PB-BIDIR) .
Complex block 10: 'u_AL4S3B_FPGA_IP.u_bipad_I5' (PB-BIDIR) .
Complex block 11: 'u_AL4S3B_FPGA_IP.u_bipad_I6' (PB-BIDIR) .
Complex block 12: 'u_AL4S3B_FPGA_IP.u_bipad_I7' (PB-BIDIR) .
Complex block 13: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 14: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 15: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 16: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 17: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 18: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 19: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 20: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 21: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 22: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 23: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 24: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 25: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 26: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 27: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 28: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 29: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 30: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.t_frag' (PB-LOGIC) ..
Complex block 31: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.t_frag' (PB-LOGIC) ..
Complex block 32: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 33: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag' (PB-LOGIC) ..
Complex block 34: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag' (PB-LOGIC) ..
Complex block 35: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.t_frag' (PB-LOGIC) ...
Complex block 36: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 37: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 38: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 39: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 40: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.t_frag' (PB-LOGIC) ..
Complex block 41: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.t_frag' (PB-LOGIC) ..
Complex block 42: 'WBs_RD_DAT_LUT3_O_I2_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 43: 'WBs_RD_DAT_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 44: 'WBs_RD_DAT_LUT4_O_1.c_frag' (PB-LOGIC) .
Complex block 45: 'WBs_RD_DAT_LUT4_O_10.c_frag' (PB-LOGIC) .
Complex block 46: 'WBs_RD_DAT_LUT4_O_2.c_frag' (PB-LOGIC) .
Complex block 47: 'WBs_RD_DAT_LUT4_O_3.c_frag' (PB-LOGIC) .
Complex block 48: 'WBs_RD_DAT_LUT4_O_4.c_frag' (PB-LOGIC) .
Complex block 49: 'WBs_RD_DAT_LUT4_O_5.c_frag' (PB-LOGIC) .
Complex block 50: 'WBs_RD_DAT_LUT4_O_6.c_frag' (PB-LOGIC) .
Complex block 51: 'WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.c_frag' (PB-LOGIC) .
Complex block 52: 'WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 53: 'WBs_RD_DAT_LUT4_O_7.c_frag' (PB-LOGIC) .
Complex block 54: 'WBs_RD_DAT_LUT4_O_8.c_frag' (PB-LOGIC) .
Complex block 55: 'WBs_RD_DAT_LUT4_O_9.c_frag' (PB-LOGIC) .
Complex block 56: 'WBs_RD_DAT_mux8x0_Q.c_frag' (PB-LOGIC) .
Complex block 57: 'WBs_RD_DAT_mux8x0_Q_1.c_frag' (PB-LOGIC) .
Complex block 58: 'WBs_RD_DAT_mux8x0_Q_2.c_frag' (PB-LOGIC) .
Complex block 59: 'WBs_RD_DAT_mux8x0_Q_3.c_frag' (PB-LOGIC) .
Complex block 60: 'WBs_RD_DAT_mux8x0_Q_4.c_frag' (PB-LOGIC) .
Complex block 61: 'WBs_RD_DAT_mux8x0_Q_5.c_frag' (PB-LOGIC) .
Complex block 62: 'WBs_RD_DAT_mux8x0_Q_6.c_frag' (PB-LOGIC) .
Complex block 63: 'WBs_RD_DAT_mux8x0_Q_7.c_frag' (PB-LOGIC) .
Complex block 64: 'WBs_RD_DAT_mux8x0_Q_8.c_frag' (PB-LOGIC) .
Complex block 65: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 66: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 67: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.c_frag' (PB-LOGIC) .
Complex block 68: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 69: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.c_frag' (PB-LOGIC) .
Complex block 70: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 71: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.c_frag' (PB-LOGIC) .
Complex block 72: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 73: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.c_frag' (PB-LOGIC) .
Complex block 74: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 75: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.c_frag' (PB-LOGIC) .
Complex block 76: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 77: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.c_frag' (PB-LOGIC) .
Complex block 78: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 79: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.c_frag' (PB-LOGIC) .
Complex block 80: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 81: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 82: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 83: 'WB_RST_LUT2_I0.t_frag' (PB-LOGIC) ..
Complex block 84: 'WBs_RD_DAT_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 85: 'WBs_RD_DAT_LUT3_O.t_frag' (PB-LOGIC) ..
Complex block 86: 'WBs_RD_DAT_LUT4_O_10_I0_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 87: 'WBs_RD_DAT_LUT4_O_1_I0_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 88: 'WBs_RD_DAT_LUT4_O_2_I0_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 89: 'WBs_RD_DAT_LUT4_O_3_I0_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 90: 'WBs_RD_DAT_LUT4_O_4_I0_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 91: 'WBs_RD_DAT_LUT4_O_5_I0_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 92: 'WBs_RD_DAT_LUT4_O_6_I0_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 93: 'WBs_RD_DAT_LUT4_O_6_I2_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 94: 'WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1.t_frag' (PB-LOGIC) ..
Complex block 95: 'WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_O.t_frag' (PB-LOGIC) ..
Complex block 96: 'WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1.t_frag' (PB-LOGIC) ..
Complex block 97: 'WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.t_frag' (PB-LOGIC) ..
Complex block 98: 'WBs_RD_DAT_LUT4_O_7_I0_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 99: 'WBs_RD_DAT_LUT4_O_8_I0_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 100: 'WBs_RD_DAT_LUT4_O_9_I0_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 101: 'WBs_RD_DAT_LUT4_O_I0_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 102: 'WBs_RD_DAT_mux4x0_Q.t_frag' (PB-LOGIC) ..
Complex block 103: 'WBs_RD_DAT_mux4x0_Q_1.t_frag' (PB-LOGIC) ..
Complex block 104: 'WBs_RD_DAT_mux4x0_Q_2.t_frag' (PB-LOGIC) ..
Complex block 105: 'WBs_RD_DAT_mux4x0_Q_3.t_frag' (PB-LOGIC) ..
Complex block 106: 'WBs_RD_DAT_mux4x0_Q_4_B_LUT3_O.t_frag' (PB-LOGIC) ..
Complex block 107: 'WBs_RD_DAT_mux4x0_Q_5.t_frag' (PB-LOGIC) ..
Complex block 108: 'WBs_RD_DAT_mux4x0_Q_6.t_frag' (PB-LOGIC) ..
Complex block 109: 'WBs_RD_DAT_mux4x0_Q_7_B_LUT3_O.t_frag' (PB-LOGIC) ..
Complex block 110: 'WBs_RD_DAT_mux4x0_Q_8.t_frag' (PB-LOGIC) ..
Complex block 111: 'WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 112: 'WBs_RD_DAT_mux8x0_Q_S0_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 113: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 114: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0.t_frag' (PB-LOGIC) ..
Complex block 115: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 116: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 117: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 118: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 119: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1.t_frag' (PB-LOGIC) ..
Complex block 120: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.t_frag' (PB-LOGIC) ..
Complex block 121: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 122: 'u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.t_frag' (PB-LOGIC) ..
Complex block 123: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O_I1_LUT2_O.t_frag' (PB-LOGIC) ..
Complex block 124: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0.t_frag' (PB-LOGIC) ..
Complex block 125: 'u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag' (PB-LOGIC) .
Complex block 126: 'u_gclkbuff_clock' (PB-GMUX) .
Complex block 127: 'u_gclkbuff_reset' (PB-GMUX) .
Complex block 128: '$false' (PB-SYN_GND) .
Complex block 129: '$true' (PB-SYN_VCC) .
	EMPTY: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-SYN_GND: # blocks: 1, average # input + clock pins used: 0, average # output pins used: 1
	PB-BIDIR: # blocks: 8, average # input + clock pins used: 3, average # output pins used: 1
	PB-ASSP: # blocks: 1, average # input + clock pins used: 161, average # output pins used: 54
	PB-LOGIC: # blocks: 113, average # input + clock pins used: 14.177, average # output pins used: 1.48673
	PB-SDIOMUX: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-MULT: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-GMUX: # blocks: 2, average # input + clock pins used: 2, average # output pins used: 1
	PB-CLOCK: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-RAM: # blocks: 4, average # input + clock pins used: 138, average # output pins used: 20
	PB-SYN_VCC: # blocks: 1, average # input + clock pins used: 0, average # output pins used: 1
Absorbed logical nets 38 out of 352 nets, 314 nets not absorbed.
Incr Slack updates 1 in 4.8131e-05 sec
Full Max Req/Worst Slack updates 1 in 6.652e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 5.4182e-05 sec
FPGA sized to 39 x 35 (ql-eos-s3)
Device Utilization: 0.09 (target 1.00)
	Block Utilization: 1.00 Type: PB-SYN_GND
	Block Utilization: 0.25 Type: PB-BIDIR
	Block Utilization: 1.00 Type: PB-ASSP
	Block Utilization: 0.13 Type: PB-LOGIC
	Block Utilization: 0.40 Type: PB-GMUX
	Block Utilization: 1.00 Type: PB-RAM
	Block Utilization: 1.00 Type: PB-SYN_VCC


Netlist conversion complete.

# Packing took 0.17 seconds (max_rss 66.6 MiB, delta_rss +3.3 MiB)
# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'top.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.055904 seconds).
# Load Packing took 0.06 seconds (max_rss 67.3 MiB, delta_rss +0.6 MiB)
Warning 18: Netlist contains 0 global net to non-global architecture pin connections
Warning 19: Logic block #128 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 20: Logic block #129 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 314
Netlist num_blocks: 130
Netlist EMPTY blocks: 0.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-BIDIR blocks: 8.
Netlist PB-ASSP blocks: 1.
Netlist PB-LOGIC blocks: 113.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-GMUX blocks: 2.
Netlist PB-CLOCK blocks: 0.
Netlist PB-RAM blocks: 4.
Netlist PB-SYN_VCC blocks: 1.
Netlist inputs pins: 8
Netlist output pins: 24


Pb types usage...
  PB-SYN_GND                       : 1
   GND                             : 1
  PB-BIDIR                         : 8
   BIDIR                           : 8
    INOUT                          : 8
     bidir                         : 8
     inpad                         : 8
     outpad                        : 8
  PB-ASSP                          : 1
   ASSP                            : 1
  PB-LOGIC                         : 113
   LOGIC                           : 113
    FRAGS                          : 113
     c_frag_modes                  : 113
      SINGLE                       : 58
       c_frag                      : 58
      SPLIT                        : 55
       b_frag                      : 55
       t_frag                      : 54
     q_frag_modes                  : 23
      INT                          : 22
       q_frag                      : 22
      EXT                          : 1
       q_frag                      : 1
  PB-GMUX                          : 2
   GMUX                            : 2
    IC                             : 2
     gmux                          : 2
  PB-RAM                           : 4
   RAM                             : 4
    RAM_0                          : 1
     RAM_0_CE0_FE0_PR0_WSA1_WSB1   : 1
    RAM_1                          : 1
     RAM_1_CE0_FE0_PR0_WSA0_WSB0   : 1
    RAM_DUAL                       : 3
     RAM_CE1_FE0_PR0_WSA0_WSB0     : 1
     RAM_CE1_FE0_PR0_WSA1_WSB1     : 1
     RAM_CE1_FE0_PR0_WSA2_WSB2     : 1
  PB-SYN_VCC                       : 1
   VCC                             : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		8	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP
	Netlist
		113	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		2	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		4	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC

Device Utilization: 0.09 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.13 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 1.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.25 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.40 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 67.4 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.64 seconds (max_rss 371.4 MiB, delta_rss +304.0 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.24 seconds (max_rss 371.4 MiB, delta_rss +304.0 MiB)


Flow timing analysis took 0.000593961 seconds (0.000474906 STA, 0.000119055 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 2.17 seconds (max_rss 371.4 MiB)
