<sld_project_info>
  <project>
    <hash md5_digest_80b="0fb49fec647b5bcb61fb"/>
  </project>
  <file_info>
    <file device="5CSEMA5F31C6" path="MTran_Lab1_Verilog_AndGate.sof" usercode="0xFFFFFFFF"/>
  </file_info>
</sld_project_info>
