

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   20 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    4 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_pascal_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         2 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                    24 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   61 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,4,4,4,0,0,4,4,8 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    6 # Major compute capability version number
-gpgpu_compute_capability_minor                    1 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1417.0:1417.0:1417.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1417000000.000000:1417000000.000000:1417000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070571630205:0.00000000070571630205:0.00000000070571630205:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
8afb15a94b009ef5e590ce19bd749d1a  /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Running md5sum using "md5sum /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out "
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x55cfdafb2f9e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=18, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x55cfdafb2dc3, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe763ce50..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cfdafb2dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (a.1.sm_52.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (a.1.sm_52.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (a.1.sm_52.ptx:60) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x158 (a.1.sm_52.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (a.1.sm_52.ptx:93) add.s64 %rd31, %rd31, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d0 (a.1.sm_52.ptx:97) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 11481
gpu_sim_insn = 1245360
gpu_ipc =     108.4714
gpu_tot_sim_cycle = 11481
gpu_tot_sim_insn = 1245360
gpu_tot_ipc =     108.4714
gpu_tot_issued_cta = 128
gpu_occupancy = 68.7059% 
gpu_tot_occupancy = 68.7059% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1835
partiton_level_parallism_total  =       0.1835
partiton_level_parallism_util =       7.6341
partiton_level_parallism_util_total  =       7.6341
L2_BW  =       8.3216 GB/Sec
L2_BW_total  =       8.3216 GB/Sec
gpu_total_sim_rate=622680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
219, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 20, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 1316704
gpgpu_n_tot_w_icount = 41147
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37994	W0_Idle:18191	W0_Scoreboard:33393	W1:187	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
single_issue_nums: WS0:9385	WS1:9224	WS2:9276	WS3:9220	
dual_issue_nums: WS0:521	WS1:508	WS2:482	WS3:510	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
maxmflatency = 258 
max_icnt2mem_latency = 89 
maxmrqlatency = 0 
max_icnt2sh_latency = 7 
averagemflatency = 162 
avg_icnt2mem_latency = 33 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2105 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	314 	326 	441 	788 	238 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      6522         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2/1 = 2.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none        4126    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2570    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       258       154       189       218         0         0         0         0         0         0         0         0
dram[1]:        136         0         0         0       172       153       218       218         0         0         0       136       136       136         0         0
dram[2]:          0         0         0         0         0       170       206       206       136         0         0         0         0       136         0       136
dram[3]:        258         0         0         0       206       155       203       209         0         0         0         0         0         0         0         0
dram[4]:        136         0         0         0       187       166       204       206       136         0       136         0         0         0         0         0
dram[5]:          0         0         0         0       218       164       206       192         0         0       136         0         0         0         0         0
dram[6]:          0         0         0         0       213       147       218       218         0       136         0         0       136         0         0         0
dram[7]:          0         0         0         0       218       169       197       204         0         0       136         0         0         0         0         0
dram[8]:          0         0         0       136       204       156       211       200         0         0         0         0       136         0       136         0
dram[9]:          0         0         0       136       216       157       209       209       136       136         0       136         0         0         0         0
dram[10]:          0         0         0         0       194       162       195       206       136         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       190       181       204       207         0         0       136         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=20255 n_nop=20253 n_act=1 n_pre=0 n_ref_event=94351246035616 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.874e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 20255i bk1: 0a 20256i bk2: 0a 20256i bk3: 0a 20256i bk4: 1a 20239i bk5: 0a 20254i bk6: 0a 20254i bk7: 0a 20254i bk8: 0a 20254i bk9: 0a 20255i bk10: 0a 20255i bk11: 0a 20255i bk12: 0a 20255i bk13: 0a 20255i bk14: 0a 20255i bk15: 0a 20255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.671323
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000099 
total_CMD = 20255 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 20237 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20255 
n_nop = 20253 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94351246035616 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=20255 n_nop=20255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20255i bk1: 0a 20255i bk2: 0a 20255i bk3: 0a 20255i bk4: 0a 20255i bk5: 0a 20255i bk6: 0a 20255i bk7: 0a 20255i bk8: 0a 20255i bk9: 0a 20255i bk10: 0a 20255i bk11: 0a 20255i bk12: 0a 20255i bk13: 0a 20255i bk14: 0a 20255i bk15: 0a 20255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 20255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20255 
n_nop = 20255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=20255 n_nop=20255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20255i bk1: 0a 20255i bk2: 0a 20255i bk3: 0a 20255i bk4: 0a 20255i bk5: 0a 20255i bk6: 0a 20255i bk7: 0a 20255i bk8: 0a 20255i bk9: 0a 20255i bk10: 0a 20255i bk11: 0a 20255i bk12: 0a 20255i bk13: 0a 20255i bk14: 0a 20255i bk15: 0a 20255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20255 
n_nop = 20255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=20255 n_nop=20253 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.874e-05
n_activity=52 dram_eff=0.03846
bk0: 1a 20239i bk1: 0a 20255i bk2: 0a 20255i bk3: 0a 20255i bk4: 0a 20255i bk5: 0a 20255i bk6: 0a 20255i bk7: 0a 20255i bk8: 0a 20255i bk9: 0a 20255i bk10: 0a 20255i bk11: 0a 20255i bk12: 0a 20255i bk13: 0a 20255i bk14: 0a 20255i bk15: 0a 20255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000099 
total_CMD = 20255 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 20237 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20255 
n_nop = 20253 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=20255 n_nop=20255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20255i bk1: 0a 20255i bk2: 0a 20255i bk3: 0a 20255i bk4: 0a 20255i bk5: 0a 20255i bk6: 0a 20255i bk7: 0a 20255i bk8: 0a 20255i bk9: 0a 20255i bk10: 0a 20255i bk11: 0a 20255i bk12: 0a 20255i bk13: 0a 20255i bk14: 0a 20255i bk15: 0a 20255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20255 
n_nop = 20255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=20255 n_nop=20255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20255i bk1: 0a 20255i bk2: 0a 20255i bk3: 0a 20255i bk4: 0a 20255i bk5: 0a 20255i bk6: 0a 20255i bk7: 0a 20255i bk8: 0a 20255i bk9: 0a 20255i bk10: 0a 20255i bk11: 0a 20255i bk12: 0a 20255i bk13: 0a 20255i bk14: 0a 20255i bk15: 0a 20255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20255 
n_nop = 20255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=20255 n_nop=20255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20255i bk1: 0a 20255i bk2: 0a 20255i bk3: 0a 20255i bk4: 0a 20255i bk5: 0a 20255i bk6: 0a 20255i bk7: 0a 20255i bk8: 0a 20255i bk9: 0a 20255i bk10: 0a 20255i bk11: 0a 20255i bk12: 0a 20255i bk13: 0a 20255i bk14: 0a 20255i bk15: 0a 20255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20255 
n_nop = 20255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=20255 n_nop=20255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20255i bk1: 0a 20255i bk2: 0a 20255i bk3: 0a 20255i bk4: 0a 20255i bk5: 0a 20255i bk6: 0a 20255i bk7: 0a 20255i bk8: 0a 20255i bk9: 0a 20255i bk10: 0a 20255i bk11: 0a 20255i bk12: 0a 20255i bk13: 0a 20255i bk14: 0a 20255i bk15: 0a 20255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20255 
n_nop = 20255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=20255 n_nop=20255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20255i bk1: 0a 20255i bk2: 0a 20255i bk3: 0a 20255i bk4: 0a 20255i bk5: 0a 20255i bk6: 0a 20255i bk7: 0a 20255i bk8: 0a 20255i bk9: 0a 20255i bk10: 0a 20255i bk11: 0a 20255i bk12: 0a 20255i bk13: 0a 20255i bk14: 0a 20255i bk15: 0a 20255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20255 
n_nop = 20255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=20255 n_nop=20255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20255i bk1: 0a 20255i bk2: 0a 20255i bk3: 0a 20255i bk4: 0a 20255i bk5: 0a 20255i bk6: 0a 20255i bk7: 0a 20255i bk8: 0a 20255i bk9: 0a 20255i bk10: 0a 20255i bk11: 0a 20255i bk12: 0a 20255i bk13: 0a 20255i bk14: 0a 20255i bk15: 0a 20255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20255 
n_nop = 20255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=20255 n_nop=20255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20255i bk1: 0a 20255i bk2: 0a 20255i bk3: 0a 20255i bk4: 0a 20255i bk5: 0a 20255i bk6: 0a 20255i bk7: 0a 20255i bk8: 0a 20255i bk9: 0a 20255i bk10: 0a 20255i bk11: 0a 20255i bk12: 0a 20255i bk13: 0a 20255i bk14: 0a 20255i bk15: 0a 20255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20255 
n_nop = 20255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=20255 n_nop=20255 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20255i bk1: 0a 20255i bk2: 0a 20255i bk3: 0a 20255i bk4: 0a 20255i bk5: 0a 20255i bk6: 0a 20255i bk7: 0a 20255i bk8: 0a 20255i bk9: 0a 20255i bk10: 0a 20255i bk11: 0a 20255i bk12: 0a 20255i bk13: 0a 20255i bk14: 0a 20255i bk15: 0a 20255i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20255 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20255 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20255 
n_nop = 20255 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 100, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 89, Miss = 1, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 67, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 65, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 78, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 93, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 92, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 118, Miss = 1, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 98, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 73, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 61, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 105, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 108, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 101, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 117, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 69, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 62, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 103, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 93, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 77, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2107
L2_total_cache_misses = 2
L2_total_cache_miss_rate = 0.0009
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2088
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2107
icnt_total_pkts_simt_to_mem=2107
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.1388
	minimum = 5
	maximum = 87
Network latency average = 18.1388
	minimum = 5
	maximum = 87
Slowest packet = 1540
Flit latency average = 18.1388
	minimum = 5
	maximum = 87
Slowest flit = 1540
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00705848
	minimum = 0.00531313 (at node 38)
	maximum = 0.0107134 (at node 0)
Accepted packet rate average = 0.00705848
	minimum = 0.00531313 (at node 38)
	maximum = 0.0107134 (at node 0)
Injected flit rate average = 0.00705848
	minimum = 0.00531313 (at node 38)
	maximum = 0.0107134 (at node 0)
Accepted flit rate average= 0.00705848
	minimum = 0.00531313 (at node 38)
	maximum = 0.0107134 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.1388 (1 samples)
	minimum = 5 (1 samples)
	maximum = 87 (1 samples)
Network latency average = 18.1388 (1 samples)
	minimum = 5 (1 samples)
	maximum = 87 (1 samples)
Flit latency average = 18.1388 (1 samples)
	minimum = 5 (1 samples)
	maximum = 87 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00705848 (1 samples)
	minimum = 0.00531313 (1 samples)
	maximum = 0.0107134 (1 samples)
Accepted packet rate average = 0.00705848 (1 samples)
	minimum = 0.00531313 (1 samples)
	maximum = 0.0107134 (1 samples)
Injected flit rate average = 0.00705848 (1 samples)
	minimum = 0.00531313 (1 samples)
	maximum = 0.0107134 (1 samples)
Accepted flit rate average = 0.00705848 (1 samples)
	minimum = 0.00531313 (1 samples)
	maximum = 0.0107134 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 622680 (inst/sec)
gpgpu_simulation_rate = 5740 (cycle/sec)
gpgpu_silicon_slowdown = 246864x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cde8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cde0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe763cddc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cfdafb2f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x230 (a.1.sm_52.ptx:128) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (a.1.sm_52.ptx:150) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (a.1.sm_52.ptx:135) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (a.1.sm_52.ptx:150) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6012
gpu_sim_insn = 1114192
gpu_ipc =     185.3280
gpu_tot_sim_cycle = 17493
gpu_tot_sim_insn = 2359552
gpu_tot_ipc =     134.8855
gpu_tot_issued_cta = 256
gpu_occupancy = 81.3978% 
gpu_tot_occupancy = 73.9029% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3460
partiton_level_parallism_total  =       0.2394
partiton_level_parallism_util =       8.5246
partiton_level_parallism_util_total  =       8.0519
L2_BW  =      15.6879 GB/Sec
L2_BW_total  =      10.8532 GB/Sec
gpu_total_sim_rate=589888

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
238, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 38, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 
gpgpu_n_tot_thrd_icount = 2499168
gpgpu_n_tot_w_icount = 78099
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:63219	W0_Idle:21599	W0_Scoreboard:59089	W1:275	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
single_issue_nums: WS0:17634	WS1:17479	WS2:17499	WS3:17443	
dual_issue_nums: WS0:1021	WS1:1005	WS2:984	WS3:1012	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
maxmflatency = 258 
max_icnt2mem_latency = 89 
maxmrqlatency = 0 
max_icnt2sh_latency = 9 
averagemflatency = 160 
avg_icnt2mem_latency = 31 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4185 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	632 	623 	1060 	1536 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4182 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      6522         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2/1 = 2.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none        4262    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2570    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       258       154       189       218       207       206       178       180         0         0         0         0
dram[1]:        136         0         0         0       172       153       218       218       186       196       190       190       136       136         0         0
dram[2]:          0         0         0         0         0       170       206       206       197       172       188       179         0       136         0       136
dram[3]:        258         0         0         0       206       155       203       209       195       186       207       199         0         0         0         0
dram[4]:        136         0         0         0       187       166       204       206       198       194       176       179         0         0         0         0
dram[5]:          0         0         0         0       218       164       206       192       205       197       186       192         0         0         0         0
dram[6]:          0         0         0         0       213       147       218       218       192       194       197       191       136         0         0         0
dram[7]:          0         0         0         0       218       169       197       204       195       193       192       182         0         0         0         0
dram[8]:          0         0         0       136       204       156       211       200       198       196       191       197       136         0       136         0
dram[9]:          0         0         0       136       216       157       209       209       207       198       184       207         0         0         0         0
dram[10]:          0         0         0         0       194       162       195       206       191       195       189       207         0         0         0         0
dram[11]:          0         0         0         0       190       181       204       207       191       207       207       183         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30861 n_nop=30859 n_act=1 n_pre=0 n_ref_event=94351246035616 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.481e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 30861i bk1: 0a 30862i bk2: 0a 30862i bk3: 0a 30862i bk4: 1a 30845i bk5: 0a 30860i bk6: 0a 30860i bk7: 0a 30860i bk8: 0a 30860i bk9: 0a 30861i bk10: 0a 30861i bk11: 0a 30861i bk12: 0a 30861i bk13: 0a 30861i bk14: 0a 30861i bk15: 0a 30861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.671323
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000065 
total_CMD = 30861 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 30843 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30861 
n_nop = 30859 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94351246035616 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30861 n_nop=30861 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30861i bk1: 0a 30861i bk2: 0a 30861i bk3: 0a 30861i bk4: 0a 30861i bk5: 0a 30861i bk6: 0a 30861i bk7: 0a 30861i bk8: 0a 30861i bk9: 0a 30861i bk10: 0a 30861i bk11: 0a 30861i bk12: 0a 30861i bk13: 0a 30861i bk14: 0a 30861i bk15: 0a 30861i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 30861 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30861 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30861 
n_nop = 30861 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30861 n_nop=30861 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30861i bk1: 0a 30861i bk2: 0a 30861i bk3: 0a 30861i bk4: 0a 30861i bk5: 0a 30861i bk6: 0a 30861i bk7: 0a 30861i bk8: 0a 30861i bk9: 0a 30861i bk10: 0a 30861i bk11: 0a 30861i bk12: 0a 30861i bk13: 0a 30861i bk14: 0a 30861i bk15: 0a 30861i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30861 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30861 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30861 
n_nop = 30861 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30861 n_nop=30859 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.481e-05
n_activity=52 dram_eff=0.03846
bk0: 1a 30845i bk1: 0a 30861i bk2: 0a 30861i bk3: 0a 30861i bk4: 0a 30861i bk5: 0a 30861i bk6: 0a 30861i bk7: 0a 30861i bk8: 0a 30861i bk9: 0a 30861i bk10: 0a 30861i bk11: 0a 30861i bk12: 0a 30861i bk13: 0a 30861i bk14: 0a 30861i bk15: 0a 30861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000065 
total_CMD = 30861 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 30843 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30861 
n_nop = 30859 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30861 n_nop=30861 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30861i bk1: 0a 30861i bk2: 0a 30861i bk3: 0a 30861i bk4: 0a 30861i bk5: 0a 30861i bk6: 0a 30861i bk7: 0a 30861i bk8: 0a 30861i bk9: 0a 30861i bk10: 0a 30861i bk11: 0a 30861i bk12: 0a 30861i bk13: 0a 30861i bk14: 0a 30861i bk15: 0a 30861i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30861 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30861 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30861 
n_nop = 30861 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30861 n_nop=30861 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30861i bk1: 0a 30861i bk2: 0a 30861i bk3: 0a 30861i bk4: 0a 30861i bk5: 0a 30861i bk6: 0a 30861i bk7: 0a 30861i bk8: 0a 30861i bk9: 0a 30861i bk10: 0a 30861i bk11: 0a 30861i bk12: 0a 30861i bk13: 0a 30861i bk14: 0a 30861i bk15: 0a 30861i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30861 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30861 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30861 
n_nop = 30861 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30861 n_nop=30861 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30861i bk1: 0a 30861i bk2: 0a 30861i bk3: 0a 30861i bk4: 0a 30861i bk5: 0a 30861i bk6: 0a 30861i bk7: 0a 30861i bk8: 0a 30861i bk9: 0a 30861i bk10: 0a 30861i bk11: 0a 30861i bk12: 0a 30861i bk13: 0a 30861i bk14: 0a 30861i bk15: 0a 30861i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30861 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30861 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30861 
n_nop = 30861 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30861 n_nop=30861 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30861i bk1: 0a 30861i bk2: 0a 30861i bk3: 0a 30861i bk4: 0a 30861i bk5: 0a 30861i bk6: 0a 30861i bk7: 0a 30861i bk8: 0a 30861i bk9: 0a 30861i bk10: 0a 30861i bk11: 0a 30861i bk12: 0a 30861i bk13: 0a 30861i bk14: 0a 30861i bk15: 0a 30861i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30861 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30861 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30861 
n_nop = 30861 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30861 n_nop=30861 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30861i bk1: 0a 30861i bk2: 0a 30861i bk3: 0a 30861i bk4: 0a 30861i bk5: 0a 30861i bk6: 0a 30861i bk7: 0a 30861i bk8: 0a 30861i bk9: 0a 30861i bk10: 0a 30861i bk11: 0a 30861i bk12: 0a 30861i bk13: 0a 30861i bk14: 0a 30861i bk15: 0a 30861i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30861 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30861 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30861 
n_nop = 30861 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30861 n_nop=30861 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30861i bk1: 0a 30861i bk2: 0a 30861i bk3: 0a 30861i bk4: 0a 30861i bk5: 0a 30861i bk6: 0a 30861i bk7: 0a 30861i bk8: 0a 30861i bk9: 0a 30861i bk10: 0a 30861i bk11: 0a 30861i bk12: 0a 30861i bk13: 0a 30861i bk14: 0a 30861i bk15: 0a 30861i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30861 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30861 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30861 
n_nop = 30861 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30861 n_nop=30861 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30861i bk1: 0a 30861i bk2: 0a 30861i bk3: 0a 30861i bk4: 0a 30861i bk5: 0a 30861i bk6: 0a 30861i bk7: 0a 30861i bk8: 0a 30861i bk9: 0a 30861i bk10: 0a 30861i bk11: 0a 30861i bk12: 0a 30861i bk13: 0a 30861i bk14: 0a 30861i bk15: 0a 30861i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30861 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30861 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30861 
n_nop = 30861 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30861 n_nop=30861 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30861i bk1: 0a 30861i bk2: 0a 30861i bk3: 0a 30861i bk4: 0a 30861i bk5: 0a 30861i bk6: 0a 30861i bk7: 0a 30861i bk8: 0a 30861i bk9: 0a 30861i bk10: 0a 30861i bk11: 0a 30861i bk12: 0a 30861i bk13: 0a 30861i bk14: 0a 30861i bk15: 0a 30861i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30861 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30861 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30861 
n_nop = 30861 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 182, Miss = 1, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 150, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 150, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 173, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 210, Miss = 1, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 202, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 138, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 138, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 197, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 199, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 183, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 193, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 182, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 170, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 205, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 150, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 194, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 180, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 160, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 143, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4187
L2_total_cache_misses = 2
L2_total_cache_miss_rate = 0.0005
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4187
icnt_total_pkts_simt_to_mem=4187
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.1313
	minimum = 5
	maximum = 76
Network latency average = 16.1313
	minimum = 5
	maximum = 76
Slowest packet = 5586
Flit latency average = 16.1313
	minimum = 5
	maximum = 76
Slowest flit = 5586
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0133067
	minimum = 0.0106454 (at node 0)
	maximum = 0.0206254 (at node 43)
Accepted packet rate average = 0.0133067
	minimum = 0.0106454 (at node 0)
	maximum = 0.0206254 (at node 43)
Injected flit rate average = 0.0133067
	minimum = 0.0106454 (at node 0)
	maximum = 0.0206254 (at node 43)
Accepted flit rate average= 0.0133067
	minimum = 0.0106454 (at node 0)
	maximum = 0.0206254 (at node 43)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.135 (2 samples)
	minimum = 5 (2 samples)
	maximum = 81.5 (2 samples)
Network latency average = 17.135 (2 samples)
	minimum = 5 (2 samples)
	maximum = 81.5 (2 samples)
Flit latency average = 17.135 (2 samples)
	minimum = 5 (2 samples)
	maximum = 81.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0101826 (2 samples)
	minimum = 0.00797925 (2 samples)
	maximum = 0.0156694 (2 samples)
Accepted packet rate average = 0.0101826 (2 samples)
	minimum = 0.00797925 (2 samples)
	maximum = 0.0156694 (2 samples)
Injected flit rate average = 0.0101826 (2 samples)
	minimum = 0.00797925 (2 samples)
	maximum = 0.0156694 (2 samples)
Accepted flit rate average = 0.0101826 (2 samples)
	minimum = 0.00797925 (2 samples)
	maximum = 0.0156694 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 589888 (inst/sec)
gpgpu_simulation_rate = 4373 (cycle/sec)
gpgpu_silicon_slowdown = 324033x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe763ce50..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cfdafb2dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 12933
gpu_sim_insn = 1246360
gpu_ipc =      96.3705
gpu_tot_sim_cycle = 30426
gpu_tot_sim_insn = 3605912
gpu_tot_ipc =     118.5142
gpu_tot_issued_cta = 384
gpu_occupancy = 36.8488% 
gpu_tot_occupancy = 54.3405% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1874
partiton_level_parallism_total  =       0.2173
partiton_level_parallism_util =       4.0066
partiton_level_parallism_util_total  =       5.8764
L2_BW  =       8.4987 GB/Sec
L2_BW_total  =       9.8524 GB/Sec
gpu_total_sim_rate=515130

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
259, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 60, 59, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 60, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 60, 61, 61, 61, 61, 61, 
gpgpu_n_tot_thrd_icount = 3849824
gpgpu_n_tot_w_icount = 120307
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:100447	W0_Idle:127422	W0_Scoreboard:119528	W1:1523	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
single_issue_nums: WS0:27397	WS1:27103	WS2:26830	WS3:26841	
dual_issue_nums: WS0:1546	WS1:1526	WS2:1485	WS3:1511	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
maxmflatency = 258 
max_icnt2mem_latency = 89 
maxmrqlatency = 0 
max_icnt2sh_latency = 9 
averagemflatency = 159 
avg_icnt2mem_latency = 30 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6608 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1321 	958 	1446 	2313 	573 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6596 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      6522         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3/1 = 3.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 3
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none        7207    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none       29714    none      none      none      none      none      none      none      none  
dram[3]:       2570    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0       136         0         0       258       180       200       218       207       206       178       180       136       136       136       136
dram[1]:        136         0         0         0       174       153       218       218       186       196       190       190       136       136         0         0
dram[2]:        136       136         0         0         0       190       206       258       197       172       188       179         0       136         0       136
dram[3]:        258         0         0       136       206       164       209       213       195       186       207       199       136         0         0       136
dram[4]:        136         0         0         0       187       180       216       216       198       194       176       179       136       136         0         0
dram[5]:          0         0         0       136       218       186       206       202       205       197       186       192       136       136         0         0
dram[6]:          0         0         0         0       213       166       218       218       192       194       197       191       136         0         0       136
dram[7]:          0       136         0       136       218       169       213       216       195       193       192       182       136       136         0         0
dram[8]:          0       136       136       136       216       161       211       200       198       196       191       197       136       136       136       136
dram[9]:          0         0       136       136       216       175       214       209       207       198       184       207       136       136         0         0
dram[10]:          0       136         0         0       202       190       199       206       191       195       189       207       136         0       136       136
dram[11]:          0         0         0       136       190       181       205       214       191       207       207       183       136         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53677 n_nop=53675 n_act=1 n_pre=0 n_ref_event=94351246035616 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.726e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 53677i bk1: 0a 53678i bk2: 0a 53678i bk3: 0a 53678i bk4: 1a 53661i bk5: 0a 53676i bk6: 0a 53676i bk7: 0a 53676i bk8: 0a 53676i bk9: 0a 53677i bk10: 0a 53677i bk11: 0a 53677i bk12: 0a 53677i bk13: 0a 53677i bk14: 0a 53677i bk15: 0a 53677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.671323
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000037 
total_CMD = 53677 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 53659 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53677 
n_nop = 53675 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94351246035616 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53677 n_nop=53677 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 53677i bk1: 0a 53677i bk2: 0a 53677i bk3: 0a 53677i bk4: 0a 53677i bk5: 0a 53677i bk6: 0a 53677i bk7: 0a 53677i bk8: 0a 53677i bk9: 0a 53677i bk10: 0a 53677i bk11: 0a 53677i bk12: 0a 53677i bk13: 0a 53677i bk14: 0a 53677i bk15: 0a 53677i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 53677 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 53677 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53677 
n_nop = 53677 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53677 n_nop=53675 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.726e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 53677i bk1: 0a 53678i bk2: 0a 53678i bk3: 0a 53678i bk4: 0a 53678i bk5: 0a 53678i bk6: 0a 53678i bk7: 1a 53661i bk8: 0a 53676i bk9: 0a 53676i bk10: 0a 53676i bk11: 0a 53676i bk12: 0a 53676i bk13: 0a 53676i bk14: 0a 53676i bk15: 0a 53677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000037 
total_CMD = 53677 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 53659 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53677 
n_nop = 53675 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53677 n_nop=53675 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.726e-05
n_activity=52 dram_eff=0.03846
bk0: 1a 53661i bk1: 0a 53677i bk2: 0a 53677i bk3: 0a 53677i bk4: 0a 53677i bk5: 0a 53677i bk6: 0a 53677i bk7: 0a 53677i bk8: 0a 53677i bk9: 0a 53677i bk10: 0a 53677i bk11: 0a 53677i bk12: 0a 53677i bk13: 0a 53677i bk14: 0a 53677i bk15: 0a 53677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000037 
total_CMD = 53677 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 53659 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53677 
n_nop = 53675 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53677 n_nop=53677 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 53677i bk1: 0a 53677i bk2: 0a 53677i bk3: 0a 53677i bk4: 0a 53677i bk5: 0a 53677i bk6: 0a 53677i bk7: 0a 53677i bk8: 0a 53677i bk9: 0a 53677i bk10: 0a 53677i bk11: 0a 53677i bk12: 0a 53677i bk13: 0a 53677i bk14: 0a 53677i bk15: 0a 53677i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 53677 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 53677 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53677 
n_nop = 53677 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53677 n_nop=53677 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 53677i bk1: 0a 53677i bk2: 0a 53677i bk3: 0a 53677i bk4: 0a 53677i bk5: 0a 53677i bk6: 0a 53677i bk7: 0a 53677i bk8: 0a 53677i bk9: 0a 53677i bk10: 0a 53677i bk11: 0a 53677i bk12: 0a 53677i bk13: 0a 53677i bk14: 0a 53677i bk15: 0a 53677i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 53677 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 53677 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53677 
n_nop = 53677 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53677 n_nop=53677 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 53677i bk1: 0a 53677i bk2: 0a 53677i bk3: 0a 53677i bk4: 0a 53677i bk5: 0a 53677i bk6: 0a 53677i bk7: 0a 53677i bk8: 0a 53677i bk9: 0a 53677i bk10: 0a 53677i bk11: 0a 53677i bk12: 0a 53677i bk13: 0a 53677i bk14: 0a 53677i bk15: 0a 53677i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 53677 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 53677 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53677 
n_nop = 53677 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53677 n_nop=53677 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 53677i bk1: 0a 53677i bk2: 0a 53677i bk3: 0a 53677i bk4: 0a 53677i bk5: 0a 53677i bk6: 0a 53677i bk7: 0a 53677i bk8: 0a 53677i bk9: 0a 53677i bk10: 0a 53677i bk11: 0a 53677i bk12: 0a 53677i bk13: 0a 53677i bk14: 0a 53677i bk15: 0a 53677i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 53677 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 53677 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53677 
n_nop = 53677 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53677 n_nop=53677 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 53677i bk1: 0a 53677i bk2: 0a 53677i bk3: 0a 53677i bk4: 0a 53677i bk5: 0a 53677i bk6: 0a 53677i bk7: 0a 53677i bk8: 0a 53677i bk9: 0a 53677i bk10: 0a 53677i bk11: 0a 53677i bk12: 0a 53677i bk13: 0a 53677i bk14: 0a 53677i bk15: 0a 53677i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 53677 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 53677 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53677 
n_nop = 53677 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53677 n_nop=53677 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 53677i bk1: 0a 53677i bk2: 0a 53677i bk3: 0a 53677i bk4: 0a 53677i bk5: 0a 53677i bk6: 0a 53677i bk7: 0a 53677i bk8: 0a 53677i bk9: 0a 53677i bk10: 0a 53677i bk11: 0a 53677i bk12: 0a 53677i bk13: 0a 53677i bk14: 0a 53677i bk15: 0a 53677i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 53677 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 53677 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53677 
n_nop = 53677 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53677 n_nop=53677 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 53677i bk1: 0a 53677i bk2: 0a 53677i bk3: 0a 53677i bk4: 0a 53677i bk5: 0a 53677i bk6: 0a 53677i bk7: 0a 53677i bk8: 0a 53677i bk9: 0a 53677i bk10: 0a 53677i bk11: 0a 53677i bk12: 0a 53677i bk13: 0a 53677i bk14: 0a 53677i bk15: 0a 53677i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 53677 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 53677 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53677 
n_nop = 53677 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53677 n_nop=53677 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 53677i bk1: 0a 53677i bk2: 0a 53677i bk3: 0a 53677i bk4: 0a 53677i bk5: 0a 53677i bk6: 0a 53677i bk7: 0a 53677i bk8: 0a 53677i bk9: 0a 53677i bk10: 0a 53677i bk11: 0a 53677i bk12: 0a 53677i bk13: 0a 53677i bk14: 0a 53677i bk15: 0a 53677i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 53677 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 53677 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53677 
n_nop = 53677 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 284, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 281, Miss = 1, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 233, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 256, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 297, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 267, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 336, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 317, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 213, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 204, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 316, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 273, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 307, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 308, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 295, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 272, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 254, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 350, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 296, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 275, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 254, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 226, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6611
L2_total_cache_misses = 3
L2_total_cache_miss_rate = 0.0005
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6611
icnt_total_pkts_simt_to_mem=6611
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.0175
	minimum = 5
	maximum = 85
Network latency average = 16.0175
	minimum = 5
	maximum = 85
Slowest packet = 9733
Flit latency average = 16.0175
	minimum = 5
	maximum = 85
Slowest flit = 9733
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00720875
	minimum = 0.00494858 (at node 0)
	maximum = 0.0119848 (at node 10)
Accepted packet rate average = 0.00720875
	minimum = 0.00494858 (at node 0)
	maximum = 0.0119848 (at node 10)
Injected flit rate average = 0.00720875
	minimum = 0.00494858 (at node 0)
	maximum = 0.0119848 (at node 10)
Accepted flit rate average= 0.00720875
	minimum = 0.00494858 (at node 0)
	maximum = 0.0119848 (at node 10)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.7625 (3 samples)
	minimum = 5 (3 samples)
	maximum = 82.6667 (3 samples)
Network latency average = 16.7625 (3 samples)
	minimum = 5 (3 samples)
	maximum = 82.6667 (3 samples)
Flit latency average = 16.7625 (3 samples)
	minimum = 5 (3 samples)
	maximum = 82.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00919132 (3 samples)
	minimum = 0.00696903 (3 samples)
	maximum = 0.0144412 (3 samples)
Accepted packet rate average = 0.00919132 (3 samples)
	minimum = 0.00696903 (3 samples)
	maximum = 0.0144412 (3 samples)
Injected flit rate average = 0.00919132 (3 samples)
	minimum = 0.00696903 (3 samples)
	maximum = 0.0144412 (3 samples)
Accepted flit rate average = 0.00919132 (3 samples)
	minimum = 0.00696903 (3 samples)
	maximum = 0.0144412 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 515130 (inst/sec)
gpgpu_simulation_rate = 4346 (cycle/sec)
gpgpu_silicon_slowdown = 326046x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cde8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cde0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe763cddc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cfdafb2f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 6180
gpu_sim_insn = 1114592
gpu_ipc =     180.3547
gpu_tot_sim_cycle = 36606
gpu_tot_sim_insn = 4720504
gpu_tot_ipc =     128.9544
gpu_tot_issued_cta = 512
gpu_occupancy = 75.1139% 
gpu_tot_occupancy = 57.9874% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3612
partiton_level_parallism_total  =       0.2416
partiton_level_parallism_util =       5.2891
partiton_level_parallism_util_total  =       5.7162
L2_BW  =      16.3767 GB/Sec
L2_BW_total  =      10.9539 GB/Sec
gpu_total_sim_rate=524500

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
278, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 79, 77, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 79, 90, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 79, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 79, 80, 80, 80, 79, 80, 
gpgpu_n_tot_thrd_icount = 5045664
gpgpu_n_tot_w_icount = 157677
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:126592	W0_Idle:139878	W0_Scoreboard:143855	W1:2007	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
single_issue_nums: WS0:35744	WS1:35499	WS2:35140	WS3:35242	
dual_issue_nums: WS0:2041	WS1:2013	WS2:1982	WS3:1990	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
maxmflatency = 258 
max_icnt2mem_latency = 89 
maxmrqlatency = 0 
max_icnt2sh_latency = 9 
averagemflatency = 158 
avg_icnt2mem_latency = 29 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8840 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1873 	1266 	1958 	3018 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8815 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      6522         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3/1 = 3.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 3
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none        7207    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none       30122    none      none      none      none      none      none      none      none  
dram[3]:       2570    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0       136         0         0       258       180       200       218       207       206       189       190       136       136       136       136
dram[1]:        136         0         0         0       174       153       218       218       200       205       190       190       136       136         0         0
dram[2]:        136       136         0         0         0       190       206       258       197       180       188       183         0       136         0       136
dram[3]:        258         0         0       136       206       164       209       213       196       205       207       207       136         0         0       136
dram[4]:        136         0         0         0       187       180       216       216       205       202       188       179       136       136         0         0
dram[5]:          0         0         0       136       218       186       206       202       205       197       186       204       136       136         0         0
dram[6]:          0         0         0         0       213       166       218       218       200       195       207       194       136         0         0       136
dram[7]:          0       136         0       136       218       169       213       216       207       199       205       188       136       136         0         0
dram[8]:          0       136       136       136       216       161       211       200       205       198       204       207       136       136       136       136
dram[9]:          0         0       136       136       216       175       214       209       207       198       190       207       136       136         0         0
dram[10]:          0       136         0         0       202       190       199       206       191       200       189       207       136         0       136       136
dram[11]:          0         0         0       136       190       181       205       214       200       207       207       186       136         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64579 n_nop=64577 n_act=1 n_pre=0 n_ref_event=94351246035616 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.097e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 64579i bk1: 0a 64580i bk2: 0a 64580i bk3: 0a 64580i bk4: 1a 64563i bk5: 0a 64578i bk6: 0a 64578i bk7: 0a 64578i bk8: 0a 64578i bk9: 0a 64579i bk10: 0a 64579i bk11: 0a 64579i bk12: 0a 64579i bk13: 0a 64579i bk14: 0a 64579i bk15: 0a 64579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.671323
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000031 
total_CMD = 64579 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 64561 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64579 
n_nop = 64577 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94351246035616 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64579 n_nop=64579 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64579i bk1: 0a 64579i bk2: 0a 64579i bk3: 0a 64579i bk4: 0a 64579i bk5: 0a 64579i bk6: 0a 64579i bk7: 0a 64579i bk8: 0a 64579i bk9: 0a 64579i bk10: 0a 64579i bk11: 0a 64579i bk12: 0a 64579i bk13: 0a 64579i bk14: 0a 64579i bk15: 0a 64579i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 64579 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64579 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64579 
n_nop = 64579 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64579 n_nop=64577 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.097e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 64579i bk1: 0a 64580i bk2: 0a 64580i bk3: 0a 64580i bk4: 0a 64580i bk5: 0a 64580i bk6: 0a 64580i bk7: 1a 64563i bk8: 0a 64578i bk9: 0a 64578i bk10: 0a 64578i bk11: 0a 64578i bk12: 0a 64578i bk13: 0a 64578i bk14: 0a 64578i bk15: 0a 64579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000031 
total_CMD = 64579 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 64561 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64579 
n_nop = 64577 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64579 n_nop=64577 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.097e-05
n_activity=52 dram_eff=0.03846
bk0: 1a 64563i bk1: 0a 64579i bk2: 0a 64579i bk3: 0a 64579i bk4: 0a 64579i bk5: 0a 64579i bk6: 0a 64579i bk7: 0a 64579i bk8: 0a 64579i bk9: 0a 64579i bk10: 0a 64579i bk11: 0a 64579i bk12: 0a 64579i bk13: 0a 64579i bk14: 0a 64579i bk15: 0a 64579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000031 
total_CMD = 64579 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 64561 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64579 
n_nop = 64577 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64579 n_nop=64579 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64579i bk1: 0a 64579i bk2: 0a 64579i bk3: 0a 64579i bk4: 0a 64579i bk5: 0a 64579i bk6: 0a 64579i bk7: 0a 64579i bk8: 0a 64579i bk9: 0a 64579i bk10: 0a 64579i bk11: 0a 64579i bk12: 0a 64579i bk13: 0a 64579i bk14: 0a 64579i bk15: 0a 64579i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64579 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64579 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64579 
n_nop = 64579 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64579 n_nop=64579 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64579i bk1: 0a 64579i bk2: 0a 64579i bk3: 0a 64579i bk4: 0a 64579i bk5: 0a 64579i bk6: 0a 64579i bk7: 0a 64579i bk8: 0a 64579i bk9: 0a 64579i bk10: 0a 64579i bk11: 0a 64579i bk12: 0a 64579i bk13: 0a 64579i bk14: 0a 64579i bk15: 0a 64579i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64579 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64579 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64579 
n_nop = 64579 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64579 n_nop=64579 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64579i bk1: 0a 64579i bk2: 0a 64579i bk3: 0a 64579i bk4: 0a 64579i bk5: 0a 64579i bk6: 0a 64579i bk7: 0a 64579i bk8: 0a 64579i bk9: 0a 64579i bk10: 0a 64579i bk11: 0a 64579i bk12: 0a 64579i bk13: 0a 64579i bk14: 0a 64579i bk15: 0a 64579i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64579 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64579 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64579 
n_nop = 64579 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64579 n_nop=64579 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64579i bk1: 0a 64579i bk2: 0a 64579i bk3: 0a 64579i bk4: 0a 64579i bk5: 0a 64579i bk6: 0a 64579i bk7: 0a 64579i bk8: 0a 64579i bk9: 0a 64579i bk10: 0a 64579i bk11: 0a 64579i bk12: 0a 64579i bk13: 0a 64579i bk14: 0a 64579i bk15: 0a 64579i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64579 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64579 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64579 
n_nop = 64579 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64579 n_nop=64579 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64579i bk1: 0a 64579i bk2: 0a 64579i bk3: 0a 64579i bk4: 0a 64579i bk5: 0a 64579i bk6: 0a 64579i bk7: 0a 64579i bk8: 0a 64579i bk9: 0a 64579i bk10: 0a 64579i bk11: 0a 64579i bk12: 0a 64579i bk13: 0a 64579i bk14: 0a 64579i bk15: 0a 64579i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64579 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64579 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64579 
n_nop = 64579 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64579 n_nop=64579 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64579i bk1: 0a 64579i bk2: 0a 64579i bk3: 0a 64579i bk4: 0a 64579i bk5: 0a 64579i bk6: 0a 64579i bk7: 0a 64579i bk8: 0a 64579i bk9: 0a 64579i bk10: 0a 64579i bk11: 0a 64579i bk12: 0a 64579i bk13: 0a 64579i bk14: 0a 64579i bk15: 0a 64579i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64579 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64579 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64579 
n_nop = 64579 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64579 n_nop=64579 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64579i bk1: 0a 64579i bk2: 0a 64579i bk3: 0a 64579i bk4: 0a 64579i bk5: 0a 64579i bk6: 0a 64579i bk7: 0a 64579i bk8: 0a 64579i bk9: 0a 64579i bk10: 0a 64579i bk11: 0a 64579i bk12: 0a 64579i bk13: 0a 64579i bk14: 0a 64579i bk15: 0a 64579i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64579 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64579 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64579 
n_nop = 64579 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64579 n_nop=64579 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 64579i bk1: 0a 64579i bk2: 0a 64579i bk3: 0a 64579i bk4: 0a 64579i bk5: 0a 64579i bk6: 0a 64579i bk7: 0a 64579i bk8: 0a 64579i bk9: 0a 64579i bk10: 0a 64579i bk11: 0a 64579i bk12: 0a 64579i bk13: 0a 64579i bk14: 0a 64579i bk15: 0a 64579i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 64579 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 64579 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64579 
n_nop = 64579 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 365, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 379, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 316, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 335, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 357, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 380, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 348, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 434, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 429, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 282, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 285, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 416, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 340, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 446, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 379, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 424, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 373, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 374, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 456, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 319, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 402, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 374, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 335, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 295, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8843
L2_total_cache_misses = 3
L2_total_cache_miss_rate = 0.0003
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8843
icnt_total_pkts_simt_to_mem=8843
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.2466
	minimum = 5
	maximum = 76
Network latency average = 15.2466
	minimum = 5
	maximum = 76
Slowest packet = 14886
Flit latency average = 15.2466
	minimum = 5
	maximum = 76
Slowest flit = 14886
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.013891
	minimum = 0.010356 (at node 11)
	maximum = 0.0224919 (at node 41)
Accepted packet rate average = 0.013891
	minimum = 0.010356 (at node 11)
	maximum = 0.0224919 (at node 41)
Injected flit rate average = 0.013891
	minimum = 0.010356 (at node 11)
	maximum = 0.0224919 (at node 41)
Accepted flit rate average= 0.013891
	minimum = 0.010356 (at node 11)
	maximum = 0.0224919 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.3836 (4 samples)
	minimum = 5 (4 samples)
	maximum = 81 (4 samples)
Network latency average = 16.3836 (4 samples)
	minimum = 5 (4 samples)
	maximum = 81 (4 samples)
Flit latency average = 16.3836 (4 samples)
	minimum = 5 (4 samples)
	maximum = 81 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0103662 (4 samples)
	minimum = 0.00781577 (4 samples)
	maximum = 0.0164539 (4 samples)
Accepted packet rate average = 0.0103662 (4 samples)
	minimum = 0.00781577 (4 samples)
	maximum = 0.0164539 (4 samples)
Injected flit rate average = 0.0103662 (4 samples)
	minimum = 0.00781577 (4 samples)
	maximum = 0.0164539 (4 samples)
Accepted flit rate average = 0.0103662 (4 samples)
	minimum = 0.00781577 (4 samples)
	maximum = 0.0164539 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 524500 (inst/sec)
gpgpu_simulation_rate = 4067 (cycle/sec)
gpgpu_silicon_slowdown = 348414x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe763ce50..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cfdafb2dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 14888
gpu_sim_insn = 1252440
gpu_ipc =      84.1241
gpu_tot_sim_cycle = 51494
gpu_tot_sim_insn = 5972944
gpu_tot_ipc =     115.9930
gpu_tot_issued_cta = 640
gpu_occupancy = 16.9034% 
gpu_tot_occupancy = 36.7685% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2937
partiton_level_parallism_total  =       0.2566
partiton_level_parallism_util =       2.0241
partiton_level_parallism_util_total  =       3.5649
L2_BW  =      13.3157 GB/Sec
L2_BW_total  =      11.6367 GB/Sec
gpu_total_sim_rate=459457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
299, 101, 101, 101, 101, 101, 101, 101, 354, 101, 101, 101, 101, 101, 101, 101, 101, 99, 98, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 100, 110, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 100, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 99, 101, 101, 101, 100, 101, 
gpgpu_n_tot_thrd_icount = 6597088
gpgpu_n_tot_w_icount = 206159
gpgpu_n_stall_shd_mem = 45
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12236
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:163797	W0_Idle:459034	W0_Scoreboard:339169	W1:9353	W2:198	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
single_issue_nums: WS0:46731	WS1:46765	WS2:45476	WS3:46365	
dual_issue_nums: WS0:2641	WS1:2634	WS2:2537	WS3:2599	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97888 {8:12236,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489440 {40:12236,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
maxmflatency = 258 
max_icnt2mem_latency = 89 
maxmrqlatency = 1 
max_icnt2sh_latency = 9 
averagemflatency = 155 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13206 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4524 	1541 	2383 	3905 	862 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	13186 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      6522         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan       inf      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9/1 = 9.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         0         1         0         1         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 9
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none       17179    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        2709    none      none      none       19838    none       44008    none      none      none      none      none      none      none      none  
dram[3]:       4610    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none       32725    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none       21071    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none        2026    none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none        5564    none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0       136       136       136       258       180       200       218       207       206       189       190       136       136       136       136
dram[1]:        136       136       137       137       174       157       218       218       200       205       190       190       137       137       136       136
dram[2]:        137       258       136       136       136       258       206       258       197       180       188       183       136       136       136       136
dram[3]:        258       136       136       136       206       164       209       213       196       205       207       207       136       136       136       136
dram[4]:        136       136       136       137       187       180       216       258       205       202       188       179       137       137       136       138
dram[5]:        136       136       136       136       218       186       206       202       205       197       186       204       136       136         0       136
dram[6]:        137       136       136       136       213       195       218       218       200       195       207       194       136       136       136       136
dram[7]:          0       137       136       136       218       258       213       216       207       199       205       188       136       136       137       136
dram[8]:        136       136       136       136       216       161       211       202       205       198       204       207       137       136       136       136
dram[9]:        136         0       136       136       216       175       214       209       207       198       190       207       136       136       258       136
dram[10]:        136       136       136       136       202       190       199       206       191       200       189       207       136       136       136       136
dram[11]:        136       136       136       136       258       192       205       214       200       207       207       186       136       136         0       136
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=90844 n_nop=90842 n_act=1 n_pre=0 n_ref_event=94351246035616 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.202e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 90844i bk1: 0a 90845i bk2: 0a 90845i bk3: 0a 90845i bk4: 1a 90828i bk5: 0a 90843i bk6: 0a 90843i bk7: 0a 90843i bk8: 0a 90843i bk9: 0a 90844i bk10: 0a 90844i bk11: 0a 90844i bk12: 0a 90844i bk13: 0a 90844i bk14: 0a 90844i bk15: 0a 90844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.671323
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000022 
total_CMD = 90844 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 90826 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90844 
n_nop = 90842 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94351246035616 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=90844 n_nop=90844 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 90844i bk1: 0a 90844i bk2: 0a 90844i bk3: 0a 90844i bk4: 0a 90844i bk5: 0a 90844i bk6: 0a 90844i bk7: 0a 90844i bk8: 0a 90844i bk9: 0a 90844i bk10: 0a 90844i bk11: 0a 90844i bk12: 0a 90844i bk13: 0a 90844i bk14: 0a 90844i bk15: 0a 90844i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 90844 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 90844 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90844 
n_nop = 90844 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=90844 n_nop=90838 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.605e-05
n_activity=156 dram_eff=0.03846
bk0: 0a 90845i bk1: 1a 90829i bk2: 0a 90844i bk3: 0a 90845i bk4: 0a 90845i bk5: 1a 90828i bk6: 0a 90843i bk7: 1a 90826i bk8: 0a 90841i bk9: 0a 90843i bk10: 0a 90843i bk11: 0a 90844i bk12: 0a 90844i bk13: 0a 90844i bk14: 0a 90844i bk15: 0a 90845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000066 
total_CMD = 90844 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 90790 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90844 
n_nop = 90838 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=90844 n_nop=90842 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.202e-05
n_activity=52 dram_eff=0.03846
bk0: 1a 90828i bk1: 0a 90844i bk2: 0a 90844i bk3: 0a 90844i bk4: 0a 90844i bk5: 0a 90844i bk6: 0a 90844i bk7: 0a 90844i bk8: 0a 90844i bk9: 0a 90844i bk10: 0a 90844i bk11: 0a 90844i bk12: 0a 90844i bk13: 0a 90844i bk14: 0a 90844i bk15: 0a 90844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000022 
total_CMD = 90844 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 90826 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90844 
n_nop = 90842 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=90844 n_nop=90842 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.202e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 90844i bk1: 0a 90845i bk2: 0a 90845i bk3: 0a 90845i bk4: 0a 90845i bk5: 0a 90845i bk6: 0a 90845i bk7: 1a 90828i bk8: 0a 90843i bk9: 0a 90843i bk10: 0a 90843i bk11: 0a 90843i bk12: 0a 90843i bk13: 0a 90843i bk14: 0a 90843i bk15: 0a 90844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000022 
total_CMD = 90844 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 90826 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90844 
n_nop = 90842 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=90844 n_nop=90844 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 90844i bk1: 0a 90844i bk2: 0a 90844i bk3: 0a 90844i bk4: 0a 90844i bk5: 0a 90844i bk6: 0a 90844i bk7: 0a 90844i bk8: 0a 90844i bk9: 0a 90844i bk10: 0a 90844i bk11: 0a 90844i bk12: 0a 90844i bk13: 0a 90844i bk14: 0a 90844i bk15: 0a 90844i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 90844 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 90844 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90844 
n_nop = 90844 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=90844 n_nop=90844 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 90844i bk1: 0a 90844i bk2: 0a 90844i bk3: 0a 90844i bk4: 0a 90844i bk5: 0a 90844i bk6: 0a 90844i bk7: 0a 90844i bk8: 0a 90844i bk9: 0a 90844i bk10: 0a 90844i bk11: 0a 90844i bk12: 0a 90844i bk13: 0a 90844i bk14: 0a 90844i bk15: 0a 90844i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 90844 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 90844 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90844 
n_nop = 90844 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=90844 n_nop=90842 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.202e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 90844i bk1: 0a 90845i bk2: 0a 90845i bk3: 0a 90845i bk4: 0a 90845i bk5: 1a 90828i bk6: 0a 90843i bk7: 0a 90843i bk8: 0a 90843i bk9: 0a 90843i bk10: 0a 90843i bk11: 0a 90844i bk12: 0a 90844i bk13: 0a 90844i bk14: 0a 90844i bk15: 0a 90844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000022 
total_CMD = 90844 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 90826 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90844 
n_nop = 90842 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=90844 n_nop=90844 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 90844i bk1: 0a 90844i bk2: 0a 90844i bk3: 0a 90844i bk4: 0a 90844i bk5: 0a 90844i bk6: 0a 90844i bk7: 0a 90844i bk8: 0a 90844i bk9: 0a 90844i bk10: 0a 90844i bk11: 0a 90844i bk12: 0a 90844i bk13: 0a 90844i bk14: 0a 90844i bk15: 0a 90844i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 90844 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 90844 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90844 
n_nop = 90844 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=90844 n_nop=90842 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.202e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 90843i bk1: 0a 90844i bk2: 0a 90844i bk3: 0a 90844i bk4: 0a 90844i bk5: 0a 90844i bk6: 0a 90844i bk7: 0a 90844i bk8: 0a 90844i bk9: 0a 90844i bk10: 0a 90844i bk11: 0a 90844i bk12: 0a 90844i bk13: 0a 90845i bk14: 1a 90828i bk15: 0a 90843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000022 
total_CMD = 90844 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 90826 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90844 
n_nop = 90842 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=90844 n_nop=90844 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 90844i bk1: 0a 90844i bk2: 0a 90844i bk3: 0a 90844i bk4: 0a 90844i bk5: 0a 90844i bk6: 0a 90844i bk7: 0a 90844i bk8: 0a 90844i bk9: 0a 90844i bk10: 0a 90844i bk11: 0a 90844i bk12: 0a 90844i bk13: 0a 90844i bk14: 0a 90844i bk15: 0a 90844i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 90844 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 90844 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90844 
n_nop = 90844 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=90844 n_nop=90842 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.202e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 90844i bk1: 0a 90845i bk2: 0a 90845i bk3: 0a 90845i bk4: 1a 90828i bk5: 0a 90843i bk6: 0a 90843i bk7: 0a 90843i bk8: 0a 90843i bk9: 0a 90844i bk10: 0a 90844i bk11: 0a 90844i bk12: 0a 90844i bk13: 0a 90844i bk14: 0a 90844i bk15: 0a 90844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000022 
total_CMD = 90844 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 90826 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90844 
n_nop = 90842 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 590, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 513, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 495, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 465, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 546, Miss = 2, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 572, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 522, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 597, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 640, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 423, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 423, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 597, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 503, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 666, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 614, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 589, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 554, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 560, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 651, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 480, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 595, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 567, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 528, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 525, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 13215
L2_total_cache_misses = 9
L2_total_cache_miss_rate = 0.0007
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 979
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12236
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13215
icnt_total_pkts_simt_to_mem=13215
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.0332
	minimum = 5
	maximum = 78
Network latency average = 11.0332
	minimum = 5
	maximum = 78
Slowest packet = 19283
Flit latency average = 11.0332
	minimum = 5
	maximum = 78
Slowest flit = 19283
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0112946
	minimum = 0.00429876 (at node 2)
	maximum = 0.0206206 (at node 10)
Accepted packet rate average = 0.0112946
	minimum = 0.00429876 (at node 2)
	maximum = 0.0206206 (at node 10)
Injected flit rate average = 0.0112946
	minimum = 0.00429876 (at node 2)
	maximum = 0.0206206 (at node 10)
Accepted flit rate average= 0.0112946
	minimum = 0.00429876 (at node 2)
	maximum = 0.0206206 (at node 10)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.3135 (5 samples)
	minimum = 5 (5 samples)
	maximum = 80.4 (5 samples)
Network latency average = 15.3135 (5 samples)
	minimum = 5 (5 samples)
	maximum = 80.4 (5 samples)
Flit latency average = 15.3135 (5 samples)
	minimum = 5 (5 samples)
	maximum = 80.4 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0105519 (5 samples)
	minimum = 0.00711237 (5 samples)
	maximum = 0.0172872 (5 samples)
Accepted packet rate average = 0.0105519 (5 samples)
	minimum = 0.00711237 (5 samples)
	maximum = 0.0172872 (5 samples)
Injected flit rate average = 0.0105519 (5 samples)
	minimum = 0.00711237 (5 samples)
	maximum = 0.0172872 (5 samples)
Accepted flit rate average = 0.0105519 (5 samples)
	minimum = 0.00711237 (5 samples)
	maximum = 0.0172872 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 459457 (inst/sec)
gpgpu_simulation_rate = 3961 (cycle/sec)
gpgpu_silicon_slowdown = 357737x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cde8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cde0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe763cddc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cfdafb2f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 6194
gpu_sim_insn = 1117092
gpu_ipc =     180.3507
gpu_tot_sim_cycle = 57688
gpu_tot_sim_insn = 7090036
gpu_tot_ipc =     122.9031
gpu_tot_issued_cta = 768
gpu_occupancy = 68.0452% 
gpu_tot_occupancy = 39.5428% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5037
partiton_level_parallism_total  =       0.2832
partiton_level_parallism_util =       5.2437
partiton_level_parallism_util_total  =       3.7971
L2_BW  =      22.8404 GB/Sec
L2_BW_total  =      12.8397 GB/Sec
gpu_total_sim_rate=472669

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
318, 120, 120, 120, 120, 120, 120, 120, 373, 120, 120, 120, 120, 120, 120, 131, 120, 118, 128, 131, 120, 120, 119, 120, 131, 120, 120, 120, 120, 120, 119, 129, 120, 120, 120, 120, 120, 120, 131, 120, 131, 120, 120, 120, 119, 131, 120, 120, 139, 139, 139, 139, 139, 139, 139, 139, 139, 138, 137, 139, 139, 139, 138, 138, 
gpgpu_n_tot_thrd_icount = 7871072
gpgpu_n_tot_w_icount = 245971
gpgpu_n_stall_shd_mem = 45
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14284
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:189944	W0_Idle:481854	W0_Scoreboard:365090	W1:11982	W2:506	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
single_issue_nums: WS0:55704	WS1:55740	WS2:54497	WS3:55304	
dual_issue_nums: WS0:3131	WS1:3123	WS2:3025	WS3:3084	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114272 {8:14284,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571360 {40:14284,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
maxmflatency = 296 
max_icnt2mem_latency = 167 
maxmrqlatency = 1 
max_icnt2sh_latency = 9 
averagemflatency = 156 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16285 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5101 	2064 	3034 	4861 	1237 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	16286 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      6522         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan       inf      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9/1 = 9.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         0         1         0         1         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 9
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none       17315    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        2709    none      none      none       20892    none       45448    none      none      none      none      none      none      none      none  
dram[3]:       4610    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none       33492    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none       21751    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none        2026    none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none        5700    none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0       136       136       136       258       180       213       237       236       206       212       236       256       226       136       136
dram[1]:        136       136       137       137       179       157       218       218       212       222       259       209       239       230       136       136
dram[2]:        137       258       136       136       136       258       206       258       249       267       245       247       196       174       136       136
dram[3]:        258       136       136       136       206       164       235       213       213       290       232       246       200       171       136       136
dram[4]:        136       136       136       137       187       180       216       258       205       251       263       204       184       234       136       138
dram[5]:        136       136       136       136       218       186       206       236       231       240       186       261       267       239         0       136
dram[6]:        137       136       136       136       213       195       246       274       296       249       267       258       290       250       136       136
dram[7]:          0       137       136       136       218       258       213       216       296       249       257       210       253       287       137       136
dram[8]:        136       136       136       136       216       161       211       254       205       291       204       264       230       238       136       136
dram[9]:        136         0       136       136       216       175       245       248       268       245       211       207       210       245       258       136
dram[10]:        136       136       136       136       202       190       251       212       259       251       228       229       254       212       136       136
dram[11]:        136       136       136       136       258       192       233       247       256       207       263       263       136       246         0       136
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=101771 n_nop=101769 n_act=1 n_pre=0 n_ref_event=94351246035616 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.965e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 101771i bk1: 0a 101772i bk2: 0a 101772i bk3: 0a 101772i bk4: 1a 101755i bk5: 0a 101770i bk6: 0a 101770i bk7: 0a 101770i bk8: 0a 101770i bk9: 0a 101771i bk10: 0a 101771i bk11: 0a 101771i bk12: 0a 101771i bk13: 0a 101771i bk14: 0a 101771i bk15: 0a 101771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.671323
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 101771 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 101753 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101771 
n_nop = 101769 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94351246035616 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=101771 n_nop=101771 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 101771i bk1: 0a 101771i bk2: 0a 101771i bk3: 0a 101771i bk4: 0a 101771i bk5: 0a 101771i bk6: 0a 101771i bk7: 0a 101771i bk8: 0a 101771i bk9: 0a 101771i bk10: 0a 101771i bk11: 0a 101771i bk12: 0a 101771i bk13: 0a 101771i bk14: 0a 101771i bk15: 0a 101771i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 101771 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 101771 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101771 
n_nop = 101771 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=101771 n_nop=101765 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.896e-05
n_activity=156 dram_eff=0.03846
bk0: 0a 101772i bk1: 1a 101756i bk2: 0a 101771i bk3: 0a 101772i bk4: 0a 101772i bk5: 1a 101755i bk6: 0a 101770i bk7: 1a 101753i bk8: 0a 101768i bk9: 0a 101770i bk10: 0a 101770i bk11: 0a 101771i bk12: 0a 101771i bk13: 0a 101771i bk14: 0a 101771i bk15: 0a 101772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000059 
total_CMD = 101771 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 101717 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101771 
n_nop = 101765 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=101771 n_nop=101769 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.965e-05
n_activity=52 dram_eff=0.03846
bk0: 1a 101755i bk1: 0a 101771i bk2: 0a 101771i bk3: 0a 101771i bk4: 0a 101771i bk5: 0a 101771i bk6: 0a 101771i bk7: 0a 101771i bk8: 0a 101771i bk9: 0a 101771i bk10: 0a 101771i bk11: 0a 101771i bk12: 0a 101771i bk13: 0a 101771i bk14: 0a 101771i bk15: 0a 101771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 101771 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 101753 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101771 
n_nop = 101769 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=101771 n_nop=101769 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.965e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 101771i bk1: 0a 101772i bk2: 0a 101772i bk3: 0a 101772i bk4: 0a 101772i bk5: 0a 101772i bk6: 0a 101772i bk7: 1a 101755i bk8: 0a 101770i bk9: 0a 101770i bk10: 0a 101770i bk11: 0a 101770i bk12: 0a 101770i bk13: 0a 101770i bk14: 0a 101770i bk15: 0a 101771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 101771 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 101753 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101771 
n_nop = 101769 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=101771 n_nop=101771 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 101771i bk1: 0a 101771i bk2: 0a 101771i bk3: 0a 101771i bk4: 0a 101771i bk5: 0a 101771i bk6: 0a 101771i bk7: 0a 101771i bk8: 0a 101771i bk9: 0a 101771i bk10: 0a 101771i bk11: 0a 101771i bk12: 0a 101771i bk13: 0a 101771i bk14: 0a 101771i bk15: 0a 101771i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 101771 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 101771 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101771 
n_nop = 101771 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=101771 n_nop=101771 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 101771i bk1: 0a 101771i bk2: 0a 101771i bk3: 0a 101771i bk4: 0a 101771i bk5: 0a 101771i bk6: 0a 101771i bk7: 0a 101771i bk8: 0a 101771i bk9: 0a 101771i bk10: 0a 101771i bk11: 0a 101771i bk12: 0a 101771i bk13: 0a 101771i bk14: 0a 101771i bk15: 0a 101771i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 101771 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 101771 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101771 
n_nop = 101771 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=101771 n_nop=101769 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.965e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 101771i bk1: 0a 101772i bk2: 0a 101772i bk3: 0a 101772i bk4: 0a 101772i bk5: 1a 101755i bk6: 0a 101770i bk7: 0a 101770i bk8: 0a 101770i bk9: 0a 101770i bk10: 0a 101770i bk11: 0a 101771i bk12: 0a 101771i bk13: 0a 101771i bk14: 0a 101771i bk15: 0a 101771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 101771 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 101753 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101771 
n_nop = 101769 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=101771 n_nop=101771 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 101771i bk1: 0a 101771i bk2: 0a 101771i bk3: 0a 101771i bk4: 0a 101771i bk5: 0a 101771i bk6: 0a 101771i bk7: 0a 101771i bk8: 0a 101771i bk9: 0a 101771i bk10: 0a 101771i bk11: 0a 101771i bk12: 0a 101771i bk13: 0a 101771i bk14: 0a 101771i bk15: 0a 101771i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 101771 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 101771 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101771 
n_nop = 101771 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=101771 n_nop=101769 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.965e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 101770i bk1: 0a 101771i bk2: 0a 101771i bk3: 0a 101771i bk4: 0a 101771i bk5: 0a 101771i bk6: 0a 101771i bk7: 0a 101771i bk8: 0a 101771i bk9: 0a 101771i bk10: 0a 101771i bk11: 0a 101771i bk12: 0a 101771i bk13: 0a 101772i bk14: 1a 101755i bk15: 0a 101770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 101771 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 101753 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101771 
n_nop = 101769 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=101771 n_nop=101771 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 101771i bk1: 0a 101771i bk2: 0a 101771i bk3: 0a 101771i bk4: 0a 101771i bk5: 0a 101771i bk6: 0a 101771i bk7: 0a 101771i bk8: 0a 101771i bk9: 0a 101771i bk10: 0a 101771i bk11: 0a 101771i bk12: 0a 101771i bk13: 0a 101771i bk14: 0a 101771i bk15: 0a 101771i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 101771 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 101771 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101771 
n_nop = 101771 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=101771 n_nop=101769 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.965e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 101771i bk1: 0a 101772i bk2: 0a 101772i bk3: 0a 101772i bk4: 1a 101755i bk5: 0a 101770i bk6: 0a 101770i bk7: 0a 101770i bk8: 0a 101770i bk9: 0a 101771i bk10: 0a 101771i bk11: 0a 101771i bk12: 0a 101771i bk13: 0a 101771i bk14: 0a 101771i bk15: 0a 101771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 101771 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 101753 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101771 
n_nop = 101769 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 714, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 637, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 611, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 572, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 681, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 679, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 637, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 727, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 785, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 503, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 531, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 723, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 591, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1057, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 724, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 747, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 682, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 690, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 789, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 575, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 728, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 703, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 637, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 612, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16335
L2_total_cache_misses = 9
L2_total_cache_miss_rate = 0.0006
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14284
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16335
icnt_total_pkts_simt_to_mem=16335
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.5902
	minimum = 5
	maximum = 165
Network latency average = 18.5902
	minimum = 5
	maximum = 165
Slowest packet = 30685
Flit latency average = 18.5902
	minimum = 5
	maximum = 165
Slowest flit = 30685
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0193736
	minimum = 0.0129157 (at node 37)
	maximum = 0.0631256 (at node 41)
Accepted packet rate average = 0.0193736
	minimum = 0.0129157 (at node 37)
	maximum = 0.0631256 (at node 41)
Injected flit rate average = 0.0193736
	minimum = 0.0129157 (at node 37)
	maximum = 0.0631256 (at node 41)
Accepted flit rate average= 0.0193736
	minimum = 0.0129157 (at node 37)
	maximum = 0.0631256 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8596 (6 samples)
	minimum = 5 (6 samples)
	maximum = 94.5 (6 samples)
Network latency average = 15.8596 (6 samples)
	minimum = 5 (6 samples)
	maximum = 94.5 (6 samples)
Flit latency average = 15.8596 (6 samples)
	minimum = 5 (6 samples)
	maximum = 94.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0120222 (6 samples)
	minimum = 0.00807959 (6 samples)
	maximum = 0.024927 (6 samples)
Accepted packet rate average = 0.0120222 (6 samples)
	minimum = 0.00807959 (6 samples)
	maximum = 0.024927 (6 samples)
Injected flit rate average = 0.0120222 (6 samples)
	minimum = 0.00807959 (6 samples)
	maximum = 0.024927 (6 samples)
Accepted flit rate average = 0.0120222 (6 samples)
	minimum = 0.00807959 (6 samples)
	maximum = 0.024927 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 472669 (inst/sec)
gpgpu_simulation_rate = 3845 (cycle/sec)
gpgpu_silicon_slowdown = 368530x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe763ce50..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cfdafb2dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 15947
gpu_sim_insn = 1290400
gpu_ipc =      80.9180
gpu_tot_sim_cycle = 73635
gpu_tot_sim_insn = 8380436
gpu_tot_ipc =     113.8105
gpu_tot_issued_cta = 896
gpu_occupancy = 17.5998% 
gpu_tot_occupancy = 30.0972% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0316
partiton_level_parallism_total  =       0.4453
partiton_level_parallism_util =       2.6628
partiton_level_parallism_util_total  =       3.1284
L2_BW  =      46.7771 GB/Sec
L2_BW_total  =      20.1894 GB/Sec
gpu_total_sim_rate=419021

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
339, 141, 141, 141, 141, 141, 141, 141, 394, 141, 141, 141, 141, 273, 141, 152, 141, 139, 148, 152, 328, 328, 140, 141, 152, 141, 141, 141, 141, 141, 140, 150, 141, 141, 141, 141, 141, 284, 152, 141, 152, 141, 141, 317, 140, 152, 141, 141, 160, 160, 160, 160, 160, 160, 391, 248, 325, 159, 158, 160, 160, 160, 159, 159, 
gpgpu_n_tot_thrd_icount = 10604928
gpgpu_n_tot_w_icount = 331404
gpgpu_n_stall_shd_mem = 957
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26761
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 957
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:228314	W0_Idle:710142	W0_Scoreboard:977335	W1:53059	W2:3808	W3:105	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
single_issue_nums: WS0:74123	WS1:75470	WS2:74490	WS3:73611	
dual_issue_nums: WS0:4220	WS1:4271	WS2:4201	WS3:4163	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 214088 {8:26761,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1070440 {40:26761,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
maxmflatency = 296 
max_icnt2mem_latency = 167 
maxmrqlatency = 9 
max_icnt2sh_latency = 9 
averagemflatency = 148 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:52 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32697 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18115 	4061 	3463 	5685 	1424 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	32732 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6030         0         0         0      6522         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6075         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      6408         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      6316         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6034         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6044         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6062         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000      -nan       inf      -nan  1.000000       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan 
dram[1]:  1.000000      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan       inf      -nan      -nan  1.000000       inf      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan       inf 
dram[4]:      -nan      -nan      -nan       inf  2.000000      -nan      -nan       inf      -nan       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf  3.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf 
dram[8]:      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan       inf       inf      -nan      -nan      -nan       inf      -nan      -nan 
dram[9]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan 
dram[10]:       inf      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 53/8 = 6.625000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         0         1         0         1         1         1         0         0         0         0         0         0         1         0         0 
dram[1]:         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         2         0         0         1         2         0         1         0         1         0         0         0         0         0         0 
dram[3]:         1         0         0         0         1         0         1         0         0         1         0         0         0         0         0         1 
dram[4]:         0         0         0         1         2         0         0         1         0         1         1         1         0         0         0         0 
dram[5]:         0         0         1         3         0         0         2         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         1         0         0         0         0         0         0         0 
dram[7]:         3         0         0         1         0         1         0         0         0         0         0         0         0         0         0         1 
dram[8]:         0         0         0         0         0         1         0         0         1         1         0         0         0         1         0         0 
dram[9]:         1         0         0         0         0         0         0         1         0         0         0         0         0         0         1         0 
dram[10]:         1         0         0         1         0         0         0         0         0         0         1         0         0         0         0         0 
dram[11]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 53
min_bank_accesses = 0!
chip skew: 7/1 = 7.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7212    none       11569    none       30386     28774     39024    none      none      none      none      none      none        9555    none      none  
dram[1]:      20805    none       11291    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        4685    none      none        9103     18998    none       69941    none       48424    none      none      none      none      none      none  
dram[3]:      14270    none      none      none       22317    none       74768    none      none       45583    none      none      none      none      none        8285
dram[4]:     none      none      none       11964     13881    none      none       56935    none       47592     26714     35240    none      none      none      none  
dram[5]:     none      none       16179      4161    none      none       25199    none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none       61401    none      106718    none      none      none      none      none      none      none  
dram[7]:       5801    none      none       10067    none       32445    none      none      none      none      none      none      none      none      none        6517
dram[8]:     none      none      none      none      none       15445    none      none       49812     76937    none      none      none       18596    none      none  
dram[9]:      11418    none      none      none      none      none      none       66464    none      none      none      none      none      none       14012    none  
dram[10]:      15089    none      none        9112    none      none      none      none      none      none       21491    none      none      none      none      none  
dram[11]:     none      none      none      none       13330    none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        267       139       260       137       258       258       259       237       236       206       212       236       256       258       138       137
dram[1]:        259       140       258       138       179       157       218       218       212       222       259       209       239       230       137       138
dram[2]:        140       258       137       139       258       258       206       258       249       267       245       247       196       174       138       138
dram[3]:        258       139       138       140       258       164       258       213       213       290       232       246       200       171       138       258
dram[4]:        137       138       138       258       258       180       216       258       205       258       263       260       184       234       138       138
dram[5]:        136       139       258       267       218       186       258       236       231       240       186       261       267       239       138       138
dram[6]:        137       138       136       138       213       195       258       274       296       249       267       258       290       250       137       137
dram[7]:        267       140       137       258       218       258       213       216       296       249       257       210       253       287       137       258
dram[8]:        138       137       138       138       216       258       211       254       258       291       204       264       230       258       138       139
dram[9]:        258       140       140       137       216       175       245       258       268       245       211       207       210       245       258       138
dram[10]:        258       137       138       259       202       190       251       212       259       251       258       229       254       212       137       137
dram[11]:        138       139       138       139       258       197       233       247       256       207       263       263       142       246       136       139
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=129905 n_nop=129891 n_act=7 n_pre=1 n_ref_event=94351246035616 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001078
n_activity=221 dram_eff=0.06335
bk0: 2a 129856i bk1: 0a 129903i bk2: 1a 129884i bk3: 0a 129903i bk4: 1a 129889i bk5: 1a 129888i bk6: 1a 129885i bk7: 0a 129903i bk8: 0a 129904i bk9: 0a 129905i bk10: 0a 129906i bk11: 0a 129906i bk12: 0a 129907i bk13: 1a 129890i bk14: 0a 129905i bk15: 0a 129906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196581
Bank_Level_Parallism_Col = 0.671323
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000108 
total_CMD = 129905 
util_bw = 14 
Wasted_Col = 92 
Wasted_Row = 16 
Idle = 129783 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129905 
n_nop = 129891 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 94351246035616 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 7 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.071429 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=129905 n_nop=129901 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.079e-05
n_activity=104 dram_eff=0.03846
bk0: 1a 129889i bk1: 0a 129905i bk2: 1a 129888i bk3: 0a 129903i bk4: 0a 129904i bk5: 0a 129905i bk6: 0a 129905i bk7: 0a 129905i bk8: 0a 129905i bk9: 0a 129905i bk10: 0a 129905i bk11: 0a 129905i bk12: 0a 129905i bk13: 0a 129905i bk14: 0a 129906i bk15: 0a 129906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000031 
total_CMD = 129905 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 129869 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129905 
n_nop = 129901 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=129905 n_nop=129893 n_act=5 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001078
n_activity=288 dram_eff=0.04861
bk0: 0a 129907i bk1: 2a 129891i bk2: 0a 129906i bk3: 0a 129907i bk4: 1a 129890i bk5: 2a 129888i bk6: 0a 129903i bk7: 1a 129886i bk8: 0a 129901i bk9: 1a 129887i bk10: 0a 129902i bk11: 0a 129905i bk12: 0a 129905i bk13: 0a 129905i bk14: 0a 129905i bk15: 0a 129907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000108 
total_CMD = 129905 
util_bw = 14 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 129811 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129905 
n_nop = 129893 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 7 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=129905 n_nop=129895 n_act=5 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.698e-05
n_activity=202 dram_eff=0.0495
bk0: 1a 129888i bk1: 0a 129904i bk2: 0a 129905i bk3: 0a 129906i bk4: 1a 129889i bk5: 0a 129904i bk6: 1a 129888i bk7: 0a 129903i bk8: 0a 129906i bk9: 1a 129890i bk10: 0a 129904i bk11: 0a 129905i bk12: 0a 129905i bk13: 0a 129905i bk14: 0a 129906i bk15: 1a 129889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.103896
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000077 
total_CMD = 129905 
util_bw = 10 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 129824 

BW Util Bottlenecks: 
RCDc_limit = 78 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129905 
n_nop = 129895 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 5 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000038 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=129905 n_nop=129892 n_act=6 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001078
n_activity=274 dram_eff=0.05109
bk0: 0a 129907i bk1: 0a 129908i bk2: 0a 129908i bk3: 1a 129891i bk4: 2a 129889i bk5: 0a 129905i bk6: 0a 129905i bk7: 1a 129888i bk8: 0a 129903i bk9: 1a 129887i bk10: 1a 129886i bk11: 1a 129882i bk12: 0a 129902i bk13: 0a 129904i bk14: 0a 129904i bk15: 0a 129907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.138298
Bank_Level_Parallism_Col = 1.089888
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.089888 

BW Util details:
bwutil = 0.000108 
total_CMD = 129905 
util_bw = 14 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 129805 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129905 
n_nop = 129892 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 7 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=129905 n_nop=129894 n_act=4 n_pre=1 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.238e-05
n_activity=179 dram_eff=0.06704
bk0: 0a 129906i bk1: 0a 129908i bk2: 1a 129891i bk3: 3a 129854i bk4: 0a 129902i bk5: 0a 129904i bk6: 2a 129887i bk7: 0a 129903i bk8: 0a 129903i bk9: 0a 129905i bk10: 0a 129905i bk11: 0a 129905i bk12: 0a 129905i bk13: 0a 129905i bk14: 0a 129905i bk15: 0a 129906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.126582
Bank_Level_Parallism_Col = 1.150000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150000 

BW Util details:
bwutil = 0.000092 
total_CMD = 129905 
util_bw = 12 
Wasted_Col = 55 
Wasted_Row = 16 
Idle = 129822 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129905 
n_nop = 129894 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 1 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 6 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000115469
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=129905 n_nop=129901 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.079e-05
n_activity=98 dram_eff=0.04082
bk0: 0a 129905i bk1: 0a 129906i bk2: 0a 129906i bk3: 0a 129906i bk4: 0a 129906i bk5: 0a 129906i bk6: 1a 129889i bk7: 0a 129904i bk8: 1a 129888i bk9: 0a 129903i bk10: 0a 129904i bk11: 0a 129904i bk12: 0a 129904i bk13: 0a 129905i bk14: 0a 129905i bk15: 0a 129905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000031 
total_CMD = 129905 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 129869 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129905 
n_nop = 129901 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=129905 n_nop=129893 n_act=5 n_pre=1 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.238e-05
n_activity=244 dram_eff=0.04918
bk0: 3a 129853i bk1: 0a 129905i bk2: 0a 129905i bk3: 1a 129889i bk4: 0a 129904i bk5: 1a 129888i bk6: 0a 129903i bk7: 0a 129904i bk8: 0a 129904i bk9: 0a 129904i bk10: 0a 129904i bk11: 0a 129905i bk12: 0a 129905i bk13: 0a 129907i bk14: 0a 129907i bk15: 1a 129890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000092 
total_CMD = 129905 
util_bw = 12 
Wasted_Col = 82 
Wasted_Row = 16 
Idle = 129795 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129905 
n_nop = 129893 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 1 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 6 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.53959e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=129905 n_nop=129897 n_act=4 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.158e-05
n_activity=142 dram_eff=0.05634
bk0: 0a 129904i bk1: 0a 129905i bk2: 0a 129906i bk3: 0a 129906i bk4: 0a 129906i bk5: 1a 129889i bk6: 0a 129904i bk7: 0a 129906i bk8: 1a 129889i bk9: 1a 129888i bk10: 0a 129903i bk11: 0a 129905i bk12: 0a 129905i bk13: 1a 129889i bk14: 0a 129904i bk15: 0a 129904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.133333
Bank_Level_Parallism_Col = 1.122807
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.122807 

BW Util details:
bwutil = 0.000062 
total_CMD = 129905 
util_bw = 8 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 129842 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129905 
n_nop = 129897 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 4 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=129905 n_nop=129899 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.619e-05
n_activity=156 dram_eff=0.03846
bk0: 1a 129889i bk1: 0a 129905i bk2: 0a 129905i bk3: 0a 129905i bk4: 0a 129905i bk5: 0a 129905i bk6: 0a 129905i bk7: 1a 129888i bk8: 0a 129903i bk9: 0a 129905i bk10: 0a 129905i bk11: 0a 129905i bk12: 0a 129905i bk13: 0a 129906i bk14: 1a 129889i bk15: 0a 129904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000046 
total_CMD = 129905 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 129851 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129905 
n_nop = 129899 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000046 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=129905 n_nop=129899 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.619e-05
n_activity=118 dram_eff=0.05085
bk0: 1a 129888i bk1: 0a 129905i bk2: 0a 129906i bk3: 1a 129889i bk4: 0a 129904i bk5: 0a 129905i bk6: 0a 129906i bk7: 0a 129906i bk8: 0a 129906i bk9: 0a 129906i bk10: 1a 129889i bk11: 0a 129904i bk12: 0a 129904i bk13: 0a 129904i bk14: 0a 129904i bk15: 0a 129904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000046 
total_CMD = 129905 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 129851 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129905 
n_nop = 129899 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000046 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=129905 n_nop=129903 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.54e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 129905i bk1: 0a 129906i bk2: 0a 129906i bk3: 0a 129906i bk4: 1a 129889i bk5: 0a 129904i bk6: 0a 129904i bk7: 0a 129904i bk8: 0a 129904i bk9: 0a 129905i bk10: 0a 129905i bk11: 0a 129905i bk12: 0a 129905i bk13: 0a 129905i bk14: 0a 129905i bk15: 0a 129905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000015 
total_CMD = 129905 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 129887 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129905 
n_nop = 129903 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000008 
Either_Row_CoL_Bus_Util = 0.000015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1422, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1364, Miss = 4, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1409, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1150, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1531, Miss = 6, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1357, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1340, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1418, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1717, Miss = 6, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1160, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1222, Miss = 4, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1307, Miss = 2, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1100, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1683, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1346, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1357, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1435, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1333, Miss = 2, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1514, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1261, Miss = 2, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1372, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1374, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1458, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1156, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 32786
L2_total_cache_misses = 53
L2_total_cache_miss_rate = 0.0016
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26708
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6025
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26761
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=32786
icnt_total_pkts_simt_to_mem=32786
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.66887
	minimum = 5
	maximum = 83
Network latency average = 6.66887
	minimum = 5
	maximum = 83
Slowest packet = 34115
Flit latency average = 6.66887
	minimum = 5
	maximum = 83
Slowest flit = 34115
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0396771
	minimum = 0.0211952 (at node 19)
	maximum = 0.0584436 (at node 36)
Accepted packet rate average = 0.0396771
	minimum = 0.0211952 (at node 19)
	maximum = 0.0584436 (at node 36)
Injected flit rate average = 0.0396771
	minimum = 0.0211952 (at node 19)
	maximum = 0.0584436 (at node 36)
Accepted flit rate average= 0.0396771
	minimum = 0.0211952 (at node 19)
	maximum = 0.0584436 (at node 36)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5466 (7 samples)
	minimum = 5 (7 samples)
	maximum = 92.8571 (7 samples)
Network latency average = 14.5466 (7 samples)
	minimum = 5 (7 samples)
	maximum = 92.8571 (7 samples)
Flit latency average = 14.5466 (7 samples)
	minimum = 5 (7 samples)
	maximum = 92.8571 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0159729 (7 samples)
	minimum = 0.00995325 (7 samples)
	maximum = 0.0297151 (7 samples)
Accepted packet rate average = 0.0159729 (7 samples)
	minimum = 0.00995325 (7 samples)
	maximum = 0.0297151 (7 samples)
Injected flit rate average = 0.0159729 (7 samples)
	minimum = 0.00995325 (7 samples)
	maximum = 0.0297151 (7 samples)
Accepted flit rate average = 0.0159729 (7 samples)
	minimum = 0.00995325 (7 samples)
	maximum = 0.0297151 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 419021 (inst/sec)
gpgpu_simulation_rate = 3681 (cycle/sec)
gpgpu_silicon_slowdown = 384949x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cde8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cde0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe763cddc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cfdafb2f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 7104
gpu_sim_insn = 1132352
gpu_ipc =     159.3964
gpu_tot_sim_cycle = 80739
gpu_tot_sim_insn = 9512788
gpu_tot_ipc =     117.8215
gpu_tot_issued_cta = 1024
gpu_occupancy = 61.3107% 
gpu_tot_occupancy = 32.8490% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9606
partiton_level_parallism_total  =       0.4906
partiton_level_parallism_util =       4.2703
partiton_level_parallism_util_total  =       3.2795
L2_BW  =      43.5568 GB/Sec
L2_BW_total  =      22.2455 GB/Sec
gpu_total_sim_rate=432399

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
358, 160, 160, 171, 171, 171, 160, 160, 424, 171, 160, 171, 171, 303, 171, 182, 160, 168, 167, 182, 347, 358, 170, 171, 171, 160, 171, 171, 160, 171, 170, 180, 171, 171, 160, 160, 171, 303, 171, 171, 182, 171, 171, 336, 159, 182, 171, 160, 179, 190, 190, 190, 179, 179, 421, 267, 355, 189, 188, 179, 190, 190, 189, 178, 
gpgpu_n_tot_thrd_icount = 12204864
gpgpu_n_tot_w_icount = 381402
gpgpu_n_stall_shd_mem = 957
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28809
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 957
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:256671	W0_Idle:793576	W0_Scoreboard:1033193	W1:61034	W2:7625	W3:1128	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
single_issue_nums: WS0:85551	WS1:87003	WS2:85889	WS3:85299	
dual_issue_nums: WS0:4720	WS1:4768	WS2:4688	WS3:4654	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 230472 {8:28809,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1152360 {40:28809,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
maxmflatency = 1142 
max_icnt2mem_latency = 1013 
maxmrqlatency = 9 
max_icnt2sh_latency = 10 
averagemflatency = 194 
avg_icnt2mem_latency = 65 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:52 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35945 	1188 	2208 	269 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18619 	4768 	4201 	6663 	1759 	559 	1292 	1749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	39517 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6030         0         0         0      6522         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6075         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      6408         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      6316         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6034         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6044         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6062         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000      -nan       inf      -nan  1.000000       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan 
dram[1]:  1.000000      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan       inf      -nan      -nan  1.000000       inf      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan       inf 
dram[4]:      -nan      -nan      -nan       inf  2.000000      -nan      -nan       inf      -nan       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf  3.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf 
dram[8]:      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan       inf       inf      -nan      -nan      -nan       inf      -nan      -nan 
dram[9]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan 
dram[10]:       inf      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 53/8 = 6.625000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         0         1         0         1         1         1         0         0         0         0         0         0         1         0         0 
dram[1]:         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         2         0         0         1         2         0         1         0         1         0         0         0         0         0         0 
dram[3]:         1         0         0         0         1         0         1         0         0         1         0         0         0         0         0         1 
dram[4]:         0         0         0         1         2         0         0         1         0         1         1         1         0         0         0         0 
dram[5]:         0         0         1         3         0         0         2         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         1         0         0         0         0         0         0         0 
dram[7]:         3         0         0         1         0         1         0         0         0         0         0         0         0         0         0         1 
dram[8]:         0         0         0         0         0         1         0         0         1         1         0         0         0         1         0         0 
dram[9]:         1         0         0         0         0         0         0         1         0         0         0         0         0         0         1         0 
dram[10]:         1         0         0         1         0         0         0         0         0         0         1         0         0         0         0         0 
dram[11]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 53
min_bank_accesses = 0!
chip skew: 7/1 = 7.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7212    none       11569    none       31619     31928     51186    none      none      none      none      none      none       17760    none      none  
dram[1]:      20805    none       11291    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        4685    none      none        9103     20393    none       88848    none       80508    none      none      none      none      none      none  
dram[3]:      14270    none      none      none       23704    none      101081    none      none       84653    none      none      none      none      none        8285
dram[4]:     none      none      none       11964     15255    none      none       74014    none       84095     48699     66955    none      none      none      none  
dram[5]:     none      none       16179      4161    none      none       31351    none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none       78940    none      803132    none      none      none      none      none      none      none  
dram[7]:       5801    none      none       10067    none       35533    none      none      none      none      none      none      none      none      none        6517
dram[8]:     none      none      none      none      none       17233    none      none       87809    141149    none      none      none       30638    none      none  
dram[9]:      11418    none      none      none      none      none      none       86513    none      none      none      none      none      none       14012    none  
dram[10]:      15089    none      none        9112    none      none      none      none      none      none       44555    none      none      none      none      none  
dram[11]:     none      none      none      none       14304    none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        267       139       260       137       258       414       932       795      1093      1051      1083      1094      1069       865       138       137
dram[1]:        259       140       258       138       784       198       858       809      1064      1107      1092      1072      1087      1031       137       138
dram[2]:        140       258       137       139       258       301       851       783      1107      1056      1072       945       849       939       138       138
dram[3]:        258       139       138       140       258       673       863       875      1057      1090      1083      1142      1020       988       138       258
dram[4]:        137       138       138       258       684       211       791       887      1077      1088      1092      1074       835      1057       138       138
dram[5]:        136       139       258       267       417       414       809       853      1107      1107       869      1007       912      1087       138       138
dram[6]:        137       138       136       138       642       809       979      1008      1142      1091      1021      1142      1099      1100       137       137
dram[7]:        267       140       137       258       246       258       672       853      1105      1008      1034       904      1043      1090       137       258
dram[8]:        138       137       138       138       815       321       854       979      1094      1105      1050      1021       982      1105       138       139
dram[9]:        258       140       140       137       684       352      1008      1065      1009      1060      1096      1092       914      1010       258       138
dram[10]:        258       137       138       259       340       373      1000       767      1086      1083      1142      1096      1039      1034       137       137
dram[11]:        138       139       138       139       258       746       744       979      1092      1095      1083       999      1010      1051       136       139
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=142437 n_nop=142423 n_act=7 n_pre=1 n_ref_event=94351246035616 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.829e-05
n_activity=221 dram_eff=0.06335
bk0: 2a 142388i bk1: 0a 142435i bk2: 1a 142416i bk3: 0a 142435i bk4: 1a 142421i bk5: 1a 142420i bk6: 1a 142417i bk7: 0a 142435i bk8: 0a 142436i bk9: 0a 142437i bk10: 0a 142438i bk11: 0a 142438i bk12: 0a 142439i bk13: 1a 142422i bk14: 0a 142437i bk15: 0a 142438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196581
Bank_Level_Parallism_Col = 0.671323
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000098 
total_CMD = 142437 
util_bw = 14 
Wasted_Col = 92 
Wasted_Row = 16 
Idle = 142315 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142437 
n_nop = 142423 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 94351246035616 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 7 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.071429 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=142437 n_nop=142433 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.808e-05
n_activity=104 dram_eff=0.03846
bk0: 1a 142421i bk1: 0a 142437i bk2: 1a 142420i bk3: 0a 142435i bk4: 0a 142436i bk5: 0a 142437i bk6: 0a 142437i bk7: 0a 142437i bk8: 0a 142437i bk9: 0a 142437i bk10: 0a 142437i bk11: 0a 142437i bk12: 0a 142437i bk13: 0a 142437i bk14: 0a 142438i bk15: 0a 142438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000028 
total_CMD = 142437 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 142401 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142437 
n_nop = 142433 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000028 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=142437 n_nop=142425 n_act=5 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.829e-05
n_activity=288 dram_eff=0.04861
bk0: 0a 142439i bk1: 2a 142423i bk2: 0a 142438i bk3: 0a 142439i bk4: 1a 142422i bk5: 2a 142420i bk6: 0a 142435i bk7: 1a 142418i bk8: 0a 142433i bk9: 1a 142419i bk10: 0a 142434i bk11: 0a 142437i bk12: 0a 142437i bk13: 0a 142437i bk14: 0a 142437i bk15: 0a 142439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000098 
total_CMD = 142437 
util_bw = 14 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 142343 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142437 
n_nop = 142425 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 7 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=142437 n_nop=142427 n_act=5 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.021e-05
n_activity=202 dram_eff=0.0495
bk0: 1a 142420i bk1: 0a 142436i bk2: 0a 142437i bk3: 0a 142438i bk4: 1a 142421i bk5: 0a 142436i bk6: 1a 142420i bk7: 0a 142435i bk8: 0a 142438i bk9: 1a 142422i bk10: 0a 142436i bk11: 0a 142437i bk12: 0a 142437i bk13: 0a 142437i bk14: 0a 142438i bk15: 1a 142421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.103896
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000070 
total_CMD = 142437 
util_bw = 10 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 142356 

BW Util Bottlenecks: 
RCDc_limit = 78 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142437 
n_nop = 142427 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 5 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=142437 n_nop=142424 n_act=6 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.829e-05
n_activity=274 dram_eff=0.05109
bk0: 0a 142439i bk1: 0a 142440i bk2: 0a 142440i bk3: 1a 142423i bk4: 2a 142421i bk5: 0a 142437i bk6: 0a 142437i bk7: 1a 142420i bk8: 0a 142435i bk9: 1a 142419i bk10: 1a 142418i bk11: 1a 142414i bk12: 0a 142434i bk13: 0a 142436i bk14: 0a 142436i bk15: 0a 142439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.138298
Bank_Level_Parallism_Col = 1.089888
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.089888 

BW Util details:
bwutil = 0.000098 
total_CMD = 142437 
util_bw = 14 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 142337 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142437 
n_nop = 142424 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 7 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=142437 n_nop=142426 n_act=4 n_pre=1 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.425e-05
n_activity=179 dram_eff=0.06704
bk0: 0a 142438i bk1: 0a 142440i bk2: 1a 142423i bk3: 3a 142386i bk4: 0a 142434i bk5: 0a 142436i bk6: 2a 142419i bk7: 0a 142435i bk8: 0a 142435i bk9: 0a 142437i bk10: 0a 142437i bk11: 0a 142437i bk12: 0a 142437i bk13: 0a 142437i bk14: 0a 142437i bk15: 0a 142438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.126582
Bank_Level_Parallism_Col = 1.150000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150000 

BW Util details:
bwutil = 0.000084 
total_CMD = 142437 
util_bw = 12 
Wasted_Col = 55 
Wasted_Row = 16 
Idle = 142354 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142437 
n_nop = 142426 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 1 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 6 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00010531
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=142437 n_nop=142433 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.808e-05
n_activity=98 dram_eff=0.04082
bk0: 0a 142437i bk1: 0a 142438i bk2: 0a 142438i bk3: 0a 142438i bk4: 0a 142438i bk5: 0a 142438i bk6: 1a 142421i bk7: 0a 142436i bk8: 1a 142420i bk9: 0a 142435i bk10: 0a 142436i bk11: 0a 142436i bk12: 0a 142436i bk13: 0a 142437i bk14: 0a 142437i bk15: 0a 142437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000028 
total_CMD = 142437 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 142401 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142437 
n_nop = 142433 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000028 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=142437 n_nop=142425 n_act=5 n_pre=1 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.425e-05
n_activity=244 dram_eff=0.04918
bk0: 3a 142385i bk1: 0a 142437i bk2: 0a 142437i bk3: 1a 142421i bk4: 0a 142436i bk5: 1a 142420i bk6: 0a 142435i bk7: 0a 142436i bk8: 0a 142436i bk9: 0a 142436i bk10: 0a 142436i bk11: 0a 142437i bk12: 0a 142437i bk13: 0a 142439i bk14: 0a 142439i bk15: 1a 142422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000084 
total_CMD = 142437 
util_bw = 12 
Wasted_Col = 82 
Wasted_Row = 16 
Idle = 142327 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142437 
n_nop = 142425 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 1 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 6 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.40413e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=142437 n_nop=142429 n_act=4 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.617e-05
n_activity=142 dram_eff=0.05634
bk0: 0a 142436i bk1: 0a 142437i bk2: 0a 142438i bk3: 0a 142438i bk4: 0a 142438i bk5: 1a 142421i bk6: 0a 142436i bk7: 0a 142438i bk8: 1a 142421i bk9: 1a 142420i bk10: 0a 142435i bk11: 0a 142437i bk12: 0a 142437i bk13: 1a 142421i bk14: 0a 142436i bk15: 0a 142436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.133333
Bank_Level_Parallism_Col = 1.122807
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.122807 

BW Util details:
bwutil = 0.000056 
total_CMD = 142437 
util_bw = 8 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 142374 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142437 
n_nop = 142429 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 4 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000028 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=142437 n_nop=142431 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.212e-05
n_activity=156 dram_eff=0.03846
bk0: 1a 142421i bk1: 0a 142437i bk2: 0a 142437i bk3: 0a 142437i bk4: 0a 142437i bk5: 0a 142437i bk6: 0a 142437i bk7: 1a 142420i bk8: 0a 142435i bk9: 0a 142437i bk10: 0a 142437i bk11: 0a 142437i bk12: 0a 142437i bk13: 0a 142438i bk14: 1a 142421i bk15: 0a 142436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000042 
total_CMD = 142437 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 142383 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142437 
n_nop = 142431 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=142437 n_nop=142431 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.212e-05
n_activity=118 dram_eff=0.05085
bk0: 1a 142420i bk1: 0a 142437i bk2: 0a 142438i bk3: 1a 142421i bk4: 0a 142436i bk5: 0a 142437i bk6: 0a 142438i bk7: 0a 142438i bk8: 0a 142438i bk9: 0a 142438i bk10: 1a 142421i bk11: 0a 142436i bk12: 0a 142436i bk13: 0a 142436i bk14: 0a 142436i bk15: 0a 142436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000042 
total_CMD = 142437 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 142383 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142437 
n_nop = 142431 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=142437 n_nop=142435 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.404e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 142437i bk1: 0a 142438i bk2: 0a 142438i bk3: 0a 142438i bk4: 1a 142421i bk5: 0a 142436i bk6: 0a 142436i bk7: 0a 142436i bk8: 0a 142436i bk9: 0a 142437i bk10: 0a 142437i bk11: 0a 142437i bk12: 0a 142437i bk13: 0a 142437i bk14: 0a 142437i bk15: 0a 142437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000014 
total_CMD = 142437 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 142419 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142437 
n_nop = 142435 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000014 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1665, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1624, Miss = 4, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1639, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1350, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1785, Miss = 6, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1578, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1568, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1681, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2027, Miss = 6, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1334, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1424, Miss = 4, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1546, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1295, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 3104, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1541, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1625, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1685, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1580, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1777, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1470, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1634, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1642, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1702, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1334, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 39610
L2_total_cache_misses = 53
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28756
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10801
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=39610
icnt_total_pkts_simt_to_mem=39610
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 145.437
	minimum = 5
	maximum = 1011
Network latency average = 116.504
	minimum = 5
	maximum = 753
Slowest packet = 71175
Flit latency average = 116.504
	minimum = 5
	maximum = 753
Slowest flit = 71459
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0369456
	minimum = 0.0244932 (at node 37)
	maximum = 0.200028 (at node 41)
Accepted packet rate average = 0.0369456
	minimum = 0.0244932 (at node 37)
	maximum = 0.200028 (at node 41)
Injected flit rate average = 0.0369456
	minimum = 0.0244932 (at node 37)
	maximum = 0.200028 (at node 41)
Accepted flit rate average= 0.0369456
	minimum = 0.0244932 (at node 37)
	maximum = 0.200028 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.9079 (8 samples)
	minimum = 5 (8 samples)
	maximum = 207.625 (8 samples)
Network latency average = 27.2913 (8 samples)
	minimum = 5 (8 samples)
	maximum = 175.375 (8 samples)
Flit latency average = 27.2913 (8 samples)
	minimum = 5 (8 samples)
	maximum = 175.375 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0185945 (8 samples)
	minimum = 0.0117708 (8 samples)
	maximum = 0.0510042 (8 samples)
Accepted packet rate average = 0.0185945 (8 samples)
	minimum = 0.0117708 (8 samples)
	maximum = 0.0510042 (8 samples)
Injected flit rate average = 0.0185945 (8 samples)
	minimum = 0.0117708 (8 samples)
	maximum = 0.0510042 (8 samples)
Accepted flit rate average = 0.0185945 (8 samples)
	minimum = 0.0117708 (8 samples)
	maximum = 0.0510042 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 432399 (inst/sec)
gpgpu_simulation_rate = 3669 (cycle/sec)
gpgpu_silicon_slowdown = 386208x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe763ce50..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cfdafb2dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 23051
gpu_sim_insn = 1510919
gpu_ipc =      65.5468
gpu_tot_sim_cycle = 103790
gpu_tot_sim_insn = 11023707
gpu_tot_ipc =     106.2116
gpu_tot_issued_cta = 1152
gpu_occupancy = 34.2173% 
gpu_tot_occupancy = 33.3550% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.6380
partiton_level_parallism_total  =       1.1896
partiton_level_parallism_util =       6.7195
partiton_level_parallism_util_total  =       5.0276
L2_BW  =     164.9604 GB/Sec
L2_BW_total  =      53.9414 GB/Sec
gpu_total_sim_rate=355603

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1152, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
664, 202, 378, 488, 334, 609, 202, 279, 587, 543, 532, 400, 356, 675, 389, 411, 181, 188, 188, 258, 368, 522, 334, 401, 192, 181, 192, 489, 181, 247, 191, 201, 434, 455, 313, 181, 434, 511, 192, 192, 401, 192, 192, 356, 477, 390, 401, 379, 419, 595, 441, 474, 429, 341, 903, 309, 617, 440, 416, 441, 562, 375, 615, 462, 
gpgpu_n_tot_thrd_icount = 20075008
gpgpu_n_tot_w_icount = 627344
gpgpu_n_stall_shd_mem = 20294
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 90174
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20294
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:297620	W0_Idle:979439	W0_Scoreboard:2008714	W1:205866	W2:54474	W3:11704	W4:2319	W5:641	W6:84	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
single_issue_nums: WS0:138977	WS1:142600	WS2:140299	WS3:140682	
dual_issue_nums: WS0:8035	WS1:8216	WS2:8042	WS3:8100	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 721392 {8:90174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3606960 {40:90174,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
maxmflatency = 1142 
max_icnt2mem_latency = 1013 
maxmrqlatency = 33 
max_icnt2sh_latency = 52 
averagemflatency = 165 
avg_icnt2mem_latency = 35 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 7 
mrq_lat_table:379 	5 	11 	21 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	118244 	2748 	2208 	269 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	49929 	31609 	13801 	15328 	8003 	1758 	1292 	1749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	107536 	14453 	1391 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	113 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         2         0         1         0         0         0         1         1         0         0         0         2         0         0 
dram[1]:         1         2         0         0         1         5         0         0         0         1         0         0         0         1         0         0 
dram[2]:         5         3         0         0         5         6         2         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         2         0         0         1         0         0         0         0         4         0         0         0         0 
dram[4]:         0         0         2         0         2         1         0         0         0         0         6         1         1         2         0         0 
dram[5]:         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         1         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         0         2         0         0         0         1         0         0         0         2         3         0         0         0         0 
dram[8]:         1         0         0         0         1         2         7         0         0         3         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         2         3         0         0         0         4         3         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6030         0     12666         0      6522         0         0      6247      6337      6287         0         0         0      6376         0         0 
dram[1]:      6075      6082         0         0      6303      6281         0         0         0      6469         0         0         0      7123         0         0 
dram[2]:      6520      6023         0         0      6639     12742      6274      6282         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0      6054         0         0      6268         0         0         0         0      6265         0         0         0         0 
dram[4]:         0         0      5981         0      6316     12933         0         0         0         0     10101      6286      6349      6251         0         0 
dram[5]:         0         0         0      6034         0         0         0         0         0         0         0         0         0      9604         0         0 
dram[6]:      6069      6020         0     12042         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6044         0      6040         0         0         0      6285         0         0      6257      6321      6283         0         0         0         0 
dram[8]:      6015         0         0         0     12738     12875      9413         0         0      6259         0         0         0         0         0         0 
dram[9]:      6062         0      5959         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      6064      6006         0         0         0      6311      6308         0         0         0      6211         0      6285         0         0 
dram[11]:         0         0         0         0         0         0      6433         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.333333      -nan  3.000000       inf  2.000000       inf       inf  2.000000  3.000000  1.500000       inf      -nan       inf  5.000000       inf       inf 
dram[1]:  1.000000  4.000000       inf       inf  2.000000  9.000000      -nan       inf       inf  3.000000       inf       inf      -nan  3.000000      -nan      -nan 
dram[2]:  7.000000  5.000000      -nan       inf  3.333333  9.000000  4.000000  4.000000       inf       inf      -nan      -nan       inf       inf       inf       inf 
dram[3]:       inf      -nan      -nan  3.000000       inf       inf  3.000000      -nan      -nan       inf      -nan  5.000000      -nan      -nan       inf       inf 
dram[4]:       inf       inf  5.000000       inf  2.000000  2.000000       inf       inf      -nan       inf  7.000000  4.000000  1.333333  3.500000      -nan      -nan 
dram[5]:       inf       inf       inf  3.000000      -nan       inf       inf       inf      -nan      -nan       inf       inf       inf  1.000000       inf       inf 
dram[6]:  5.000000  4.000000       inf  3.000000      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan       inf       inf 
dram[7]:  2.333333      -nan 10.000000       inf      -nan       inf  4.000000       inf      -nan  2.000000  3.000000  5.000000      -nan      -nan       inf       inf 
dram[8]:  2.000000      -nan      -nan      -nan  2.000000  3.000000  8.000000       inf       inf  4.000000      -nan      -nan      -nan       inf       inf      -nan 
dram[9]:  2.000000       inf  1.500000       inf      -nan       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[10]:       inf  6.000000  5.000000       inf       inf      -nan  2.666667  4.000000       inf       inf       inf  2.000000      -nan  1.000000       inf       inf 
dram[11]:      -nan      -nan       inf      -nan       inf       inf  2.000000       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf 
average row locality = 431/72 = 5.986111
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         3         1         4         1         4         2         3         3         3         0         4         5         2         1 
dram[1]:         4         4         1         2         2         9         0         1         2         3         2         2         0         3         0         0 
dram[2]:         7         5         0         1        10         9         4         4         4         3         0         0         8         1         2         2 
dram[3]:         2         0         0         3         1         4         3         0         0         3         0         5         0         0         3         2 
dram[4]:         2         2         5         4         4         2         1         1         0         1         7         4         4         7         0         0 
dram[5]:         1         4         3         3         0         1         5         4         0         0         1         1         1         1         1         4 
dram[6]:         5         4         2         3         0         0         4         3         2         4         2         1         0         0         2         1 
dram[7]:         7         0        10         2         0         2         4         3         0         2         3         5         0         0         3         2 
dram[8]:         2         0         0         0         2         3         8         3         1         4         0         0         0         4         1         0 
dram[9]:         2         2         3         2         0         1         1         4         1         2         2         2         1         1         3         1 
dram[10]:         3         6         5         3         4         0         8         4         2         2         5         2         0         1         2         1 
dram[11]:         0         0         2         0         2         3         2         1         0         0         0         0         2         1         1         2 
total dram reads = 431
min_bank_accesses = 0!
chip skew: 60/16 = 3.75
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      19154    none       22773     74664     21534     95781     25602     92047     59129     46944     52664    none       27893     15598     28136     65564
dram[1]:      25089     14845     68840     37022     55297     11176    none       75643     64507     45507     75235     54351    none       46007    none      none  
dram[2]:      12990     13227    none       83707      7869     12678     31796     42263     33634     49291    none      none       10874     93908     25132     23608
dram[3]:      37131    none      none       27938     84857     31049     50784    none      none       52694    none       28586    none      none       21077     21157
dram[4]:      28816     39099     16692     19802     19853     46426    146839    145640    none      157485     20797     41344     22305     16278    none      none  
dram[5]:      50043     26362     25536     22977    none       65585     28028     35778    none      none       77526    118641    117875     90233     68327     19570
dram[6]:      16172     17799     36716     26493    none      none       33337     55390    442238     41214     38572    100518    none      none       31180     57570
dram[7]:       9437    none        9073     36398    none       52203     33974     48192    none       79545     61033     18929    none      none       25475     27944
dram[8]:      49519    none      none      none       59036     24280     16343     38645    176184     65283    none      none      none       25650     44183    none  
dram[9]:      38437     30217     22710     24691    none       71189    138476     40210    144208     76414     58753     82382    111170    151419     27328     34834
dram[10]:      25683     12823     17760     21076     29889    none       20169     26755     89486     75904     22349     95388    none       93820     33185     48531
dram[11]:     none      none       41499    none       31668     26194     55823    150450    none      none      none      none       50519    109014     52237     28360
maximum mf latency per bank:
dram[0]:        308       311       296       283       305       414       932       795      1093      1051      1083      1094      1069       865       309       304
dram[1]:        305       311       298       285       784       330       858       809      1064      1107      1092      1072      1087      1031       308       296
dram[2]:        309       314       288       303       286       316       851       783      1107      1056      1072       945       849       939       307       319
dram[3]:        308       312       309       298       354       673       863       875      1057      1090      1083      1142      1020       988       329       288
dram[4]:        300       269       304       303       684       332       791       887      1077      1088      1092      1074       835      1057       302       247
dram[5]:        281       294       313       267       417       414       809       853      1107      1107       869      1007       912      1087       340       296
dram[6]:        288       324       272       286       642       809       979      1008      1142      1091      1021      1142      1099      1100       306       354
dram[7]:        309       343       293       311       305       258       672       853      1105      1008      1034       904      1043      1090       340       345
dram[8]:        307       305       309       281       815       321       854       979      1094      1105      1050      1021       982      1105       314       343
dram[9]:        313       327       314       281       684       352      1008      1065      1009      1060      1096      1092       914      1010       327       301
dram[10]:        336       290       297       259       340       373      1000       767      1086      1083      1142      1096      1039      1034       316       301
dram[11]:        269       314       327       312       304       746       744       979      1092      1095      1083       999      1010      1051       308       315
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=183104 n_nop=183034 n_act=23 n_pre=9 n_ref_event=94351246035616 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004369
n_activity=957 dram_eff=0.08359
bk0: 4a 182983i bk1: 0a 183098i bk2: 3a 183046i bk3: 1a 183084i bk4: 4a 183056i bk5: 1a 183087i bk6: 4a 183084i bk7: 2a 183090i bk8: 3a 183049i bk9: 3a 183022i bk10: 3a 183085i bk11: 0a 183103i bk12: 4a 183081i bk13: 5a 183055i bk14: 2a 183083i bk15: 1a 183089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725000
Row_Buffer_Locality_read = 0.725000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161736
Bank_Level_Parallism_Col = 0.671323
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000437 
total_CMD = 183104 
util_bw = 80 
Wasted_Col = 320 
Wasted_Row = 129 
Idle = 182575 

BW Util Bottlenecks: 
RCDc_limit = 340 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 183104 
n_nop = 183034 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 9 
n_ref = 94351246035616 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 40 
Row_Bus_Util =  0.000175 
CoL_Bus_Util = 0.000218 
Either_Row_CoL_Bus_Util = 0.000382 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.028571 
queue_avg = 0.000147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000147457
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=183104 n_nop=183043 n_act=20 n_pre=8 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003823
n_activity=746 dram_eff=0.09383
bk0: 4a 182989i bk1: 4a 183044i bk2: 1a 183085i bk3: 2a 183086i bk4: 2a 183053i bk5: 9a 183046i bk6: 0a 183101i bk7: 1a 183072i bk8: 2a 183084i bk9: 3a 183054i bk10: 2a 183085i bk11: 2a 183086i bk12: 0a 183104i bk13: 3a 183051i bk14: 0a 183107i bk15: 0a 183107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.742857
Row_Buffer_Locality_read = 0.742857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.302956
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000382 
total_CMD = 183104 
util_bw = 70 
Wasted_Col = 260 
Wasted_Row = 94 
Idle = 182680 

BW Util Bottlenecks: 
RCDc_limit = 291 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 183104 
n_nop = 183043 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 8 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 35 
Row_Bus_Util =  0.000153 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000333 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.032787 
queue_avg = 0.000497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000496985
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=183104 n_nop=183018 n_act=20 n_pre=7 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006554
n_activity=953 dram_eff=0.1259
bk0: 7a 183051i bk1: 5a 183055i bk2: 0a 183100i bk3: 1a 183088i bk4: 10a 183012i bk5: 9a 183047i bk6: 4a 183049i bk7: 4a 183047i bk8: 4a 183079i bk9: 3a 183086i bk10: 0a 183102i bk11: 0a 183106i bk12: 8a 183074i bk13: 1a 183090i bk14: 2a 183089i bk15: 2a 183089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.266979
Bank_Level_Parallism_Col = 1.152299
Bank_Level_Parallism_Ready = 1.065574
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097701 

BW Util details:
bwutil = 0.000655 
total_CMD = 183104 
util_bw = 120 
Wasted_Col = 275 
Wasted_Row = 64 
Idle = 182645 

BW Util Bottlenecks: 
RCDc_limit = 275 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 183104 
n_nop = 183018 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 7 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 60 
Row_Bus_Util =  0.000147 
CoL_Bus_Util = 0.000328 
Either_Row_CoL_Bus_Util = 0.000470 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.011628 
queue_avg = 0.000295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000294914
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=183104 n_nop=183063 n_act=12 n_pre=3 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000284
n_activity=510 dram_eff=0.102
bk0: 2a 183085i bk1: 0a 183105i bk2: 0a 183109i bk3: 3a 183056i bk4: 1a 183088i bk5: 4a 183080i bk6: 3a 183049i bk7: 0a 183101i bk8: 0a 183104i bk9: 3a 183079i bk10: 0a 183103i bk11: 5a 183049i bk12: 0a 183100i bk13: 0a 183102i bk14: 3a 183084i bk15: 2a 183084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.263598
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000284 
total_CMD = 183104 
util_bw = 52 
Wasted_Col = 175 
Wasted_Row = 26 
Idle = 182851 

BW Util Bottlenecks: 
RCDc_limit = 182 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 183104 
n_nop = 183063 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 3 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 15 
issued_total_col = 26 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000174764
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=183104 n_nop=183027 n_act=23 n_pre=10 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004806
n_activity=1095 dram_eff=0.08037
bk0: 2a 183089i bk1: 2a 183092i bk2: 5a 183044i bk3: 4a 183086i bk4: 4a 183051i bk5: 2a 183042i bk6: 1a 183084i bk7: 1a 183083i bk8: 0a 183102i bk9: 1a 183089i bk10: 7a 183055i bk11: 4a 183053i bk12: 4a 182988i bk13: 7a 183014i bk14: 0a 183096i bk15: 0a 183106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.244939
Bank_Level_Parallism_Col = 1.144044
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.108033 

BW Util details:
bwutil = 0.000481 
total_CMD = 183104 
util_bw = 88 
Wasted_Col = 318 
Wasted_Row = 115 
Idle = 182583 

BW Util Bottlenecks: 
RCDc_limit = 342 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 183104 
n_nop = 183027 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 10 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 33 
issued_total_col = 44 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.000240 
Either_Row_CoL_Bus_Util = 0.000421 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000797361
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=183104 n_nop=183059 n_act=14 n_pre=1 n_ref_event=0 n_req=30 n_rd=30 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003277
n_activity=531 dram_eff=0.113
bk0: 1a 183085i bk1: 4a 183083i bk2: 3a 183086i bk3: 3a 183051i bk4: 0a 183100i bk5: 1a 183087i bk6: 5a 183086i bk7: 4a 183088i bk8: 0a 183103i bk9: 0a 183105i bk10: 1a 183088i bk11: 1a 183086i bk12: 1a 183088i bk13: 1a 183088i bk14: 1a 183087i bk15: 4a 183083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.137255
Bank_Level_Parallism_Col = 1.135371
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.074236 

BW Util details:
bwutil = 0.000328 
total_CMD = 183104 
util_bw = 60 
Wasted_Col = 195 
Wasted_Row = 16 
Idle = 182833 

BW Util Bottlenecks: 
RCDc_limit = 201 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 183104 
n_nop = 183059 
Read = 30 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 1 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 15 
issued_total_col = 30 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000333144
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=183104 n_nop=183053 n_act=15 n_pre=3 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003605
n_activity=511 dram_eff=0.1292
bk0: 5a 183046i bk1: 4a 183051i bk2: 2a 183082i bk3: 3a 183047i bk4: 0a 183101i bk5: 0a 183105i bk6: 4a 183088i bk7: 3a 183084i bk8: 2a 183087i bk9: 4a 183080i bk10: 2a 183078i bk11: 1a 183079i bk12: 0a 183102i bk13: 0a 183106i bk14: 2a 183085i bk15: 1a 183088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.368613
Bank_Level_Parallism_Col = 1.296296
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.236111 

BW Util details:
bwutil = 0.000360 
total_CMD = 183104 
util_bw = 66 
Wasted_Col = 174 
Wasted_Row = 48 
Idle = 182816 

BW Util Bottlenecks: 
RCDc_limit = 199 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 183104 
n_nop = 183053 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 15 
n_pre = 3 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 33 
Row_Bus_Util =  0.000098 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000279 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000425987
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=183104 n_nop=183036 n_act=18 n_pre=7 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004697
n_activity=794 dram_eff=0.1083
bk0: 7a 182973i bk1: 0a 183102i bk2: 10a 183047i bk3: 2a 183084i bk4: 0a 183104i bk5: 2a 183089i bk6: 4a 183046i bk7: 3a 183080i bk8: 0a 183101i bk9: 2a 183086i bk10: 3a 183050i bk11: 5a 183046i bk12: 0a 183100i bk13: 0a 183107i bk14: 3a 183085i bk15: 2a 183090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813953
Row_Buffer_Locality_read = 0.813953
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.268354
Bank_Level_Parallism_Col = 1.169435
Bank_Level_Parallism_Ready = 1.023256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.119601 

BW Util details:
bwutil = 0.000470 
total_CMD = 183104 
util_bw = 86 
Wasted_Col = 254 
Wasted_Row = 80 
Idle = 182684 

BW Util Bottlenecks: 
RCDc_limit = 267 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 183104 
n_nop = 183036 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 7 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 25 
issued_total_col = 43 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000371 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000868359
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=183104 n_nop=183057 n_act=14 n_pre=5 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003058
n_activity=666 dram_eff=0.08408
bk0: 2a 183054i bk1: 0a 183102i bk2: 0a 183107i bk3: 0a 183108i bk4: 2a 183058i bk5: 3a 183057i bk6: 8a 183047i bk7: 3a 183078i bk8: 1a 183087i bk9: 4a 183053i bk10: 0a 183099i bk11: 0a 183103i bk12: 0a 183104i bk13: 4a 183080i bk14: 1a 183086i bk15: 0a 183101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821429
Row_Buffer_Locality_read = 0.821429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.095092
Bank_Level_Parallism_Col = 1.123932
Bank_Level_Parallism_Ready = 1.107143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123932 

BW Util details:
bwutil = 0.000306 
total_CMD = 183104 
util_bw = 56 
Wasted_Col = 205 
Wasted_Row = 80 
Idle = 182763 

BW Util Bottlenecks: 
RCDc_limit = 215 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 183104 
n_nop = 183057 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 5 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 19 
issued_total_col = 28 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.000153 
Either_Row_CoL_Bus_Util = 0.000257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000136534
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=183104 n_nop=183057 n_act=17 n_pre=2 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003058
n_activity=441 dram_eff=0.127
bk0: 2a 183088i bk1: 2a 183086i bk2: 3a 182977i bk3: 2a 183086i bk4: 0a 183102i bk5: 1a 183081i bk6: 1a 183086i bk7: 4a 183086i bk8: 1a 183080i bk9: 2a 183086i bk10: 2a 183089i bk11: 2a 183085i bk12: 1a 183085i bk13: 1a 183083i bk14: 3a 183081i bk15: 1a 183087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.892857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533333
Bank_Level_Parallism_Col = 1.256302
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.222689 

BW Util details:
bwutil = 0.000306 
total_CMD = 183104 
util_bw = 56 
Wasted_Col = 204 
Wasted_Row = 19 
Idle = 182825 

BW Util Bottlenecks: 
RCDc_limit = 245 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 183104 
n_nop = 183057 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 2 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 19 
issued_total_col = 28 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.000153 
Either_Row_CoL_Bus_Util = 0.000257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000415065
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=183104 n_nop=183030 n_act=20 n_pre=6 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005243
n_activity=777 dram_eff=0.1236
bk0: 3a 183090i bk1: 6a 183045i bk2: 5a 183036i bk3: 3a 183085i bk4: 4a 183083i bk5: 0a 183104i bk6: 8a 182968i bk7: 4a 183052i bk8: 2a 183078i bk9: 2a 183085i bk10: 5a 183071i bk11: 2a 183085i bk12: 0a 183104i bk13: 1a 183089i bk14: 2a 183074i bk15: 1a 183090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403023
Bank_Level_Parallism_Col = 1.294671
Bank_Level_Parallism_Ready = 1.142857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169279 

BW Util details:
bwutil = 0.000524 
total_CMD = 183104 
util_bw = 96 
Wasted_Col = 258 
Wasted_Row = 62 
Idle = 182688 

BW Util Bottlenecks: 
RCDc_limit = 276 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 183104 
n_nop = 183030 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 6 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 48 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000262 
Either_Row_CoL_Bus_Util = 0.000404 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00115781
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=183104 n_nop=183081 n_act=9 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001748
n_activity=351 dram_eff=0.09117
bk0: 0a 183104i bk1: 0a 183106i bk2: 2a 183089i bk3: 0a 183105i bk4: 2a 183089i bk5: 3a 183085i bk6: 2a 183086i bk7: 1a 183085i bk8: 0a 183102i bk9: 0a 183103i bk10: 0a 183104i bk11: 0a 183105i bk12: 2a 183080i bk13: 1a 183088i bk14: 1a 183079i bk15: 2a 183067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.534884
Bank_Level_Parallism_Col = 1.268293
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.268293 

BW Util details:
bwutil = 0.000175 
total_CMD = 183104 
util_bw = 32 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 182966 

BW Util Bottlenecks: 
RCDc_limit = 124 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 183104 
n_nop = 183081 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 16 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.086957 
queue_avg = 0.000098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.83048e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5074, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5329, Miss = 24, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5324, Miss = 19, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4577, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5663, Miss = 37, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4794, Miss = 23, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5101, Miss = 10, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5232, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6197, Miss = 34, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4379, Miss = 10, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4773, Miss = 13, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5036, Miss = 17, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4463, Miss = 10, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 6698, Miss = 23, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4895, Miss = 24, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5272, Miss = 19, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5363, Miss = 13, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5193, Miss = 15, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5591, Miss = 14, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4655, Miss = 14, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5408, Miss = 28, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5222, Miss = 20, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4999, Miss = 14, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4231, Miss = 2, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 123469
L2_total_cache_misses = 431
L2_total_cache_miss_rate = 0.0035
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 89743
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 329
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 102
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 90174
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=123469
icnt_total_pkts_simt_to_mem=123469
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.7777
	minimum = 5
	maximum = 234
Network latency average = 12.5114
	minimum = 5
	maximum = 167
Slowest packet = 102290
Flit latency average = 12.5114
	minimum = 5
	maximum = 167
Slowest flit = 105405
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.139922
	minimum = 0.106633 (at node 22)
	maximum = 0.180903 (at node 36)
Accepted packet rate average = 0.139922
	minimum = 0.106633 (at node 22)
	maximum = 0.180903 (at node 36)
Injected flit rate average = 0.139922
	minimum = 0.106633 (at node 22)
	maximum = 0.180903 (at node 36)
Accepted flit rate average= 0.139922
	minimum = 0.106633 (at node 22)
	maximum = 0.180903 (at node 36)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.8935 (9 samples)
	minimum = 5 (9 samples)
	maximum = 210.556 (9 samples)
Network latency average = 25.6491 (9 samples)
	minimum = 5 (9 samples)
	maximum = 174.444 (9 samples)
Flit latency average = 25.6491 (9 samples)
	minimum = 5 (9 samples)
	maximum = 174.444 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0320753 (9 samples)
	minimum = 0.022311 (9 samples)
	maximum = 0.0654374 (9 samples)
Accepted packet rate average = 0.0320753 (9 samples)
	minimum = 0.022311 (9 samples)
	maximum = 0.0654374 (9 samples)
Injected flit rate average = 0.0320753 (9 samples)
	minimum = 0.022311 (9 samples)
	maximum = 0.0654374 (9 samples)
Accepted flit rate average = 0.0320753 (9 samples)
	minimum = 0.022311 (9 samples)
	maximum = 0.0654374 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 31 sec (31 sec)
gpgpu_simulation_rate = 355603 (inst/sec)
gpgpu_simulation_rate = 3348 (cycle/sec)
gpgpu_silicon_slowdown = 423237x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cde8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cde0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe763cddc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cfdafb2f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 8008
gpu_sim_insn = 1211812
gpu_ipc =     151.3252
gpu_tot_sim_cycle = 111798
gpu_tot_sim_insn = 12235519
gpu_tot_ipc =     109.4431
gpu_tot_issued_cta = 1280
gpu_occupancy = 75.6604% 
gpu_tot_occupancy = 36.5073% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.2697
partiton_level_parallism_total  =       1.1953
partiton_level_parallism_util =       4.0253
partiton_level_parallism_util_total  =       4.9342
L2_BW  =      57.5746 GB/Sec
L2_BW_total  =      54.2017 GB/Sec
gpu_total_sim_rate=359868

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
694, 232, 408, 517, 364, 639, 232, 309, 617, 573, 562, 430, 386, 705, 419, 441, 211, 218, 218, 288, 398, 552, 364, 431, 222, 211, 222, 519, 211, 277, 221, 231, 464, 485, 343, 211, 464, 541, 222, 222, 431, 222, 211, 386, 507, 420, 431, 409, 449, 625, 471, 504, 459, 371, 933, 339, 647, 470, 446, 471, 592, 405, 645, 492, 
gpgpu_n_tot_thrd_icount = 21969216
gpgpu_n_tot_w_icount = 686538
gpgpu_n_stall_shd_mem = 20294
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 92222
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20294
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:331002	W0_Idle:1117276	W0_Scoreboard:2092754	W1:206592	W2:56553	W3:14938	W4:6785	W5:5063	W6:3065	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
single_issue_nums: WS0:152779	WS1:156430	WS2:154114	WS3:154491	
dual_issue_nums: WS0:8536	WS1:8703	WS2:8531	WS3:8592	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 737776 {8:92222,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3688880 {40:92222,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
maxmflatency = 1888 
max_icnt2mem_latency = 1759 
maxmrqlatency = 33 
max_icnt2sh_latency = 52 
averagemflatency = 205 
avg_icnt2mem_latency = 75 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 7 
mrq_lat_table:379 	5 	11 	21 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	121950 	3983 	4489 	3215 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	50507 	32381 	14611 	16222 	8664 	2285 	2588 	4086 	2293 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	117587 	14570 	1391 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	116 	0 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         2         0         1         0         0         0         1         1         0         0         0         2         0         0 
dram[1]:         1         2         0         0         1         5         0         0         0         1         0         0         0         1         0         0 
dram[2]:         5         3         0         0         5         6         2         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         2         0         0         1         0         0         0         0         4         0         0         0         0 
dram[4]:         0         0         2         0         2         1         0         0         0         0         6         1         1         2         0         0 
dram[5]:         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         1         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         0         2         0         0         0         1         0         0         0         2         3         0         0         0         0 
dram[8]:         1         0         0         0         1         2         7         0         0         3         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         2         3         0         0         0         4         3         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6030         0     12666         0      6522         0         0      6247      6337      6287         0         0         0      6376         0         0 
dram[1]:      6075      6082         0         0      6303      6281         0         0         0      6469         0         0         0      7123         0         0 
dram[2]:      6520      6023         0         0      6639     12742      6274      6282         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0      6054         0         0      6268         0         0         0         0      6265         0         0         0         0 
dram[4]:         0         0      5981         0      6316     12933         0         0         0         0     10101      6286      6349      6251         0         0 
dram[5]:         0         0         0      6034         0         0         0         0         0         0         0         0         0      9604         0         0 
dram[6]:      6069      6020         0     12042         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6044         0      6040         0         0         0      6285         0         0      6257      6321      6283         0         0         0         0 
dram[8]:      6015         0         0         0     12738     12875      9413         0         0      6259         0         0         0         0         0         0 
dram[9]:      6062         0      5959         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      6064      6006         0         0         0      6311      6308         0         0         0      6211         0      6285         0         0 
dram[11]:         0         0         0         0         0         0      6433         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.333333      -nan  3.000000       inf  2.000000       inf       inf  2.000000  3.000000  1.500000       inf      -nan       inf  5.000000       inf       inf 
dram[1]:  1.000000  4.000000       inf       inf  2.000000  9.000000      -nan       inf       inf  3.000000       inf       inf      -nan  3.000000      -nan      -nan 
dram[2]:  7.000000  5.000000      -nan       inf  3.333333  9.000000  4.000000  4.000000       inf       inf      -nan      -nan       inf       inf       inf       inf 
dram[3]:       inf      -nan      -nan  3.000000       inf       inf  3.000000      -nan      -nan       inf      -nan  5.000000      -nan      -nan       inf       inf 
dram[4]:       inf       inf  5.000000       inf  2.000000  2.000000       inf       inf      -nan       inf  7.000000  4.000000  1.333333  3.500000      -nan      -nan 
dram[5]:       inf       inf       inf  3.000000      -nan       inf       inf       inf      -nan      -nan       inf       inf       inf  1.000000       inf       inf 
dram[6]:  5.000000  4.000000       inf  3.000000      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan       inf       inf 
dram[7]:  2.333333      -nan 10.000000       inf      -nan       inf  4.000000       inf      -nan  2.000000  3.000000  5.000000      -nan      -nan       inf       inf 
dram[8]:  2.000000      -nan      -nan      -nan  2.000000  3.000000  8.000000       inf       inf  4.000000      -nan      -nan      -nan       inf       inf      -nan 
dram[9]:  2.000000       inf  1.500000       inf      -nan       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[10]:       inf  6.000000  5.000000       inf       inf      -nan  2.666667  4.000000       inf       inf       inf  2.000000      -nan  1.000000       inf       inf 
dram[11]:      -nan      -nan       inf      -nan       inf       inf  2.000000       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf 
average row locality = 431/72 = 5.986111
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         3         1         4         1         4         2         3         3         3         0         4         5         2         1 
dram[1]:         4         4         1         2         2         9         0         1         2         3         2         2         0         3         0         0 
dram[2]:         7         5         0         1        10         9         4         4         4         3         0         0         8         1         2         2 
dram[3]:         2         0         0         3         1         4         3         0         0         3         0         5         0         0         3         2 
dram[4]:         2         2         5         4         4         2         1         1         0         1         7         4         4         7         0         0 
dram[5]:         1         4         3         3         0         1         5         4         0         0         1         1         1         1         1         4 
dram[6]:         5         4         2         3         0         0         4         3         2         4         2         1         0         0         2         1 
dram[7]:         7         0        10         2         0         2         4         3         0         2         3         5         0         0         3         2 
dram[8]:         2         0         0         0         2         3         8         3         1         4         0         0         0         4         1         0 
dram[9]:         2         2         3         2         0         1         1         4         1         2         2         2         1         1         3         1 
dram[10]:         3         6         5         3         4         0         8         4         2         2         5         2         0         1         2         1 
dram[11]:         0         0         2         0         2         3         2         1         0         0         0         0         2         1         1         2 
total dram reads = 431
min_bank_accesses = 0!
chip skew: 60/16 = 3.75
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      19154    none       22773     74664     22870    101655     31324    119799     89873     67451     70480    none       38617     20695     28136     65564
dram[1]:      25089     14845     68840     37022     57106     11501    none       91789     99469     69628    105898     80122    none       62545    none      none  
dram[2]:      12990     13227    none       83707      7869     14199     39070     53038     50834     72334    none      none       13661    119920     25132     23608
dram[3]:      37131    none      none       27938     89440     32061     69262    none      none       78146    none       40039    none      none       21077     21157
dram[4]:      28816     39099     16692     19802     21722     47733    183188    193334    none      242907     27102     58054     31388     21851    none      none  
dram[5]:      50043     26362     25536     22977    none       70654     34610     46550    none      none      114280    169191    147205    123787     68327     19570
dram[6]:      16172     17799     36716     26493    none      none       45341     78839   1380701     62179     49952    138245    none      none       31180     57570
dram[7]:       9437    none        9073     36398    none       55030     43713     59317    none      117583     90166     25105    none      none       25475     27944
dram[8]:      49519    none      none      none       62761     25230     20682     49502    264471    104214    none      none      none       35796     44183    none  
dram[9]:      38437     30217     22710     24691    none       77629    182743     52704    219960    112612     87059    116862    146135    211183     27328     34834
dram[10]:      25683     12823     17760     21076     31888    none       26858     34305    129234    114189     32852    140957    none      128573     33185     48531
dram[11]:     none      none       41499    none       32234     28318     72452    199544    none      none      none      none       75050    149326     52237     28360
maximum mf latency per bank:
dram[0]:        308       311       296       283      1133       425      1316      1344      1847      1724      1812      1827      1728      1589       309       304
dram[1]:        305       311       298       285       784       470      1326      1452      1882      1888      1702      1727      1716      1719       308       296
dram[2]:        309       314       288       303       286      1162      1317      1148      1888      1847      1791      1759      1566      1561       307       319
dram[3]:        308       312       309       298       408       673      1434      1266      1883      1850      1820      1883      1681      1556       329       288
dram[4]:        300       269       304       303      1162       332      1094      1214      1798      1851      1827      1813      1503      1681       302       247
dram[5]:        281       294       313       267       425       623      1166      1155      1888      1888      1882      1827      1531      1869       340       296
dram[6]:        288       324       272       286      1063       809      1464      1456      1888      1847      1851      1886      1877      1732       306       354
dram[7]:        309       343       293       311       305       413      1203      1382      1880      1784      1760      1702      1606      1709       340       345
dram[8]:        307       305       309       281      1142       445      1148      1698      1846      1884      1770      1851      1379      1879       314       343
dram[9]:        313       327       314       281      1155       458      1266      1716      1847      1846      1827      1821      1457      1704       327       301
dram[10]:        336       290       297       259      1519       616      1716      1190      1812      1840      1883      1821      1698      1631       316       301
dram[11]:        269       314       327       312       304       847      1148      1452      1850      1820      1851      1791      1674      1698       308       315
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=197231 n_nop=197161 n_act=23 n_pre=9 n_ref_event=94351246035616 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004056
n_activity=957 dram_eff=0.08359
bk0: 4a 197110i bk1: 0a 197225i bk2: 3a 197173i bk3: 1a 197211i bk4: 4a 197183i bk5: 1a 197214i bk6: 4a 197211i bk7: 2a 197217i bk8: 3a 197176i bk9: 3a 197149i bk10: 3a 197212i bk11: 0a 197230i bk12: 4a 197208i bk13: 5a 197182i bk14: 2a 197210i bk15: 1a 197216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725000
Row_Buffer_Locality_read = 0.725000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161736
Bank_Level_Parallism_Col = 0.671323
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000406 
total_CMD = 197231 
util_bw = 80 
Wasted_Col = 320 
Wasted_Row = 129 
Idle = 196702 

BW Util Bottlenecks: 
RCDc_limit = 340 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197231 
n_nop = 197161 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 9 
n_ref = 94351246035616 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 40 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000355 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.028571 
queue_avg = 0.000137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000136895
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=197231 n_nop=197170 n_act=20 n_pre=8 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003549
n_activity=746 dram_eff=0.09383
bk0: 4a 197116i bk1: 4a 197171i bk2: 1a 197212i bk3: 2a 197213i bk4: 2a 197180i bk5: 9a 197173i bk6: 0a 197228i bk7: 1a 197199i bk8: 2a 197211i bk9: 3a 197181i bk10: 2a 197212i bk11: 2a 197213i bk12: 0a 197231i bk13: 3a 197178i bk14: 0a 197234i bk15: 0a 197234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.742857
Row_Buffer_Locality_read = 0.742857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.302956
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000355 
total_CMD = 197231 
util_bw = 70 
Wasted_Col = 260 
Wasted_Row = 94 
Idle = 196807 

BW Util Bottlenecks: 
RCDc_limit = 291 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197231 
n_nop = 197170 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 8 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 35 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000309 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.032787 
queue_avg = 0.000461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000461388
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=197231 n_nop=197145 n_act=20 n_pre=7 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006084
n_activity=953 dram_eff=0.1259
bk0: 7a 197178i bk1: 5a 197182i bk2: 0a 197227i bk3: 1a 197215i bk4: 10a 197139i bk5: 9a 197174i bk6: 4a 197176i bk7: 4a 197174i bk8: 4a 197206i bk9: 3a 197213i bk10: 0a 197229i bk11: 0a 197233i bk12: 8a 197201i bk13: 1a 197217i bk14: 2a 197216i bk15: 2a 197216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.266979
Bank_Level_Parallism_Col = 1.152299
Bank_Level_Parallism_Ready = 1.065574
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097701 

BW Util details:
bwutil = 0.000608 
total_CMD = 197231 
util_bw = 120 
Wasted_Col = 275 
Wasted_Row = 64 
Idle = 196772 

BW Util Bottlenecks: 
RCDc_limit = 275 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197231 
n_nop = 197145 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 7 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 60 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000304 
Either_Row_CoL_Bus_Util = 0.000436 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.011628 
queue_avg = 0.000274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000273791
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=197231 n_nop=197190 n_act=12 n_pre=3 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002637
n_activity=510 dram_eff=0.102
bk0: 2a 197212i bk1: 0a 197232i bk2: 0a 197236i bk3: 3a 197183i bk4: 1a 197215i bk5: 4a 197207i bk6: 3a 197176i bk7: 0a 197228i bk8: 0a 197231i bk9: 3a 197206i bk10: 0a 197230i bk11: 5a 197176i bk12: 0a 197227i bk13: 0a 197229i bk14: 3a 197211i bk15: 2a 197211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.263598
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000264 
total_CMD = 197231 
util_bw = 52 
Wasted_Col = 175 
Wasted_Row = 26 
Idle = 196978 

BW Util Bottlenecks: 
RCDc_limit = 182 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197231 
n_nop = 197190 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 3 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 15 
issued_total_col = 26 
Row_Bus_Util =  0.000076 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000208 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000162246
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=197231 n_nop=197154 n_act=23 n_pre=10 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004462
n_activity=1095 dram_eff=0.08037
bk0: 2a 197216i bk1: 2a 197219i bk2: 5a 197171i bk3: 4a 197213i bk4: 4a 197178i bk5: 2a 197169i bk6: 1a 197211i bk7: 1a 197210i bk8: 0a 197229i bk9: 1a 197216i bk10: 7a 197182i bk11: 4a 197180i bk12: 4a 197115i bk13: 7a 197141i bk14: 0a 197223i bk15: 0a 197233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.244939
Bank_Level_Parallism_Col = 1.144044
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.108033 

BW Util details:
bwutil = 0.000446 
total_CMD = 197231 
util_bw = 88 
Wasted_Col = 318 
Wasted_Row = 115 
Idle = 196710 

BW Util Bottlenecks: 
RCDc_limit = 342 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197231 
n_nop = 197154 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 10 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 33 
issued_total_col = 44 
Row_Bus_Util =  0.000167 
CoL_Bus_Util = 0.000223 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000740249
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=197231 n_nop=197186 n_act=14 n_pre=1 n_ref_event=0 n_req=30 n_rd=30 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003042
n_activity=531 dram_eff=0.113
bk0: 1a 197212i bk1: 4a 197210i bk2: 3a 197213i bk3: 3a 197178i bk4: 0a 197227i bk5: 1a 197214i bk6: 5a 197213i bk7: 4a 197215i bk8: 0a 197230i bk9: 0a 197232i bk10: 1a 197215i bk11: 1a 197213i bk12: 1a 197215i bk13: 1a 197215i bk14: 1a 197214i bk15: 4a 197210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.137255
Bank_Level_Parallism_Col = 1.135371
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.074236 

BW Util details:
bwutil = 0.000304 
total_CMD = 197231 
util_bw = 60 
Wasted_Col = 195 
Wasted_Row = 16 
Idle = 196960 

BW Util Bottlenecks: 
RCDc_limit = 201 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197231 
n_nop = 197186 
Read = 30 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 1 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 15 
issued_total_col = 30 
Row_Bus_Util =  0.000076 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000309282
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=197231 n_nop=197180 n_act=15 n_pre=3 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003346
n_activity=511 dram_eff=0.1292
bk0: 5a 197173i bk1: 4a 197178i bk2: 2a 197209i bk3: 3a 197174i bk4: 0a 197228i bk5: 0a 197232i bk6: 4a 197215i bk7: 3a 197211i bk8: 2a 197214i bk9: 4a 197207i bk10: 2a 197205i bk11: 1a 197206i bk12: 0a 197229i bk13: 0a 197233i bk14: 2a 197212i bk15: 1a 197215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.368613
Bank_Level_Parallism_Col = 1.296296
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.236111 

BW Util details:
bwutil = 0.000335 
total_CMD = 197231 
util_bw = 66 
Wasted_Col = 174 
Wasted_Row = 48 
Idle = 196943 

BW Util Bottlenecks: 
RCDc_limit = 199 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197231 
n_nop = 197180 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 15 
n_pre = 3 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 33 
Row_Bus_Util =  0.000091 
CoL_Bus_Util = 0.000167 
Either_Row_CoL_Bus_Util = 0.000259 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000395475
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=197231 n_nop=197163 n_act=18 n_pre=7 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000436
n_activity=794 dram_eff=0.1083
bk0: 7a 197100i bk1: 0a 197229i bk2: 10a 197174i bk3: 2a 197211i bk4: 0a 197231i bk5: 2a 197216i bk6: 4a 197173i bk7: 3a 197207i bk8: 0a 197228i bk9: 2a 197213i bk10: 3a 197177i bk11: 5a 197173i bk12: 0a 197227i bk13: 0a 197234i bk14: 3a 197212i bk15: 2a 197217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813953
Row_Buffer_Locality_read = 0.813953
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.268354
Bank_Level_Parallism_Col = 1.169435
Bank_Level_Parallism_Ready = 1.023256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.119601 

BW Util details:
bwutil = 0.000436 
total_CMD = 197231 
util_bw = 86 
Wasted_Col = 254 
Wasted_Row = 80 
Idle = 196811 

BW Util Bottlenecks: 
RCDc_limit = 267 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197231 
n_nop = 197163 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 7 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 25 
issued_total_col = 43 
Row_Bus_Util =  0.000127 
CoL_Bus_Util = 0.000218 
Either_Row_CoL_Bus_Util = 0.000345 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000806161
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=197231 n_nop=197184 n_act=14 n_pre=5 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002839
n_activity=666 dram_eff=0.08408
bk0: 2a 197181i bk1: 0a 197229i bk2: 0a 197234i bk3: 0a 197235i bk4: 2a 197185i bk5: 3a 197184i bk6: 8a 197174i bk7: 3a 197205i bk8: 1a 197214i bk9: 4a 197180i bk10: 0a 197226i bk11: 0a 197230i bk12: 0a 197231i bk13: 4a 197207i bk14: 1a 197213i bk15: 0a 197228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821429
Row_Buffer_Locality_read = 0.821429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.095092
Bank_Level_Parallism_Col = 1.123932
Bank_Level_Parallism_Ready = 1.107143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123932 

BW Util details:
bwutil = 0.000284 
total_CMD = 197231 
util_bw = 56 
Wasted_Col = 205 
Wasted_Row = 80 
Idle = 196890 

BW Util Bottlenecks: 
RCDc_limit = 215 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197231 
n_nop = 197184 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 5 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 19 
issued_total_col = 28 
Row_Bus_Util =  0.000096 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000126755
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=197231 n_nop=197184 n_act=17 n_pre=2 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002839
n_activity=441 dram_eff=0.127
bk0: 2a 197215i bk1: 2a 197213i bk2: 3a 197104i bk3: 2a 197213i bk4: 0a 197229i bk5: 1a 197208i bk6: 1a 197213i bk7: 4a 197213i bk8: 1a 197207i bk9: 2a 197213i bk10: 2a 197216i bk11: 2a 197212i bk12: 1a 197212i bk13: 1a 197210i bk14: 3a 197208i bk15: 1a 197214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.892857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533333
Bank_Level_Parallism_Col = 1.256302
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.222689 

BW Util details:
bwutil = 0.000284 
total_CMD = 197231 
util_bw = 56 
Wasted_Col = 204 
Wasted_Row = 19 
Idle = 196952 

BW Util Bottlenecks: 
RCDc_limit = 245 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197231 
n_nop = 197184 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 2 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 19 
issued_total_col = 28 
Row_Bus_Util =  0.000096 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000385335
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=197231 n_nop=197157 n_act=20 n_pre=6 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004867
n_activity=777 dram_eff=0.1236
bk0: 3a 197217i bk1: 6a 197172i bk2: 5a 197163i bk3: 3a 197212i bk4: 4a 197210i bk5: 0a 197231i bk6: 8a 197095i bk7: 4a 197179i bk8: 2a 197205i bk9: 2a 197212i bk10: 5a 197198i bk11: 2a 197212i bk12: 0a 197231i bk13: 1a 197216i bk14: 2a 197201i bk15: 1a 197217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403023
Bank_Level_Parallism_Col = 1.294671
Bank_Level_Parallism_Ready = 1.142857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169279 

BW Util details:
bwutil = 0.000487 
total_CMD = 197231 
util_bw = 96 
Wasted_Col = 258 
Wasted_Row = 62 
Idle = 196815 

BW Util Bottlenecks: 
RCDc_limit = 276 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197231 
n_nop = 197157 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 6 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 48 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.000243 
Either_Row_CoL_Bus_Util = 0.000375 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00107488
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=197231 n_nop=197208 n_act=9 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001622
n_activity=351 dram_eff=0.09117
bk0: 0a 197231i bk1: 0a 197233i bk2: 2a 197216i bk3: 0a 197232i bk4: 2a 197216i bk5: 3a 197212i bk6: 2a 197213i bk7: 1a 197212i bk8: 0a 197229i bk9: 0a 197230i bk10: 0a 197231i bk11: 0a 197232i bk12: 2a 197207i bk13: 1a 197215i bk14: 1a 197206i bk15: 2a 197194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.534884
Bank_Level_Parallism_Col = 1.268293
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.268293 

BW Util details:
bwutil = 0.000162 
total_CMD = 197231 
util_bw = 32 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 197093 

BW Util Bottlenecks: 
RCDc_limit = 124 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 197231 
n_nop = 197208 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 16 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000117 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.086957 
queue_avg = 0.000091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.12635e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5457, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5671, Miss = 24, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5678, Miss = 19, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4854, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6046, Miss = 37, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5095, Miss = 23, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5431, Miss = 10, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5619, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6636, Miss = 34, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4628, Miss = 10, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5069, Miss = 13, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5378, Miss = 17, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4747, Miss = 10, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 9069, Miss = 23, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5182, Miss = 24, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5652, Miss = 19, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5719, Miss = 13, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5539, Miss = 15, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5978, Miss = 14, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4965, Miss = 14, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5785, Miss = 28, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5605, Miss = 20, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5340, Miss = 14, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4494, Miss = 2, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 133637
L2_total_cache_misses = 431
L2_total_cache_miss_rate = 0.0032
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 91791
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 329
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 102
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41415
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 92222
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=133637
icnt_total_pkts_simt_to_mem=133637
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 280.095
	minimum = 5
	maximum = 1757
Network latency average = 154.897
	minimum = 5
	maximum = 1255
Slowest packet = 253010
Flit latency average = 154.897
	minimum = 5
	maximum = 1255
Slowest flit = 256228
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0488358
	minimum = 0.0310939 (at node 37)
	maximum = 0.296079 (at node 41)
Accepted packet rate average = 0.0488358
	minimum = 0.0310939 (at node 37)
	maximum = 0.296079 (at node 41)
Injected flit rate average = 0.0488358
	minimum = 0.0310939 (at node 37)
	maximum = 0.296079 (at node 41)
Accepted flit rate average= 0.0488358
	minimum = 0.0310939 (at node 37)
	maximum = 0.296079 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 54.0136 (10 samples)
	minimum = 5 (10 samples)
	maximum = 365.2 (10 samples)
Network latency average = 38.5739 (10 samples)
	minimum = 5 (10 samples)
	maximum = 282.5 (10 samples)
Flit latency average = 38.5739 (10 samples)
	minimum = 5 (10 samples)
	maximum = 282.5 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0337514 (10 samples)
	minimum = 0.0231893 (10 samples)
	maximum = 0.0885016 (10 samples)
Accepted packet rate average = 0.0337514 (10 samples)
	minimum = 0.0231893 (10 samples)
	maximum = 0.0885016 (10 samples)
Injected flit rate average = 0.0337514 (10 samples)
	minimum = 0.0231893 (10 samples)
	maximum = 0.0885016 (10 samples)
Accepted flit rate average = 0.0337514 (10 samples)
	minimum = 0.0231893 (10 samples)
	maximum = 0.0885016 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 34 sec (34 sec)
gpgpu_simulation_rate = 359868 (inst/sec)
gpgpu_simulation_rate = 3288 (cycle/sec)
gpgpu_silicon_slowdown = 430961x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe763ce50..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cfdafb2dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 44343
gpu_sim_insn = 2569542
gpu_ipc =      57.9470
gpu_tot_sim_cycle = 156141
gpu_tot_sim_insn = 14805061
gpu_tot_ipc =      94.8185
gpu_tot_issued_cta = 1408
gpu_occupancy = 73.7371% 
gpu_tot_occupancy = 53.1140% 
max_total_param_size = 0
gpu_stall_dramfull = 3133
gpu_stall_icnt2sh    = 3477
partiton_level_parallism =       8.2971
partiton_level_parallism_total  =       3.2122
partiton_level_parallism_util =      11.4895
partiton_level_parallism_util_total  =       8.4857
L2_BW  =     376.2224 GB/Sec
L2_BW_total  =     145.6534 GB/Sec
gpu_total_sim_rate=259737

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1408, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
878, 460, 648, 800, 560, 890, 406, 647, 813, 879, 824, 714, 605, 978, 604, 660, 473, 502, 502, 572, 694, 814, 494, 781, 451, 429, 495, 726, 363, 528, 560, 482, 638, 757, 561, 440, 682, 758, 429, 451, 715, 484, 451, 692, 824, 703, 704, 627, 645, 821, 666, 700, 722, 633, 1194, 524, 843, 709, 686, 821, 832, 722, 863, 765, 
gpgpu_n_tot_thrd_icount = 37248480
gpgpu_n_tot_w_icount = 1164015
gpgpu_n_stall_shd_mem = 277606
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 362545
gpgpu_n_mem_write_global = 139009
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 250109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:525447	W0_Idle:1278483	W0_Scoreboard:4659764	W1:315912	W2:140200	W3:89613	W4:69063	W5:51894	W6:30308	W7:19290	W8:9838	W9:4523	W10:2071	W11:909	W12:241	W13:0	W14:10	W15:63	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
single_issue_nums: WS0:260468	WS1:261828	WS2:261019	WS3:263250	
dual_issue_nums: WS0:14667	WS1:14718	WS2:14592	WS3:14748	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2900360 {8:362545,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5560360 {40:139009,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14501800 {40:362545,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1112072 {8:139009,}
maxmflatency = 1888 
max_icnt2mem_latency = 1759 
maxmrqlatency = 55 
max_icnt2sh_latency = 516 
averagemflatency = 384 
avg_icnt2mem_latency = 227 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 33 
mrq_lat_table:3265 	34 	54 	166 	311 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	220391 	131760 	140497 	8906 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	75030 	62182 	29514 	31780 	30190 	51685 	158277 	60603 	2293 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	198450 	139388 	71007 	37907 	22408 	20346 	11953 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	155 	15 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         6         8        10        13         7         6         4         4        11        13         5        10         8         5         8 
dram[1]:         7        14         9         9         7         7         7         7         9         8         5        10         2         4         4         3 
dram[2]:        15        14         8         3        10         8         4        10        14        11         0         4        21         6         5        12 
dram[3]:        11         6         6         8         0         6         8         5         7        15        12        10         3         1         0         6 
dram[4]:        10        13         3        12         9         7         9         4        10        10         6         9        13         6         4         4 
dram[5]:         8         0         6         2         6        11        23        17         0         0         5         2         5         3        13        12 
dram[6]:        14        11         6         7         5         4        13         8         4         9         7         3         5         5        13         4 
dram[7]:        14         4        11         7         6         8         8         7         6         5         8         5         4         0         8        17 
dram[8]:        10         5         0         4         3         7         9        12         4         6         0         0         3        10        11         5 
dram[9]:        16         6         7        14         7         3         7        19         2         6        23         9         4         6        10         4 
dram[10]:        13         8        16        13         8         6        12        12         4         6        17         8         4         4         7         7 
dram[11]:         3         0         0         0         0        10         4         6         0         2         3         0         0         1         9        11 
maximum service time to same row:
dram[0]:      7997      7048     12666      9232      9643      9043     11247     11944      6337      6287      7320      7188      7057      6376      7126      7347 
dram[1]:      8725      7263     13606     17868      8300     10464     10420     10570      7065     12308      8262      7066      6993      7123     13959     13083 
dram[2]:      9798      9477     13804     16516      9729     12742     15160     21155      9697      7116         0     16104     21955     18535      9062      9339 
dram[3]:      6428      7279     13892      7725         0      6853      9974     11114      7404      6926      8634     12336      7413     21907         0      7482 
dram[4]:      6412      6973     22497      6505     10647     12933     11348     11059     17374     17102     10101     17029      8099      6251     20819     17145 
dram[5]:      6439         0      6438      6034     11233     17928     11461     11667         0      7579      7082      7159     10789     11642     13164     10794 
dram[6]:      8814     12815     12107     12042     19673     21374     12453      7010      7826      6983      7215      9493     21119     12413      7070     16506 
dram[7]:      7123     12524      6661     12216     17859      8124      6285      9455      7541      6257      6642      6828     13905         0      6969      7146 
dram[8]:      6015      7188      7468     21825     13097     16067      9413     10186     11507      6573         0      7190      8682      6849      7225     14667 
dram[9]:      6062     22066      7219     13249     13339     22140      7129     22588      7146      6985     16619      7087     21794      7398      6959     14940 
dram[10]:     11528      6064     11086     15163      7551      9262      7770      6308      7176      6877     12359      6211      6918      9203      6997     12346 
dram[11]:      6497         0         0         0         0     23291     10516     15333     22724     10190      7635         0         0      7201      7165     10779 
average row accesses per activate:
dram[0]:  2.823529  2.000000  2.727273  3.222222  4.333333  2.857143  6.000000  2.375000  2.090909  4.000000 16.000000  4.000000  3.142857  3.000000  2.000000 10.500000 
dram[1]:  2.058824  3.818182  4.000000  6.666667  2.222222  3.285714  2.454545  2.600000  2.900000  3.142857  1.875000 13.000000  9.000000  3.666667  2.750000  2.750000 
dram[2]:  3.444444  5.000000  2.692308  2.333333  3.545455  4.625000  2.166667  2.400000  4.285714  7.000000       inf  2.666667 16.000000  4.000000  2.142857  4.500000 
dram[3]:  3.000000  4.400000  3.800000  2.818182       inf  8.000000  2.111111  2.250000  2.625000  4.250000  3.400000  2.777778  4.000000  2.500000       inf  3.000000 
dram[4]:  5.666667  2.888889  3.200000 16.000000  2.250000  2.555556  2.857143  2.428571  5.500000  3.750000  4.333333  4.666667  3.000000  3.714286  2.666667  3.666667 
dram[5]:  9.500000       inf 13.000000  2.000000  1.800000  5.500000  5.800000  3.833333       inf  3.000000  7.000000  6.000000  2.666667  1.714286  4.000000  3.500000 
dram[6]:  3.250000  3.900000  3.750000  2.300000  2.250000  2.000000  3.888889  2.555556  2.125000  3.600000  6.000000  2.500000  5.000000  4.666667  4.750000  3.500000 
dram[7]:  2.375000  2.181818  3.866667  3.600000  3.000000  4.250000  4.333333  2.500000  2.181818  2.200000  2.000000  2.200000  2.750000       inf  2.100000 24.000000 
dram[8]:  4.500000  1.875000  6.000000  3.666667  1.625000  3.571429  2.500000  2.714286  2.166667  3.750000      -nan  4.000000  2.200000  7.000000  2.909091  2.666667 
dram[9]:  7.625000  5.666667  2.076923  4.000000  2.500000  3.000000  3.666667  9.333333  2.666667  3.750000  9.250000  3.846154  4.000000  3.333333  2.714286  2.250000 
dram[10]:  4.166667  6.000000  4.625000  4.571429  2.538461  2.375000  2.200000  2.076923  2.000000  3.000000  4.800000  2.307692  2.083333  1.454545  3.000000  2.230769 
dram[11]:  4.500000       inf       inf      -nan       inf  7.500000  1.833333  3.666667  1.000000  2.000000  5.000000      -nan       inf  2.000000  6.000000  8.000000 
average row locality = 3847/1187 = 3.240944
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        22        29        25        39        20        12        19        23        56        16        20        22        27        15        19 
dram[1]:        35        42        30        19        20        23        26        24        29        22        13        13         9        11        10        11 
dram[2]:        31        30        34        13        39        37        13        23        30        14         6         8        32        16        15        18 
dram[3]:        42        22        19        30         4         8        19         9        21        34        16        25         8         5         8        12 
dram[4]:        17        26        16        16        27        23        18        14        22        15        13        14        39        26         7        10 
dram[5]:        19        13        13         4        24        22        29        23         3         3         7         6         8        11        24        28 
dram[6]:        39        39        14        22         7         5        35        23        17        18        12        10         9        14        19        14 
dram[7]:        55        23        54        18        15        17        13        20        24        11        28        22        11         4        21        24 
dram[8]:        18        15         6        11        13        25        35        37        13        15         0         4        11        20        32        16 
dram[9]:        47        17        27        32        18         6        11        27         7        14        37        50         8        10        19         9 
dram[10]:        25        30        37        32        31        17        43        49         8        21        24        30        25        16        41        29 
dram[11]:         9        12         3         0         4        15        11        11         1         6         5         0         4         2        12        16 
total dram reads = 3766
min_bank_accesses = 0!
chip skew: 458/111 = 4.13
number of total write accesses:
dram[0]:         0         0         2        12         0         0         0         0         0         0         0         0         0         0         3         8 
dram[1]:         0         0         7         1         0         0         4         8         0         0         8         0         0         0         4         0 
dram[2]:         0         0         3         3         0         0         0         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         3         0         0         0         0         0         0         4         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         8        12         0         0         0         0         0         0         3         3 
dram[5]:         0         0         0         0        11         0         0         0         0         0         0         0         0         2         0         0 
dram[6]:         0         0         2         4         8         4         0         0         0         0         0         0         4         0         0         0 
dram[7]:         5         4         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         4         0         0         0         0         0         4         0         0 
dram[9]:        33         0         0         0         5         0         0         4         4         4         0         0         0         0         0         0 
dram[10]:         0         0         0         0         6         7         4        16         0         0         0         0         0         0        13         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 257
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      15872     34471     26313     18963     18163     38825     54058     40677     61471     20904    102352     77454     62955     35296     37130     26099
dram[1]:      27135     17947     24528     34466     47828     34140     28031     19776     41964     50425     85407     79445    147602    129005     41858     46992
dram[2]:      32256     25066     21981     50607     20000     23127     64254     34158     44608     96797    333913    187245     29446     71724     44865     37769
dram[3]:      20844     40902     48221     25836    166406    107504     38562     72407     54246     40045     74327     55610    161803    287783     83768     57885
dram[4]:      57735     57219     61390     63494     29103     36615     36459     45708     81302    101736    133556    198125     47666     75897     67125     51286
dram[5]:      39836     78385     52551    179101     20387     25382     29542     37672    387272    368199    150571    179883    164236     75261     26273     33317
dram[6]:      23336     25751     44992     31751     54988     73260     21702     33609    223113     67711     61596    109341     77738     79357     39162     47498
dram[7]:      15281     35205     11316     33631     46897     51893     60796     37311     45570    118881     59224     45456     81924    205936     34425     27227
dram[8]:      51314     64822     98590     81722     67389     30656     22580     20759    100559    116305    none      349211     77437     53091     17685     44474
dram[9]:       9699     45007     27623     18164     37806    104672     72591     30440     94163     65077     34724     30564    151637    156067     43742     50945
dram[10]:      42271     32381     27855     23941     24781     33667     19892     10927    192481     61274     53221     66592     64083     83141     14952     28048
dram[11]:      70786     61332    225800    none      131877     47418     59364     77781   1065994    181867    264035    none      293371    563941     65067     43821
maximum mf latency per bank:
dram[0]:        898       852       860       880      1133       862      1316      1344      1847      1724      1812      1827      1728      1589       895       876
dram[1]:        955      1028       932       930       929       986      1326      1452      1882      1888      1702      1727      1716      1719       952       901
dram[2]:       1038       988      1001       984      1050      1162      1317      1148      1888      1847      1791      1759      1566      1561      1025       966
dram[3]:        968       901       905       913       888       913      1434      1266      1883      1850      1820      1883      1681      1556       865       888
dram[4]:       1409      1432      1337      1335      1384      1404      1458      1460      1798      1851      1827      1813      1503      1681      1381      1356
dram[5]:        939       906       851       854       902       857      1166      1155      1888      1888      1882      1827      1531      1869       890       893
dram[6]:        897       903       850       907      1063       887      1464      1456      1888      1847      1851      1886      1877      1732       880       870
dram[7]:        980       999       894       838       892       844      1203      1382      1880      1784      1760      1702      1606      1709       871       867
dram[8]:        896       922       876       869      1142       959      1148      1698      1846      1884      1770      1851      1379      1879       889       869
dram[9]:        921       859       955       996      1155       892      1266      1716      1847      1846      1827      1821      1457      1704       879       876
dram[10]:        993       995       969       936      1519       965      1716      1190      1812      1840      1883      1821      1698      1631       965      1018
dram[11]:        862       840       923       885       901       847      1148      1452      1850      1820      1851      1791      1674      1698       904       906
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=275464 n_nop=274756 n_act=145 n_pre=129 n_ref_event=94351246035616 n_req=420 n_rd=412 n_rd_L2_A=0 n_write=0 n_wr_bk=25 bw_util=0.003173
n_activity=8618 dram_eff=0.1014
bk0: 48a 274872i bk1: 22a 275047i bk2: 29a 275018i bk3: 25a 275024i bk4: 39a 275148i bk5: 20a 275187i bk6: 12a 275373i bk7: 19a 275208i bk8: 23a 275079i bk9: 56a 274925i bk10: 16a 275385i bk11: 20a 275251i bk12: 22a 275198i bk13: 27a 275129i bk14: 15a 275169i bk15: 19a 275323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688095
Row_Buffer_Locality_read = 0.694175
Row_Buffer_Locality_write = 0.375000
Bank_Level_Parallism = 1.208315
Bank_Level_Parallism_Col = 0.671323
Bank_Level_Parallism_Ready = 1.020408
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003173 
total_CMD = 275464 
util_bw = 874 
Wasted_Col = 2287 
Wasted_Row = 1545 
Idle = 270758 

BW Util Bottlenecks: 
RCDc_limit = 2110 
RCDWRc_limit = 35 
WTRc_limit = 54 
RTWc_limit = 101 
CCDLc_limit = 251 
rwq = 0 
CCDLc_limit_alone = 245 
WTRc_limit_alone = 52 
RTWc_limit_alone = 97 

Commands details: 
total_CMD = 275464 
n_nop = 274756 
Read = 412 
Write = 0 
L2_Alloc = 0 
L2_WB = 25 
n_act = 145 
n_pre = 129 
n_ref = 94351246035616 
n_req = 420 
total_req = 437 

Dual Bus Interface Util: 
issued_total_row = 274 
issued_total_col = 437 
Row_Bus_Util =  0.000995 
CoL_Bus_Util = 0.001586 
Either_Row_CoL_Bus_Util = 0.002570 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.004237 
queue_avg = 0.005104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00510412
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=275464 n_nop=274859 n_act=128 n_pre=112 n_ref_event=0 n_req=346 n_rd=337 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.002679
n_activity=6653 dram_eff=0.1109
bk0: 35a 274854i bk1: 42a 275029i bk2: 30a 275146i bk3: 19a 275312i bk4: 20a 275114i bk5: 23a 275217i bk6: 26a 275044i bk7: 24a 275029i bk8: 29a 275046i bk9: 22a 275173i bk10: 13a 275132i bk11: 13a 275369i bk12: 9a 275401i bk13: 11a 275339i bk14: 10a 275328i bk15: 11a 275315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.670520
Row_Buffer_Locality_read = 0.685460
Row_Buffer_Locality_write = 0.111111
Bank_Level_Parallism = 1.312380
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.024259
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002679 
total_CMD = 275464 
util_bw = 738 
Wasted_Col = 1845 
Wasted_Row = 1248 
Idle = 271633 

BW Util Bottlenecks: 
RCDc_limit = 1753 
RCDWRc_limit = 65 
WTRc_limit = 67 
RTWc_limit = 42 
CCDLc_limit = 245 
rwq = 0 
CCDLc_limit_alone = 233 
WTRc_limit_alone = 59 
RTWc_limit_alone = 38 

Commands details: 
total_CMD = 275464 
n_nop = 274859 
Read = 337 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 346 
total_req = 369 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 369 
Row_Bus_Util =  0.000871 
CoL_Bus_Util = 0.001340 
Either_Row_CoL_Bus_Util = 0.002196 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.006612 
queue_avg = 0.006215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00621497
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=275464 n_nop=274887 n_act=113 n_pre=97 n_ref_event=0 n_req=362 n_rd=359 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.002679
n_activity=6492 dram_eff=0.1137
bk0: 31a 275096i bk1: 30a 275226i bk2: 34a 274936i bk3: 13a 275162i bk4: 39a 275080i bk5: 37a 275146i bk6: 13a 275233i bk7: 23a 275038i bk8: 30a 275135i bk9: 14a 275350i bk10: 6a 275433i bk11: 8a 275352i bk12: 32a 275365i bk13: 16a 275326i bk14: 15a 275223i bk15: 18a 275314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729282
Row_Buffer_Locality_read = 0.735376
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.240746
Bank_Level_Parallism_Col = 1.137559
Bank_Level_Parallism_Ready = 1.040214
write_to_read_ratio_blp_rw_average = 0.028091
GrpLevelPara = 1.112676 

BW Util details:
bwutil = 0.002679 
total_CMD = 275464 
util_bw = 738 
Wasted_Col = 1695 
Wasted_Row = 1183 
Idle = 271848 

BW Util Bottlenecks: 
RCDc_limit = 1609 
RCDWRc_limit = 23 
WTRc_limit = 34 
RTWc_limit = 30 
CCDLc_limit = 196 
rwq = 0 
CCDLc_limit_alone = 196 
WTRc_limit_alone = 34 
RTWc_limit_alone = 30 

Commands details: 
total_CMD = 275464 
n_nop = 274887 
Read = 359 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 113 
n_pre = 97 
n_ref = 0 
n_req = 362 
total_req = 369 

Dual Bus Interface Util: 
issued_total_row = 210 
issued_total_col = 369 
Row_Bus_Util =  0.000762 
CoL_Bus_Util = 0.001340 
Either_Row_CoL_Bus_Util = 0.002095 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003466 
queue_avg = 0.004411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00441074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=275464 n_nop=274988 n_act=102 n_pre=86 n_ref_event=0 n_req=284 n_rd=282 n_rd_L2_A=0 n_write=0 n_wr_bk=7 bw_util=0.002098
n_activity=5639 dram_eff=0.1025
bk0: 42a 274980i bk1: 22a 275228i bk2: 19a 275265i bk3: 30a 275018i bk4: 4a 275430i bk5: 8a 275407i bk6: 19a 275102i bk7: 9a 275309i bk8: 21a 275150i bk9: 34a 275142i bk10: 16a 275245i bk11: 25a 275116i bk12: 8a 275359i bk13: 5a 275405i bk14: 8a 275455i bk15: 12a 275320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693662
Row_Buffer_Locality_read = 0.698582
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.167832
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.034602
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002098 
total_CMD = 275464 
util_bw = 578 
Wasted_Col = 1596 
Wasted_Row = 1119 
Idle = 272171 

BW Util Bottlenecks: 
RCDc_limit = 1526 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 22 
CCDLc_limit = 163 
rwq = 0 
CCDLc_limit_alone = 159 
WTRc_limit_alone = 0 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 275464 
n_nop = 274988 
Read = 282 
Write = 0 
L2_Alloc = 0 
L2_WB = 7 
n_act = 102 
n_pre = 86 
n_ref = 0 
n_req = 284 
total_req = 289 

Dual Bus Interface Util: 
issued_total_row = 188 
issued_total_col = 289 
Row_Bus_Util =  0.000682 
CoL_Bus_Util = 0.001049 
Either_Row_CoL_Bus_Util = 0.001728 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.002101 
queue_avg = 0.004233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00423286
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=275464 n_nop=274936 n_act=108 n_pre=92 n_ref_event=0 n_req=310 n_rd=303 n_rd_L2_A=0 n_write=0 n_wr_bk=26 bw_util=0.002389
n_activity=6005 dram_eff=0.1096
bk0: 17a 275334i bk1: 26a 275144i bk2: 16a 275256i bk3: 16a 275408i bk4: 27a 275047i bk5: 23a 275059i bk6: 18a 275158i bk7: 14a 275143i bk8: 22a 275277i bk9: 15a 275308i bk10: 13a 275343i bk11: 14a 275345i bk12: 39a 274977i bk13: 26a 275188i bk14: 7a 275325i bk15: 10a 275295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.712871
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 1.264400
Bank_Level_Parallism_Col = 1.123590
Bank_Level_Parallism_Ready = 1.035928
write_to_read_ratio_blp_rw_average = 0.085172
GrpLevelPara = 1.104463 

BW Util details:
bwutil = 0.002389 
total_CMD = 275464 
util_bw = 658 
Wasted_Col = 1654 
Wasted_Row = 1031 
Idle = 272121 

BW Util Bottlenecks: 
RCDc_limit = 1526 
RCDWRc_limit = 52 
WTRc_limit = 26 
RTWc_limit = 68 
CCDLc_limit = 209 
rwq = 0 
CCDLc_limit_alone = 209 
WTRc_limit_alone = 26 
RTWc_limit_alone = 68 

Commands details: 
total_CMD = 275464 
n_nop = 274936 
Read = 303 
Write = 0 
L2_Alloc = 0 
L2_WB = 26 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 310 
total_req = 329 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 329 
Row_Bus_Util =  0.000726 
CoL_Bus_Util = 0.001194 
Either_Row_CoL_Bus_Util = 0.001917 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.001894 
queue_avg = 0.004748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00474835
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=275464 n_nop=275081 n_act=75 n_pre=59 n_ref_event=0 n_req=241 n_rd=237 n_rd_L2_A=0 n_write=0 n_wr_bk=13 bw_util=0.001815
n_activity=4480 dram_eff=0.1116
bk0: 19a 275345i bk1: 13a 275429i bk2: 13a 275397i bk3: 4a 275389i bk4: 24a 274878i bk5: 22a 275284i bk6: 29a 275242i bk7: 23a 275234i bk8: 3a 275432i bk9: 3a 275443i bk10: 7a 275409i bk11: 6a 275407i bk12: 8a 275359i bk13: 11a 275238i bk14: 24a 275237i bk15: 28a 275170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.742739
Row_Buffer_Locality_read = 0.751055
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.189617
Bank_Level_Parallism_Col = 1.095956
Bank_Level_Parallism_Ready = 1.016000
write_to_read_ratio_blp_rw_average = 0.058259
GrpLevelPara = 1.053461 

BW Util details:
bwutil = 0.001815 
total_CMD = 275464 
util_bw = 500 
Wasted_Col = 1191 
Wasted_Row = 734 
Idle = 273039 

BW Util Bottlenecks: 
RCDc_limit = 1091 
RCDWRc_limit = 26 
WTRc_limit = 13 
RTWc_limit = 24 
CCDLc_limit = 158 
rwq = 0 
CCDLc_limit_alone = 154 
WTRc_limit_alone = 11 
RTWc_limit_alone = 22 

Commands details: 
total_CMD = 275464 
n_nop = 275081 
Read = 237 
Write = 0 
L2_Alloc = 0 
L2_WB = 13 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 241 
total_req = 250 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 250 
Row_Bus_Util =  0.000486 
CoL_Bus_Util = 0.000908 
Either_Row_CoL_Bus_Util = 0.001390 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.002611 
queue_avg = 0.003438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00343784
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=275464 n_nop=274949 n_act=107 n_pre=91 n_ref_event=0 n_req=303 n_rd=297 n_rd_L2_A=0 n_write=0 n_wr_bk=22 bw_util=0.002316
n_activity=5579 dram_eff=0.1144
bk0: 39a 275010i bk1: 39a 275017i bk2: 14a 275258i bk3: 22a 275065i bk4: 7a 275313i bk5: 5a 275370i bk6: 35a 275124i bk7: 23a 275096i bk8: 17a 275166i bk9: 18a 275246i bk10: 12a 275354i bk11: 10a 275291i bk12: 9a 275336i bk13: 14a 275340i bk14: 19a 275302i bk15: 14a 275327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693069
Row_Buffer_Locality_read = 0.707071
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.369699
Bank_Level_Parallism_Col = 1.209488
Bank_Level_Parallism_Ready = 1.021875
write_to_read_ratio_blp_rw_average = 0.054282
GrpLevelPara = 1.176439 

BW Util details:
bwutil = 0.002316 
total_CMD = 275464 
util_bw = 638 
Wasted_Col = 1494 
Wasted_Row = 951 
Idle = 272381 

BW Util Bottlenecks: 
RCDc_limit = 1462 
RCDWRc_limit = 45 
WTRc_limit = 69 
RTWc_limit = 42 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 175 
WTRc_limit_alone = 65 
RTWc_limit_alone = 42 

Commands details: 
total_CMD = 275464 
n_nop = 274949 
Read = 297 
Write = 0 
L2_Alloc = 0 
L2_WB = 22 
n_act = 107 
n_pre = 91 
n_ref = 0 
n_req = 303 
total_req = 319 

Dual Bus Interface Util: 
issued_total_row = 198 
issued_total_col = 319 
Row_Bus_Util =  0.000719 
CoL_Bus_Util = 0.001158 
Either_Row_CoL_Bus_Util = 0.001870 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003883 
queue_avg = 0.004705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00470479
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=275464 n_nop=274814 n_act=145 n_pre=129 n_ref_event=0 n_req=367 n_rd=360 n_rd_L2_A=0 n_write=0 n_wr_bk=18 bw_util=0.002744
n_activity=7776 dram_eff=0.09722
bk0: 55a 274558i bk1: 23a 275001i bk2: 54a 274847i bk3: 18a 275214i bk4: 15a 275247i bk5: 17a 275297i bk6: 13a 275304i bk7: 20a 275171i bk8: 24a 275068i bk9: 11a 275310i bk10: 28a 274967i bk11: 22a 275097i bk12: 11a 275286i bk13: 4a 275439i bk14: 21a 275133i bk15: 24a 275402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.645777
Row_Buffer_Locality_read = 0.652778
Row_Buffer_Locality_write = 0.285714
Bank_Level_Parallism = 1.230662
Bank_Level_Parallism_Col = 1.114686
Bank_Level_Parallism_Ready = 1.023747
write_to_read_ratio_blp_rw_average = 0.042771
GrpLevelPara = 1.095382 

BW Util details:
bwutil = 0.002744 
total_CMD = 275464 
util_bw = 756 
Wasted_Col = 2217 
Wasted_Row = 1539 
Idle = 270952 

BW Util Bottlenecks: 
RCDc_limit = 2101 
RCDWRc_limit = 39 
WTRc_limit = 17 
RTWc_limit = 58 
CCDLc_limit = 241 
rwq = 0 
CCDLc_limit_alone = 241 
WTRc_limit_alone = 17 
RTWc_limit_alone = 58 

Commands details: 
total_CMD = 275464 
n_nop = 274814 
Read = 360 
Write = 0 
L2_Alloc = 0 
L2_WB = 18 
n_act = 145 
n_pre = 129 
n_ref = 0 
n_req = 367 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 274 
issued_total_col = 378 
Row_Bus_Util =  0.000995 
CoL_Bus_Util = 0.001372 
Either_Row_CoL_Bus_Util = 0.002360 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003077 
queue_avg = 0.006128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00612784
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=275464 n_nop=274984 n_act=108 n_pre=93 n_ref_event=0 n_req=273 n_rd=271 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.002026
n_activity=5986 dram_eff=0.09322
bk0: 18a 275293i bk1: 15a 275169i bk2: 6a 275439i bk3: 11a 275350i bk4: 13a 275184i bk5: 25a 275208i bk6: 35a 274891i bk7: 37a 274908i bk8: 13a 275227i bk9: 15a 275286i bk10: 0a 275448i bk11: 4a 275445i bk12: 11a 275282i bk13: 20a 275331i bk14: 32a 275083i bk15: 16a 275222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.652015
Row_Buffer_Locality_read = 0.656827
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.250164
Bank_Level_Parallism_Col = 1.127283
Bank_Level_Parallism_Ready = 1.017921
write_to_read_ratio_blp_rw_average = 0.027390
GrpLevelPara = 1.114930 

BW Util details:
bwutil = 0.002026 
total_CMD = 275464 
util_bw = 558 
Wasted_Col = 1569 
Wasted_Row = 1088 
Idle = 272249 

BW Util Bottlenecks: 
RCDc_limit = 1597 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 16 

Commands details: 
total_CMD = 275464 
n_nop = 274984 
Read = 271 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 108 
n_pre = 93 
n_ref = 0 
n_req = 273 
total_req = 279 

Dual Bus Interface Util: 
issued_total_row = 201 
issued_total_col = 279 
Row_Bus_Util =  0.000730 
CoL_Bus_Util = 0.001013 
Either_Row_CoL_Bus_Util = 0.001743 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00347777
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=275464 n_nop=274886 n_act=103 n_pre=87 n_ref_event=0 n_req=358 n_rd=339 n_rd_L2_A=0 n_write=0 n_wr_bk=50 bw_util=0.002824
n_activity=6873 dram_eff=0.1132
bk0: 47a 275010i bk1: 17a 275324i bk2: 27a 274966i bk3: 32a 275135i bk4: 18a 275112i bk5: 6a 275353i bk6: 11a 275327i bk7: 27a 275317i bk8: 7a 275330i bk9: 14a 275314i bk10: 37a 275253i bk11: 50a 275006i bk12: 8a 275357i bk13: 10a 275340i bk14: 19a 275204i bk15: 9a 275303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754190
Row_Buffer_Locality_read = 0.764012
Row_Buffer_Locality_write = 0.578947
Bank_Level_Parallism = 1.186765
Bank_Level_Parallism_Col = 1.103308
Bank_Level_Parallism_Ready = 1.010256
write_to_read_ratio_blp_rw_average = 0.133590
GrpLevelPara = 1.077028 

BW Util details:
bwutil = 0.002824 
total_CMD = 275464 
util_bw = 778 
Wasted_Col = 1767 
Wasted_Row = 1087 
Idle = 271832 

BW Util Bottlenecks: 
RCDc_limit = 1449 
RCDWRc_limit = 68 
WTRc_limit = 99 
RTWc_limit = 126 
CCDLc_limit = 239 
rwq = 0 
CCDLc_limit_alone = 235 
WTRc_limit_alone = 97 
RTWc_limit_alone = 124 

Commands details: 
total_CMD = 275464 
n_nop = 274886 
Read = 339 
Write = 0 
L2_Alloc = 0 
L2_WB = 50 
n_act = 103 
n_pre = 87 
n_ref = 0 
n_req = 358 
total_req = 389 

Dual Bus Interface Util: 
issued_total_row = 190 
issued_total_col = 389 
Row_Bus_Util =  0.000690 
CoL_Bus_Util = 0.001412 
Either_Row_CoL_Bus_Util = 0.002098 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.001730 
queue_avg = 0.004284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00428368
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=275464 n_nop=274603 n_act=187 n_pre=171 n_ref_event=0 n_req=472 n_rd=458 n_rd_L2_A=0 n_write=0 n_wr_bk=46 bw_util=0.003659
n_activity=10023 dram_eff=0.1006
bk0: 25a 275231i bk1: 30a 275246i bk2: 37a 275144i bk3: 32a 275184i bk4: 31a 274954i bk5: 17a 275091i bk6: 43a 274692i bk7: 49a 274469i bk8: 8a 275252i bk9: 21a 275194i bk10: 24a 275249i bk11: 30a 275015i bk12: 25a 275022i bk13: 16a 275109i bk14: 41a 274839i bk15: 29a 274973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.633475
Row_Buffer_Locality_read = 0.648472
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 1.263535
Bank_Level_Parallism_Col = 1.132104
Bank_Level_Parallism_Ready = 1.029297
write_to_read_ratio_blp_rw_average = 0.086730
GrpLevelPara = 1.095805 

BW Util details:
bwutil = 0.003659 
total_CMD = 275464 
util_bw = 1008 
Wasted_Col = 2788 
Wasted_Row = 2020 
Idle = 269648 

BW Util Bottlenecks: 
RCDc_limit = 2570 
RCDWRc_limit = 103 
WTRc_limit = 50 
RTWc_limit = 104 
CCDLc_limit = 318 
rwq = 0 
CCDLc_limit_alone = 316 
WTRc_limit_alone = 50 
RTWc_limit_alone = 102 

Commands details: 
total_CMD = 275464 
n_nop = 274603 
Read = 458 
Write = 0 
L2_Alloc = 0 
L2_WB = 46 
n_act = 187 
n_pre = 171 
n_ref = 0 
n_req = 472 
total_req = 504 

Dual Bus Interface Util: 
issued_total_row = 358 
issued_total_col = 504 
Row_Bus_Util =  0.001300 
CoL_Bus_Util = 0.001830 
Either_Row_CoL_Bus_Util = 0.003126 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.001161 
queue_avg = 0.006923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00692286
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=275464 n_nop=275299 n_act=35 n_pre=21 n_ref_event=0 n_req=111 n_rd=111 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008059
n_activity=2230 dram_eff=0.09955
bk0: 9a 275371i bk1: 12a 275422i bk2: 3a 275446i bk3: 0a 275464i bk4: 4a 275449i bk5: 15a 275378i bk6: 11a 275282i bk7: 11a 275342i bk8: 1a 275438i bk9: 6a 275343i bk10: 5a 275404i bk11: 0a 275463i bk12: 4a 275440i bk13: 2a 275417i bk14: 12a 275369i bk15: 16a 275355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792793
Row_Buffer_Locality_read = 0.792793
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.126633
Bank_Level_Parallism_Col = 1.088146
Bank_Level_Parallism_Ready = 1.009009
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088146 

BW Util details:
bwutil = 0.000806 
total_CMD = 275464 
util_bw = 222 
Wasted_Col = 542 
Wasted_Row = 302 
Idle = 274398 

BW Util Bottlenecks: 
RCDc_limit = 527 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 275464 
n_nop = 275299 
Read = 111 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 21 
n_ref = 0 
n_req = 111 
total_req = 111 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 111 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.000403 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.012121 
queue_avg = 0.001129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.001129

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21008, Miss = 187, Miss_rate = 0.009, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[1]: Access = 21819, Miss = 275, Miss_rate = 0.013, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[2]: Access = 22550, Miss = 430, Miss_rate = 0.019, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[3]: Access = 18319, Miss = 147, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22827, Miss = 194, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 19646, Miss = 188, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 21953, Miss = 242, Miss_rate = 0.011, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 20998, Miss = 130, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24543, Miss = 178, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 17515, Miss = 156, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 20125, Miss = 125, Miss_rate = 0.006, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 19860, Miss = 137, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 18927, Miss = 108, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 24120, Miss = 213, Miss_rate = 0.009, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 19214, Miss = 152, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21061, Miss = 262, Miss_rate = 0.012, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[16]: Access = 21145, Miss = 136, Miss_rate = 0.006, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[17]: Access = 21487, Miss = 135, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 22201, Miss = 550, Miss_rate = 0.025, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[19]: Access = 19591, Miss = 78, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 21498, Miss = 360, Miss_rate = 0.017, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[21]: Access = 22668, Miss = 177, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 21221, Miss = 82, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 17258, Miss = 29, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 501554
L2_total_cache_misses = 4671
L2_total_cache_miss_rate = 0.0093
L2_total_cache_pending_hits = 180
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 358602
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1804
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1962
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 138101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 880
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 362545
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 139009
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.133
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=501554
icnt_total_pkts_simt_to_mem=501554
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 159.937
	minimum = 5
	maximum = 775
Network latency average = 61.6023
	minimum = 5
	maximum = 303
Slowest packet = 273694
Flit latency average = 61.6023
	minimum = 5
	maximum = 303
Slowest flit = 781423
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.319118
	minimum = 0.246194 (at node 20)
	maximum = 0.403829 (at node 36)
Accepted packet rate average = 0.319118
	minimum = 0.246194 (at node 20)
	maximum = 0.403829 (at node 36)
Injected flit rate average = 0.319118
	minimum = 0.246194 (at node 20)
	maximum = 0.403829 (at node 36)
Accepted flit rate average= 0.319118
	minimum = 0.246194 (at node 20)
	maximum = 0.403829 (at node 36)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 63.643 (11 samples)
	minimum = 5 (11 samples)
	maximum = 402.455 (11 samples)
Network latency average = 40.6674 (11 samples)
	minimum = 5 (11 samples)
	maximum = 284.364 (11 samples)
Flit latency average = 40.6674 (11 samples)
	minimum = 5 (11 samples)
	maximum = 284.364 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0596938 (11 samples)
	minimum = 0.0434625 (11 samples)
	maximum = 0.117168 (11 samples)
Accepted packet rate average = 0.0596938 (11 samples)
	minimum = 0.0434625 (11 samples)
	maximum = 0.117168 (11 samples)
Injected flit rate average = 0.0596938 (11 samples)
	minimum = 0.0434625 (11 samples)
	maximum = 0.117168 (11 samples)
Accepted flit rate average = 0.0596938 (11 samples)
	minimum = 0.0434625 (11 samples)
	maximum = 0.117168 (11 samples)
Injected packet size average = 1 (11 samples)
Accepted packet size average = 1 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 57 sec (57 sec)
gpgpu_simulation_rate = 259737 (inst/sec)
gpgpu_simulation_rate = 2739 (cycle/sec)
gpgpu_silicon_slowdown = 517342x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cde8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cde0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe763cddc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cfdafb2f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 8022
gpu_sim_insn = 1431682
gpu_ipc =     178.4695
gpu_tot_sim_cycle = 164163
gpu_tot_sim_insn = 16236743
gpu_tot_ipc =      98.9062
gpu_tot_issued_cta = 1536
gpu_occupancy = 76.6633% 
gpu_tot_occupancy = 54.0545% 
max_total_param_size = 0
gpu_stall_dramfull = 3133
gpu_stall_icnt2sh    = 3477
partiton_level_parallism =       1.2765
partiton_level_parallism_total  =       3.1176
partiton_level_parallism_util =       4.0204
partiton_level_parallism_util_total  =       8.3012
L2_BW  =      57.8811 GB/Sec
L2_BW_total  =     141.3643 GB/Sec
gpu_total_sim_rate=270612

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
908, 490, 678, 830, 590, 920, 436, 677, 843, 908, 854, 744, 635, 1008, 634, 690, 503, 532, 532, 602, 724, 844, 524, 811, 480, 459, 525, 756, 393, 558, 590, 512, 668, 787, 591, 470, 712, 788, 459, 481, 745, 514, 481, 722, 854, 733, 734, 657, 675, 850, 696, 730, 752, 663, 1224, 554, 873, 739, 716, 851, 862, 752, 893, 795, 
gpgpu_n_tot_thrd_icount = 39149024
gpgpu_n_tot_w_icount = 1223407
gpgpu_n_stall_shd_mem = 277606
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 364593
gpgpu_n_mem_write_global = 147201
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 250109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:559412	W0_Idle:1416578	W0_Scoreboard:4745205	W1:315912	W2:140200	W3:89613	W4:69085	W5:51894	W6:30352	W7:19356	W8:9915	W9:4842	W10:2522	W11:1800	W12:1517	W13:2266	W14:2507	W15:3253	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
single_issue_nums: WS0:274346	WS1:275698	WS2:274881	WS3:277102	
dual_issue_nums: WS0:15152	WS1:15207	WS2:15085	WS3:15246	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2916744 {8:364593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888040 {40:147201,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14583720 {40:364593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177608 {8:147201,}
maxmflatency = 1923 
max_icnt2mem_latency = 1794 
maxmrqlatency = 55 
max_icnt2sh_latency = 516 
averagemflatency = 390 
avg_icnt2mem_latency = 233 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 32 
mrq_lat_table:3278 	34 	54 	173 	316 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	224162 	132905 	142946 	11781 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	75621 	62983 	30396 	32780 	30708 	52344 	159336 	63025 	4601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	208637 	139441 	71007 	37907 	22408 	20346 	11953 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	158 	15 	32 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         6         8        10        13         7         6         4         4        11        13         5        10         8         5         8 
dram[1]:         7        14         9         9         7         7         7         7         9         8         5        10         2         4         4         3 
dram[2]:        15        14         8         3        10         8         4        10        14        11         0         4        21         6         5        12 
dram[3]:        11         6         6         8         0         6         8         5         7        15        12        10         3         1         0         6 
dram[4]:        10        13         3        12         9         7         9         4        10        10         6         9        13         6         4         4 
dram[5]:         8         0         6         2         6        11        23        17         0         0         5         2         5         3        13        12 
dram[6]:        14        11         6         7         5         4        13         8         4         9         7         3         5         5        13         4 
dram[7]:        14         4        11         7         6         8         8         7         6         5         8         5         4         0         8        17 
dram[8]:        10         5         0         4         3         7         9        12         4         6         0         0         3        10        11         5 
dram[9]:        16         6         7        14         7         3         7        19         3         6        23         9         4         6        10         4 
dram[10]:        13         8        16        13         8         6        12        12         4         6        17         8         4         4         7         7 
dram[11]:         3         0         0         0         0        10         4         6         0         2         3         0         0         1         9        11 
maximum service time to same row:
dram[0]:      7997      7048     12666      9232      9643      9043     11247     11944      6337      6287      7320      7188      7057      6376      7126      7347 
dram[1]:      8725      7263     13606     17868      8300     10464     10420     10570      7065     12308      8262      7066      6993      7123     13959     13083 
dram[2]:      9798      9477     13804     16516      9729     12742     15160     21155      9697      7116         0     16104     21955     18535      9062      9339 
dram[3]:      6428      7279     13892      7725         0      6853      9974     11114      7404      6926      8634     12336      7413     21907         0      7482 
dram[4]:      6412      6973     22497      6505     10647     12933     11348     11059     17374     17102     10101     17029      8099      6251     20819     17145 
dram[5]:      6439         0      6438      6034     11233     17928     11461     11667         0      7579      7082      7159     10789     11642     13164     10794 
dram[6]:      8814     12815     12107     12042     19673     21374     12453      7010      7826      6983      7215      9493     21119     12413      7070     16506 
dram[7]:      7123     12524      6661     12216     17859      8124      6285      9455      7541      6257      6642      6828     13905         0      6969      7146 
dram[8]:      6015      7188      7468     21825     13097     16067      9413     10186     11507      6573         0      7190      8682      6849      7225     14667 
dram[9]:      6062     22066      7219     13249     13339     22140      7129     22588      7146      6985     16619      7087     21794      7398      6959     14940 
dram[10]:     11528      6064     11086     15163      7551      9262      7770      6308      7176      6877     12359      6211      6918      9203      6997     12346 
dram[11]:      6497         0         0         0         0     23291     10516     15333     22724     10190      7635         0         0      7201      7165     10779 
average row accesses per activate:
dram[0]:  2.823529  2.000000  2.727273  3.222222  4.333333  2.857143  6.000000  2.375000  2.090909  4.000000 16.000000  4.000000  3.142857  3.000000  2.000000 10.500000 
dram[1]:  2.058824  3.818182  4.000000  6.666667  2.222222  3.285714  2.454545  2.600000  2.900000  3.142857  2.555556 13.000000  9.000000  3.666667  2.750000  2.750000 
dram[2]:  3.444444  5.000000  2.692308  2.333333  3.545455  4.625000  2.166667  2.500000  4.285714  7.000000       inf  2.666667 16.000000  4.000000  2.142857  4.500000 
dram[3]:  3.000000  4.400000  3.800000  2.818182       inf  8.000000  2.111111  2.250000  2.625000  4.250000  3.500000  2.777778  4.000000  2.500000       inf  3.000000 
dram[4]:  5.666667  2.888889  3.200000 16.000000  2.250000  2.555556  3.000000  2.250000  5.500000  3.750000  4.333333  4.666667  3.000000  3.714286  2.666667  3.666667 
dram[5]:  9.500000       inf 13.000000  2.000000  1.800000  5.750000  5.800000  3.833333       inf  3.000000  7.000000  6.000000  2.666667  1.714286  4.000000  3.500000 
dram[6]:  3.250000  3.900000  3.750000  2.300000  2.250000  2.000000  3.888889  2.555556  2.125000  3.600000  6.000000  2.500000  5.000000  4.666667  4.750000  3.500000 
dram[7]:  2.375000  2.181818  3.866667  3.600000  3.000000  4.250000  4.333333  2.500000  2.181818  2.200000  2.000000  2.200000  2.750000       inf  2.100000 24.000000 
dram[8]:  4.500000  1.875000  6.000000  3.666667  1.625000  3.571429  2.500000  2.714286  2.166667  3.750000      -nan  4.000000  2.200000  7.000000  2.909091  2.666667 
dram[9]:  7.625000  5.666667  2.076923  4.000000  2.625000  3.000000  3.666667  9.333333  3.000000  3.800000  9.250000  3.846154  4.000000  3.333333  2.714286  2.250000 
dram[10]:  4.166667  6.000000  4.625000  4.571429  2.538461  2.375000  2.200000  2.076923  2.000000  3.000000  4.800000  2.307692  2.083333  1.454545  3.000000  2.230769 
dram[11]:  4.500000       inf       inf      -nan       inf  7.500000  1.833333  3.666667  1.000000  2.000000  5.000000      -nan       inf  2.000000  6.000000  8.000000 
average row locality = 3872/1192 = 3.248322
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        22        29        25        39        20        12        19        23        56        16        20        22        27        15        19 
dram[1]:        35        42        30        19        20        23        26        24        29        22        21        13         9        11        10        11 
dram[2]:        31        30        34        13        39        37        13        23        30        14         6         8        32        16        15        18 
dram[3]:        42        22        19        30         4         8        19         9        21        34        20        25         8         5         8        12 
dram[4]:        17        26        16        16        27        23        18        14        22        15        13        14        39        26         7        10 
dram[5]:        19        13        13         4        24        22        29        23         3         3         7         6         8        11        24        28 
dram[6]:        39        39        14        22         7         5        35        23        17        18        12        10         9        14        19        14 
dram[7]:        55        23        54        18        15        17        13        20        24        11        28        22        11         4        21        24 
dram[8]:        18        15         6        11        13        25        35        37        13        15         0         4        11        20        32        16 
dram[9]:        47        17        27        32        18         6        11        27        11        18        37        50         8        10        19         9 
dram[10]:        25        30        37        32        31        17        43        49         8        21        24        30        25        16        41        29 
dram[11]:         9        12         3         0         4        15        11        11         1         6         5         0         4         2        12        16 
total dram reads = 3786
min_bank_accesses = 0!
chip skew: 458/111 = 4.13
number of total write accesses:
dram[0]:         0         0         2        12         0         0         0         0         0         0         0         0         0         0         3         8 
dram[1]:         0         0         7         1         0         0         4         8         0         0         8         0         0         0         4         0 
dram[2]:         0         0         3         3         0         0         0         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         3         0         0         0         0         0         0         4         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        12        16         0         0         0         0         0         0         3         3 
dram[5]:         0         0         0         0        11         4         0         0         0         0         0         0         0         2         0         0 
dram[6]:         0         0         2         4         8         4         0         0         0         0         0         0         4         0         0         0 
dram[7]:         5         4         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         4         0         0         0         0         0         4         0         0 
dram[9]:        33         0         0         0         9         0         0         4         4         4         0         0         0         0         0         0 
dram[10]:         0         0         0         0         6         7         4        16         0         0         0         0         0         0        13         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 277
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      15872     34471     26313     18963     18241     39402     55903     43843     65754     22153    105319     80149     64922     36168     37130     26099
dram[1]:      27135     17947     24528     34466     48003     34334     29415     20381     44388     53390     64148     83587    151339    133545     41858     46992
dram[2]:      32256     25066     21981     50607     20000     23469     66454     31162     46712    101821    347344    194299     30096     73405     44865     37769
dram[3]:      20844     40902     48221     25836    167569    108008     42263     76935     57136     42481     64472     57817    167447    295882     83768     57885
dram[4]:      57735     57219     61390     63494     29270     36782     32585     41193     84275    107535    137200    203418     48519     77372     67125     51286
dram[5]:      39836     78385     52551    179101     20545     21643     30520     39638    415523    393419    156181    188031    168662     78061     26273     33317
dram[6]:      23336     25751     44992     31751     55458     73671     22873     36634    334822     72767     63172    113674     79937     82931     39162     47498
dram[7]:      15281     35205     11316     33631     47626     52268     63668     38795     48845    125450     62646     46824     84799    212963     34425     27227
dram[8]:      51314     64822     98590     81722     67918     30735     23383     21431    107358    126245    none      360845     79075     54579     17685     44474
dram[9]:       9699     45007     27623     18164     32339    105522     76581     31815     74464     56523     36182     31915    156236    161641     43742     50945
dram[10]:      42271     32381     27855     23941     25148     33857     20951     11322    202658     65148     55251     69615     66439     85168     14952     28048
dram[11]:      70786     61332    225800    none      132720     47855     62382     81551   1133611    194620    275063    none      304842    583571     65067     43821
maximum mf latency per bank:
dram[0]:        898       852       860       880      1133      1605      1316      1400      1847      1918      1822      1870      1838      1589       895       876
dram[1]:        955      1028       932       930       929      1009      1375      1452      1882      1918      1810      1754      1716      1719       952       901
dram[2]:       1038       988      1001       984      1050      1162      1317      1187      1918      1847      1824      1785      1566      1561      1025       966
dram[3]:        968       901       905       913       960       913      1799      1266      1923      1850      1849      1921      1681      1556       865       888
dram[4]:       1409      1432      1337      1335      1384      1404      1458      1460      1846      1857      1859      1822      1629      1733      1381      1356
dram[5]:        939       906       851       854      1223       857      1166      1221      1917      1918      1882      1865      1531      1869       890       893
dram[6]:        897       903       850       907      1063       887      1464      1838      1921      1847      1858      1923      1877      1867       880       870
dram[7]:        980       999       894       838      1127       844      1203      1396      1916      1784      1877      1702      1783      1709       871       867
dram[8]:        896       922       876       869      1142       959      1148      1698      1918      1916      1833      1858      1384      1879       889       869
dram[9]:        921       859       955       996      1155       892      1266      1716      1850      1866      1870      1862      1457      1773       879       876
dram[10]:        993       995       969       936      1586       965      1716      1253      1820      1841      1921      1862      1828      1858       965      1018
dram[11]:        862       840       923       885       957       847      1148      1537      1850      1923      1862      1877      1692      1698       904       906
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=289616 n_nop=288908 n_act=145 n_pre=129 n_ref_event=94351246035616 n_req=420 n_rd=412 n_rd_L2_A=0 n_write=0 n_wr_bk=25 bw_util=0.003018
n_activity=8618 dram_eff=0.1014
bk0: 48a 289024i bk1: 22a 289199i bk2: 29a 289170i bk3: 25a 289176i bk4: 39a 289300i bk5: 20a 289339i bk6: 12a 289525i bk7: 19a 289360i bk8: 23a 289231i bk9: 56a 289077i bk10: 16a 289537i bk11: 20a 289403i bk12: 22a 289350i bk13: 27a 289281i bk14: 15a 289321i bk15: 19a 289475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688095
Row_Buffer_Locality_read = 0.694175
Row_Buffer_Locality_write = 0.375000
Bank_Level_Parallism = 1.208315
Bank_Level_Parallism_Col = 0.671323
Bank_Level_Parallism_Ready = 1.020408
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003018 
total_CMD = 289616 
util_bw = 874 
Wasted_Col = 2287 
Wasted_Row = 1545 
Idle = 284910 

BW Util Bottlenecks: 
RCDc_limit = 2110 
RCDWRc_limit = 35 
WTRc_limit = 54 
RTWc_limit = 101 
CCDLc_limit = 251 
rwq = 0 
CCDLc_limit_alone = 245 
WTRc_limit_alone = 52 
RTWc_limit_alone = 97 

Commands details: 
total_CMD = 289616 
n_nop = 288908 
Read = 412 
Write = 0 
L2_Alloc = 0 
L2_WB = 25 
n_act = 145 
n_pre = 129 
n_ref = 94351246035616 
n_req = 420 
total_req = 437 

Dual Bus Interface Util: 
issued_total_row = 274 
issued_total_col = 437 
Row_Bus_Util =  0.000946 
CoL_Bus_Util = 0.001509 
Either_Row_CoL_Bus_Util = 0.002445 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.004237 
queue_avg = 0.004855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0048547
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=289616 n_nop=289001 n_act=129 n_pre=113 n_ref_event=0 n_req=354 n_rd=345 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.002603
n_activity=6757 dram_eff=0.1116
bk0: 35a 289006i bk1: 42a 289181i bk2: 30a 289298i bk3: 19a 289464i bk4: 20a 289266i bk5: 23a 289369i bk6: 26a 289196i bk7: 24a 289181i bk8: 29a 289199i bk9: 22a 289326i bk10: 21a 289238i bk11: 13a 289520i bk12: 9a 289552i bk13: 11a 289490i bk14: 10a 289480i bk15: 11a 289467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675141
Row_Buffer_Locality_read = 0.689855
Row_Buffer_Locality_write = 0.111111
Bank_Level_Parallism = 1.307837
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.023747
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002603 
total_CMD = 289616 
util_bw = 754 
Wasted_Col = 1871 
Wasted_Row = 1264 
Idle = 285727 

BW Util Bottlenecks: 
RCDc_limit = 1769 
RCDWRc_limit = 65 
WTRc_limit = 67 
RTWc_limit = 42 
CCDLc_limit = 255 
rwq = 0 
CCDLc_limit_alone = 243 
WTRc_limit_alone = 59 
RTWc_limit_alone = 38 

Commands details: 
total_CMD = 289616 
n_nop = 289001 
Read = 345 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 129 
n_pre = 113 
n_ref = 0 
n_req = 354 
total_req = 377 

Dual Bus Interface Util: 
issued_total_row = 242 
issued_total_col = 377 
Row_Bus_Util =  0.000836 
CoL_Bus_Util = 0.001302 
Either_Row_CoL_Bus_Util = 0.002124 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.006504 
queue_avg = 0.006115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00611499
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=289616 n_nop=289035 n_act=113 n_pre=97 n_ref_event=0 n_req=363 n_rd=359 n_rd_L2_A=0 n_write=0 n_wr_bk=14 bw_util=0.002576
n_activity=6519 dram_eff=0.1144
bk0: 31a 289248i bk1: 30a 289378i bk2: 34a 289088i bk3: 13a 289314i bk4: 39a 289232i bk5: 37a 289298i bk6: 13a 289385i bk7: 23a 289178i bk8: 30a 289287i bk9: 14a 289502i bk10: 6a 289585i bk11: 8a 289504i bk12: 32a 289517i bk13: 16a 289478i bk14: 15a 289375i bk15: 18a 289466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730028
Row_Buffer_Locality_read = 0.735376
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.239837
Bank_Level_Parallism_Col = 1.136724
Bank_Level_Parallism_Ready = 1.039788
write_to_read_ratio_blp_rw_average = 0.033987
GrpLevelPara = 1.111992 

BW Util details:
bwutil = 0.002576 
total_CMD = 289616 
util_bw = 746 
Wasted_Col = 1701 
Wasted_Row = 1183 
Idle = 285986 

BW Util Bottlenecks: 
RCDc_limit = 1609 
RCDWRc_limit = 23 
WTRc_limit = 34 
RTWc_limit = 30 
CCDLc_limit = 202 
rwq = 0 
CCDLc_limit_alone = 202 
WTRc_limit_alone = 34 
RTWc_limit_alone = 30 

Commands details: 
total_CMD = 289616 
n_nop = 289035 
Read = 359 
Write = 0 
L2_Alloc = 0 
L2_WB = 14 
n_act = 113 
n_pre = 97 
n_ref = 0 
n_req = 363 
total_req = 373 

Dual Bus Interface Util: 
issued_total_row = 210 
issued_total_col = 373 
Row_Bus_Util =  0.000725 
CoL_Bus_Util = 0.001288 
Either_Row_CoL_Bus_Util = 0.002006 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003442 
queue_avg = 0.004195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00419521
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=289616 n_nop=289134 n_act=103 n_pre=87 n_ref_event=0 n_req=288 n_rd=286 n_rd_L2_A=0 n_write=0 n_wr_bk=7 bw_util=0.002023
n_activity=5707 dram_eff=0.1027
bk0: 42a 289132i bk1: 22a 289380i bk2: 19a 289417i bk3: 30a 289170i bk4: 4a 289582i bk5: 8a 289559i bk6: 19a 289254i bk7: 9a 289462i bk8: 21a 289303i bk9: 34a 289295i bk10: 20a 289356i bk11: 25a 289267i bk12: 8a 289510i bk13: 5a 289556i bk14: 8a 289606i bk15: 12a 289472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694444
Row_Buffer_Locality_read = 0.699301
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.165465
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.034130
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002023 
total_CMD = 289616 
util_bw = 586 
Wasted_Col = 1618 
Wasted_Row = 1135 
Idle = 286277 

BW Util Bottlenecks: 
RCDc_limit = 1542 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 22 
CCDLc_limit = 169 
rwq = 0 
CCDLc_limit_alone = 165 
WTRc_limit_alone = 0 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 289616 
n_nop = 289134 
Read = 286 
Write = 0 
L2_Alloc = 0 
L2_WB = 7 
n_act = 103 
n_pre = 87 
n_ref = 0 
n_req = 288 
total_req = 293 

Dual Bus Interface Util: 
issued_total_row = 190 
issued_total_col = 293 
Row_Bus_Util =  0.000656 
CoL_Bus_Util = 0.001012 
Either_Row_CoL_Bus_Util = 0.001664 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.002075 
queue_avg = 0.004357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00435749
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=289616 n_nop=289078 n_act=109 n_pre=93 n_ref_event=0 n_req=312 n_rd=303 n_rd_L2_A=0 n_write=0 n_wr_bk=34 bw_util=0.002327
n_activity=6100 dram_eff=0.1105
bk0: 17a 289486i bk1: 26a 289296i bk2: 16a 289409i bk3: 16a 289561i bk4: 27a 289200i bk5: 23a 289212i bk6: 18a 289299i bk7: 14a 289258i bk8: 22a 289428i bk9: 15a 289459i bk10: 13a 289494i bk11: 14a 289496i bk12: 39a 289128i bk13: 26a 289339i bk14: 7a 289477i bk15: 10a 289447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.698718
Row_Buffer_Locality_read = 0.712871
Row_Buffer_Locality_write = 0.222222
Bank_Level_Parallism = 1.260223
Bank_Level_Parallism_Col = 1.121563
Bank_Level_Parallism_Ready = 1.035088
write_to_read_ratio_blp_rw_average = 0.100177
GrpLevelPara = 1.102750 

BW Util details:
bwutil = 0.002327 
total_CMD = 289616 
util_bw = 674 
Wasted_Col = 1675 
Wasted_Row = 1047 
Idle = 286220 

BW Util Bottlenecks: 
RCDc_limit = 1526 
RCDWRc_limit = 61 
WTRc_limit = 26 
RTWc_limit = 68 
CCDLc_limit = 221 
rwq = 0 
CCDLc_limit_alone = 221 
WTRc_limit_alone = 26 
RTWc_limit_alone = 68 

Commands details: 
total_CMD = 289616 
n_nop = 289078 
Read = 303 
Write = 0 
L2_Alloc = 0 
L2_WB = 34 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 312 
total_req = 337 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 337 
Row_Bus_Util =  0.000697 
CoL_Bus_Util = 0.001164 
Either_Row_CoL_Bus_Util = 0.001858 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.001859 
queue_avg = 0.004516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00451632
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=289616 n_nop=289229 n_act=75 n_pre=59 n_ref_event=0 n_req=242 n_rd=237 n_rd_L2_A=0 n_write=0 n_wr_bk=17 bw_util=0.001754
n_activity=4507 dram_eff=0.1127
bk0: 19a 289497i bk1: 13a 289581i bk2: 13a 289549i bk3: 4a 289541i bk4: 24a 289030i bk5: 22a 289424i bk6: 29a 289394i bk7: 23a 289386i bk8: 3a 289584i bk9: 3a 289595i bk10: 7a 289561i bk11: 6a 289559i bk12: 8a 289511i bk13: 11a 289390i bk14: 24a 289389i bk15: 28a 289322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.743802
Row_Buffer_Locality_read = 0.751055
Row_Buffer_Locality_write = 0.400000
Bank_Level_Parallism = 1.188539
Bank_Level_Parallism_Col = 1.095109
Bank_Level_Parallism_Ready = 1.015748
write_to_read_ratio_blp_rw_average = 0.066576
GrpLevelPara = 1.052989 

BW Util details:
bwutil = 0.001754 
total_CMD = 289616 
util_bw = 508 
Wasted_Col = 1197 
Wasted_Row = 734 
Idle = 287177 

BW Util Bottlenecks: 
RCDc_limit = 1091 
RCDWRc_limit = 26 
WTRc_limit = 13 
RTWc_limit = 24 
CCDLc_limit = 164 
rwq = 0 
CCDLc_limit_alone = 160 
WTRc_limit_alone = 11 
RTWc_limit_alone = 22 

Commands details: 
total_CMD = 289616 
n_nop = 289229 
Read = 237 
Write = 0 
L2_Alloc = 0 
L2_WB = 17 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 242 
total_req = 254 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 254 
Row_Bus_Util =  0.000463 
CoL_Bus_Util = 0.000877 
Either_Row_CoL_Bus_Util = 0.001336 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.002584 
queue_avg = 0.003270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00326985
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=289616 n_nop=289101 n_act=107 n_pre=91 n_ref_event=0 n_req=303 n_rd=297 n_rd_L2_A=0 n_write=0 n_wr_bk=22 bw_util=0.002203
n_activity=5579 dram_eff=0.1144
bk0: 39a 289162i bk1: 39a 289169i bk2: 14a 289410i bk3: 22a 289217i bk4: 7a 289465i bk5: 5a 289522i bk6: 35a 289276i bk7: 23a 289248i bk8: 17a 289318i bk9: 18a 289398i bk10: 12a 289506i bk11: 10a 289443i bk12: 9a 289488i bk13: 14a 289492i bk14: 19a 289454i bk15: 14a 289479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693069
Row_Buffer_Locality_read = 0.707071
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.369699
Bank_Level_Parallism_Col = 1.209488
Bank_Level_Parallism_Ready = 1.021875
write_to_read_ratio_blp_rw_average = 0.054282
GrpLevelPara = 1.176439 

BW Util details:
bwutil = 0.002203 
total_CMD = 289616 
util_bw = 638 
Wasted_Col = 1494 
Wasted_Row = 951 
Idle = 286533 

BW Util Bottlenecks: 
RCDc_limit = 1462 
RCDWRc_limit = 45 
WTRc_limit = 69 
RTWc_limit = 42 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 175 
WTRc_limit_alone = 65 
RTWc_limit_alone = 42 

Commands details: 
total_CMD = 289616 
n_nop = 289101 
Read = 297 
Write = 0 
L2_Alloc = 0 
L2_WB = 22 
n_act = 107 
n_pre = 91 
n_ref = 0 
n_req = 303 
total_req = 319 

Dual Bus Interface Util: 
issued_total_row = 198 
issued_total_col = 319 
Row_Bus_Util =  0.000684 
CoL_Bus_Util = 0.001101 
Either_Row_CoL_Bus_Util = 0.001778 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003883 
queue_avg = 0.004475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00447489
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=289616 n_nop=288966 n_act=145 n_pre=129 n_ref_event=0 n_req=367 n_rd=360 n_rd_L2_A=0 n_write=0 n_wr_bk=18 bw_util=0.00261
n_activity=7776 dram_eff=0.09722
bk0: 55a 288710i bk1: 23a 289153i bk2: 54a 288999i bk3: 18a 289366i bk4: 15a 289399i bk5: 17a 289449i bk6: 13a 289456i bk7: 20a 289323i bk8: 24a 289220i bk9: 11a 289462i bk10: 28a 289119i bk11: 22a 289249i bk12: 11a 289438i bk13: 4a 289591i bk14: 21a 289285i bk15: 24a 289554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.645777
Row_Buffer_Locality_read = 0.652778
Row_Buffer_Locality_write = 0.285714
Bank_Level_Parallism = 1.230662
Bank_Level_Parallism_Col = 1.114686
Bank_Level_Parallism_Ready = 1.023747
write_to_read_ratio_blp_rw_average = 0.042771
GrpLevelPara = 1.095382 

BW Util details:
bwutil = 0.002610 
total_CMD = 289616 
util_bw = 756 
Wasted_Col = 2217 
Wasted_Row = 1539 
Idle = 285104 

BW Util Bottlenecks: 
RCDc_limit = 2101 
RCDWRc_limit = 39 
WTRc_limit = 17 
RTWc_limit = 58 
CCDLc_limit = 241 
rwq = 0 
CCDLc_limit_alone = 241 
WTRc_limit_alone = 17 
RTWc_limit_alone = 58 

Commands details: 
total_CMD = 289616 
n_nop = 288966 
Read = 360 
Write = 0 
L2_Alloc = 0 
L2_WB = 18 
n_act = 145 
n_pre = 129 
n_ref = 0 
n_req = 367 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 274 
issued_total_col = 378 
Row_Bus_Util =  0.000946 
CoL_Bus_Util = 0.001305 
Either_Row_CoL_Bus_Util = 0.002244 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003077 
queue_avg = 0.005828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00582841
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=289616 n_nop=289136 n_act=108 n_pre=93 n_ref_event=0 n_req=273 n_rd=271 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.001927
n_activity=5986 dram_eff=0.09322
bk0: 18a 289445i bk1: 15a 289321i bk2: 6a 289591i bk3: 11a 289502i bk4: 13a 289336i bk5: 25a 289360i bk6: 35a 289043i bk7: 37a 289060i bk8: 13a 289379i bk9: 15a 289438i bk10: 0a 289600i bk11: 4a 289597i bk12: 11a 289434i bk13: 20a 289483i bk14: 32a 289235i bk15: 16a 289374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.652015
Row_Buffer_Locality_read = 0.656827
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.250164
Bank_Level_Parallism_Col = 1.127283
Bank_Level_Parallism_Ready = 1.017921
write_to_read_ratio_blp_rw_average = 0.027390
GrpLevelPara = 1.114930 

BW Util details:
bwutil = 0.001927 
total_CMD = 289616 
util_bw = 558 
Wasted_Col = 1569 
Wasted_Row = 1088 
Idle = 286401 

BW Util Bottlenecks: 
RCDc_limit = 1597 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 16 

Commands details: 
total_CMD = 289616 
n_nop = 289136 
Read = 271 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 108 
n_pre = 93 
n_ref = 0 
n_req = 273 
total_req = 279 

Dual Bus Interface Util: 
issued_total_row = 201 
issued_total_col = 279 
Row_Bus_Util =  0.000694 
CoL_Bus_Util = 0.000963 
Either_Row_CoL_Bus_Util = 0.001657 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00330783
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=289616 n_nop=289022 n_act=105 n_pre=89 n_ref_event=0 n_req=367 n_rd=347 n_rd_L2_A=0 n_write=0 n_wr_bk=54 bw_util=0.002769
n_activity=7025 dram_eff=0.1142
bk0: 47a 289162i bk1: 17a 289476i bk2: 27a 289118i bk3: 32a 289287i bk4: 18a 289253i bk5: 6a 289506i bk6: 11a 289480i bk7: 27a 289470i bk8: 11a 289442i bk9: 18a 289424i bk10: 37a 289403i bk11: 50a 289156i bk12: 8a 289508i bk13: 10a 289491i bk14: 19a 289356i bk15: 9a 289455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754768
Row_Buffer_Locality_read = 0.763689
Row_Buffer_Locality_write = 0.600000
Bank_Level_Parallism = 1.181273
Bank_Level_Parallism_Col = 1.100176
Bank_Level_Parallism_Ready = 1.009950
write_to_read_ratio_blp_rw_average = 0.135252
GrpLevelPara = 1.074692 

BW Util details:
bwutil = 0.002769 
total_CMD = 289616 
util_bw = 802 
Wasted_Col = 1817 
Wasted_Row = 1119 
Idle = 285878 

BW Util Bottlenecks: 
RCDc_limit = 1481 
RCDWRc_limit = 68 
WTRc_limit = 99 
RTWc_limit = 126 
CCDLc_limit = 257 
rwq = 0 
CCDLc_limit_alone = 253 
WTRc_limit_alone = 97 
RTWc_limit_alone = 124 

Commands details: 
total_CMD = 289616 
n_nop = 289022 
Read = 347 
Write = 0 
L2_Alloc = 0 
L2_WB = 54 
n_act = 105 
n_pre = 89 
n_ref = 0 
n_req = 367 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 194 
issued_total_col = 401 
Row_Bus_Util =  0.000670 
CoL_Bus_Util = 0.001385 
Either_Row_CoL_Bus_Util = 0.002051 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.001684 
queue_avg = 0.004520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00451978
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=289616 n_nop=288755 n_act=187 n_pre=171 n_ref_event=0 n_req=472 n_rd=458 n_rd_L2_A=0 n_write=0 n_wr_bk=46 bw_util=0.00348
n_activity=10023 dram_eff=0.1006
bk0: 25a 289383i bk1: 30a 289398i bk2: 37a 289296i bk3: 32a 289336i bk4: 31a 289106i bk5: 17a 289243i bk6: 43a 288844i bk7: 49a 288621i bk8: 8a 289404i bk9: 21a 289346i bk10: 24a 289401i bk11: 30a 289167i bk12: 25a 289174i bk13: 16a 289261i bk14: 41a 288991i bk15: 29a 289125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.633475
Row_Buffer_Locality_read = 0.648472
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 1.263535
Bank_Level_Parallism_Col = 1.132104
Bank_Level_Parallism_Ready = 1.029297
write_to_read_ratio_blp_rw_average = 0.086730
GrpLevelPara = 1.095805 

BW Util details:
bwutil = 0.003480 
total_CMD = 289616 
util_bw = 1008 
Wasted_Col = 2788 
Wasted_Row = 2020 
Idle = 283800 

BW Util Bottlenecks: 
RCDc_limit = 2570 
RCDWRc_limit = 103 
WTRc_limit = 50 
RTWc_limit = 104 
CCDLc_limit = 318 
rwq = 0 
CCDLc_limit_alone = 316 
WTRc_limit_alone = 50 
RTWc_limit_alone = 102 

Commands details: 
total_CMD = 289616 
n_nop = 288755 
Read = 458 
Write = 0 
L2_Alloc = 0 
L2_WB = 46 
n_act = 187 
n_pre = 171 
n_ref = 0 
n_req = 472 
total_req = 504 

Dual Bus Interface Util: 
issued_total_row = 358 
issued_total_col = 504 
Row_Bus_Util =  0.001236 
CoL_Bus_Util = 0.001740 
Either_Row_CoL_Bus_Util = 0.002973 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.001161 
queue_avg = 0.006585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00658458
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=289616 n_nop=289451 n_act=35 n_pre=21 n_ref_event=0 n_req=111 n_rd=111 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007665
n_activity=2230 dram_eff=0.09955
bk0: 9a 289523i bk1: 12a 289574i bk2: 3a 289598i bk3: 0a 289616i bk4: 4a 289601i bk5: 15a 289530i bk6: 11a 289434i bk7: 11a 289494i bk8: 1a 289590i bk9: 6a 289495i bk10: 5a 289556i bk11: 0a 289615i bk12: 4a 289592i bk13: 2a 289569i bk14: 12a 289521i bk15: 16a 289507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792793
Row_Buffer_Locality_read = 0.792793
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.126633
Bank_Level_Parallism_Col = 1.088146
Bank_Level_Parallism_Ready = 1.009009
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088146 

BW Util details:
bwutil = 0.000767 
total_CMD = 289616 
util_bw = 222 
Wasted_Col = 542 
Wasted_Row = 302 
Idle = 288550 

BW Util Bottlenecks: 
RCDc_limit = 527 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 289616 
n_nop = 289451 
Read = 111 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 21 
n_ref = 0 
n_req = 111 
total_req = 111 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 111 
Row_Bus_Util =  0.000193 
CoL_Bus_Util = 0.000383 
Either_Row_CoL_Bus_Util = 0.000570 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.012121 
queue_avg = 0.001074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00107384

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21392, Miss = 187, Miss_rate = 0.009, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[1]: Access = 22167, Miss = 275, Miss_rate = 0.012, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[2]: Access = 22906, Miss = 442, Miss_rate = 0.019, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[3]: Access = 18599, Miss = 147, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 23211, Miss = 202, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 19950, Miss = 188, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22285, Miss = 246, Miss_rate = 0.011, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 21386, Miss = 130, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24983, Miss = 190, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 17767, Miss = 168, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 20425, Miss = 133, Miss_rate = 0.007, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 20204, Miss = 137, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 19215, Miss = 116, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 26512, Miss = 213, Miss_rate = 0.008, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 19502, Miss = 152, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21445, Miss = 262, Miss_rate = 0.012, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[16]: Access = 21501, Miss = 140, Miss_rate = 0.007, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[17]: Access = 21835, Miss = 135, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 22589, Miss = 570, Miss_rate = 0.025, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[19]: Access = 19903, Miss = 78, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 21878, Miss = 364, Miss_rate = 0.017, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[21]: Access = 23052, Miss = 181, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 21565, Miss = 82, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 17522, Miss = 29, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 511794
L2_total_cache_misses = 4767
L2_total_cache_miss_rate = 0.0093
L2_total_cache_pending_hits = 180
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 360630
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1804
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1982
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 146217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 937
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 364593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147201
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.129
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=511794
icnt_total_pkts_simt_to_mem=511794
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 280.523
	minimum = 5
	maximum = 1792
Network latency average = 155.695
	minimum = 5
	maximum = 1308
Slowest packet = 1009063
Flit latency average = 155.695
	minimum = 5
	maximum = 1308
Slowest flit = 1014647
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0490958
	minimum = 0.0314136 (at node 37)
	maximum = 0.29818 (at node 41)
Accepted packet rate average = 0.0490958
	minimum = 0.0314136 (at node 37)
	maximum = 0.29818 (at node 41)
Injected flit rate average = 0.0490958
	minimum = 0.0314136 (at node 37)
	maximum = 0.29818 (at node 41)
Accepted flit rate average= 0.0490958
	minimum = 0.0314136 (at node 37)
	maximum = 0.29818 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 81.7163 (12 samples)
	minimum = 5 (12 samples)
	maximum = 518.25 (12 samples)
Network latency average = 50.253 (12 samples)
	minimum = 5 (12 samples)
	maximum = 369.667 (12 samples)
Flit latency average = 50.253 (12 samples)
	minimum = 5 (12 samples)
	maximum = 369.667 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0588106 (12 samples)
	minimum = 0.0424584 (12 samples)
	maximum = 0.132252 (12 samples)
Accepted packet rate average = 0.0588106 (12 samples)
	minimum = 0.0424584 (12 samples)
	maximum = 0.132252 (12 samples)
Injected flit rate average = 0.0588106 (12 samples)
	minimum = 0.0424584 (12 samples)
	maximum = 0.132252 (12 samples)
Accepted flit rate average = 0.0588106 (12 samples)
	minimum = 0.0424584 (12 samples)
	maximum = 0.132252 (12 samples)
Injected packet size average = 1 (12 samples)
Accepted packet size average = 1 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 0 sec (60 sec)
gpgpu_simulation_rate = 270612 (inst/sec)
gpgpu_simulation_rate = 2736 (cycle/sec)
gpgpu_silicon_slowdown = 517909x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe763ce50..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cfdafb2dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 76850
gpu_sim_insn = 4557217
gpu_ipc =      59.3002
gpu_tot_sim_cycle = 241013
gpu_tot_sim_insn = 20793960
gpu_tot_ipc =      86.2773
gpu_tot_issued_cta = 1664
gpu_occupancy = 87.7074% 
gpu_tot_occupancy = 68.3877% 
max_total_param_size = 0
gpu_stall_dramfull = 12558
gpu_stall_icnt2sh    = 12553
partiton_level_parallism =       9.1233
partiton_level_parallism_total  =       5.0326
partiton_level_parallism_util =      10.2493
partiton_level_parallism_util_total  =       9.3258
L2_BW  =     413.6854 GB/Sec
L2_BW_total  =     228.1973 GB/Sec
gpu_total_sim_rate=201883

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1137, 796, 907, 1059, 841, 1171, 676, 993, 1105, 1203, 1082, 928, 919, 1237, 839, 951, 972, 967, 1112, 1049, 1270, 1368, 1027, 1368, 971, 961, 1039, 1324, 885, 1104, 1170, 1048, 907, 1027, 853, 743, 1039, 1017, 754, 710, 973, 721, 731, 1006, 1126, 1006, 974, 919, 881, 1090, 1013, 959, 992, 936, 1496, 805, 1135, 1012, 1031, 1080, 1157, 1025, 1155, 1057, 
gpgpu_n_tot_thrd_icount = 55585056
gpgpu_n_tot_w_icount = 1737033
gpgpu_n_stall_shd_mem = 1302963
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 935693
gpgpu_n_mem_write_global = 277224
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 805487
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3219192	W0_Idle:1511965	W0_Scoreboard:7348570	W1:392777	W2:190586	W3:134712	W4:108893	W5:83480	W6:55612	W7:38435	W8:23365	W9:17078	W10:13950	W11:14836	W12:16631	W13:20632	W14:20844	W15:24064	W16:21898	W17:18393	W18:13859	W19:8132	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
single_issue_nums: WS0:390810	WS1:390831	WS2:391374	WS3:394674	
dual_issue_nums: WS0:21165	WS1:21136	WS2:21073	WS3:21298	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7485544 {8:935693,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11088960 {40:277224,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37427720 {40:935693,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217792 {8:277224,}
maxmflatency = 1923 
max_icnt2mem_latency = 1794 
maxmrqlatency = 102 
max_icnt2sh_latency = 532 
averagemflatency = 567 
avg_icnt2mem_latency = 395 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 46 
mrq_lat_table:16961 	253 	330 	1744 	4696 	304 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	315710 	199697 	635072 	62438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	94739 	84910 	45303 	53651 	52776 	81397 	230263 	565266 	4612 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	325740 	419568 	195544 	98725 	57541 	49106 	66177 	516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	180 	58 	110 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         8        17        16        21         7        16        45         7        23        13        17        12        13         7        26 
dram[1]:        13        14        16        15        18        11         8        10        14        10        11        10         7        11        12        10 
dram[2]:        15        17        21         7        22        17         6        21        14        11        12        13        21        18        15        13 
dram[3]:        11         6        10        14         8         6        11         5        10        15        12        12         5         9        12        17 
dram[4]:        11        13         6        12         9         8        14        13        10        11         8         9        14        12        19        10 
dram[5]:        11        20         7         9         8        11        23        17         8         6         5         4        16        10        13        16 
dram[6]:        14        12        14        12        13        17        13        16        14         9        16         7        11        13        13         7 
dram[7]:        19        17        17        10        15        18        10         7         8        15        11         7        13         8        10        17 
dram[8]:        11        14        19         7         8        12         9        12         4         9         0         6        10        13        11         8 
dram[9]:        34         6        10        14        10        21         8        19         6         7        23        17         4         8        14         9 
dram[10]:        13        12        17        13         9        10        16        12         8        15        17         8         7        10        17        17 
dram[11]:         6        16        13        32        22        10         9         6         6         8        24         0         8         9         9        12 
maximum service time to same row:
dram[0]:      7997     11360     13630      9232      9643      9043     11247     20691      6337      6287     11123     18231      7057      6376     17150      8277 
dram[1]:      8725      7263     13606     17868      8300     10464     10420     10570      7065     12308     10299      7066      6993      7123     13959     13083 
dram[2]:      9798      9477     13804     16516      9729     12742     15160     21155      9697      7116      7888     16104     21955     18535      9062      9339 
dram[3]:      6428      7279     13892      7725     12747     34506      9974     11114      7404      6926      8634     12336      7594     21907     40685      8211 
dram[4]:      6412      6973     22497      6505     10647     15413     11348     11059     17374     17102     10101     17029      8099      7140     20819     17145 
dram[5]:     13166      9570      6438      7334     11233     17928     11461     11667      8789      7579      7082      8634     24767     11642     13164     10794 
dram[6]:      8814     12815     12107     12653     19673     21374     12453      7010      7826      6983      9072      9493     21119     16336      7070     16506 
dram[7]:      7123     12524      6661     12216     17859      8124      6285      9455      7541      7770      6642      6828     13905      7538      6969      7146 
dram[8]:     11922     10245     35145     22566     13097     16067      9413     10186     11507      8632      9276     16925      8682      9168      7225     14667 
dram[9]:      6062     22066      7219     13249     13339     22140      7129     22588     26738      6985     16619      7087     21794      7782      6959     14940 
dram[10]:     11528      7625     11086     15163      7551      9262      7770      6308      7176      6877     12359      6211      6918      9203      6997     12346 
dram[11]:     21030      7105     29541     29576     51167     23291     10516     15333     22724     10190     27244      9377     15784      7201      7165     14554 
average row accesses per activate:
dram[0]:  3.296875  2.422222  3.484848  5.178571  3.441860  2.325581  4.240000  4.666667  2.367647  2.797297  6.444445  4.052631  2.639344  3.079365  2.947368  5.500000 
dram[1]:  2.578947  3.137931  5.419355  4.307693  2.810127  2.759259  2.753623  2.907408  3.027027  3.434783  2.633333  5.375000  2.773585  2.860465  3.480000  3.069767 
dram[2]:  2.797619  3.275000  2.534884  2.849315  3.435484  3.423729  2.049383  2.941860  2.943662  3.301887  3.035714  3.225000  4.357143  2.909091  2.680851  3.240741 
dram[3]:  2.954545  3.215686  2.822222  3.017241  3.909091  3.583333  2.475000  2.187500  2.576271  2.482143  2.650000  2.660000  3.000000  4.875000 13.000000  3.250000 
dram[4]:  2.760563  3.030769  2.472727  3.468085  2.509804  2.642857  2.566038  3.137931  2.690909  2.560000  2.651163  2.365385  3.375000  3.206897  3.800000  3.666667 
dram[5]:  3.511628  3.880000  2.758621  2.000000  2.725000  4.478261  3.275862  3.185185  3.785714  2.850000  2.210526  2.000000  3.562500  2.578947  3.638889  3.241379 
dram[6]:  2.901408  2.726027  3.729730  3.205128  2.971429  4.230769  2.680000  2.967213  2.450000  2.878049  4.062500  2.343750  4.357143  3.705882  3.129032  2.243243 
dram[7]:  2.878378  2.800000  3.532258  2.830508  2.925000  3.040000  2.810811  2.385965  2.857143  3.555556  2.439394  2.327273  3.355556  3.093750  2.688524  3.097561 
dram[8]:  3.656250  2.760000 11.000000  3.769231  2.966667  3.763158  2.408451  2.379310  2.107143  2.787879 10.000000  4.000000  3.171429  4.000000  2.675676  2.900000 
dram[9]:  3.649123  2.743590  2.632653  3.923077  3.166667  3.727273  2.488889  3.207547  2.800000  2.473684  3.500000  3.068493 11.666667  2.761905  3.032258  2.571429 
dram[10]:  3.743590  3.312500  3.816327  3.666667  2.705128  2.978261  2.236641  2.422414  2.161290  3.551020  3.265306  2.363636  2.343284  3.021739  2.911392  2.926829 
dram[11]:  2.777778  3.482759  6.428571  8.500000 16.500000  2.384615  2.705882  2.230769  1.863636  2.967742  5.571429 11.000000  5.250000  2.423077  3.090909  3.904762 
average row locality = 24303/8111 = 2.996301
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       211       108       108       135       144        96       102       120       161       207        58        77       160       193        52        88 
dram[1]:       194       181       157       107       216       147       182       151       224       158        74        41       146       123        80       129 
dram[2]:       230       262       205       203       208       197       154       244       208       175        81       127       122       160       121       171 
dram[3]:       256       161       123       167        39        38        98        70       152       139       103       133        40        37        26       104 
dram[4]:       194       196       135       158       125        74       124        80       147       127       114       123       135        93        68        72 
dram[5]:       150        93        79        44       102        99        92        84        52        57        42        18        57        47       128        92 
dram[6]:       205       196       130       118        97       104       199       180       146       118        65        74        57        59       192        82 
dram[7]:       204       132       213       165       112       140        99       130       100        94       160       128       145        98       161       126 
dram[8]:       117        69        43        47        86       140       168       203        59        92        10        16       111        84       195       144 
dram[9]:       177       105       129       203       106        78       109       167        26        89       215       221        70        58       187        71 
dram[10]:       141       159       185       174       200       126       280       270        65       172       159       155       156       139       218       235 
dram[11]:        25       101        44        66        33        85        90        57        41        92        39        11        61        61        67        82 
total dram reads = 23698
bank skew: 280/10 = 28.00
chip skew: 2868/955 = 3.00
number of total write accesses:
dram[0]:         0         4        25        34        16        16        16        20         0         0         0         0         4         4        13        43 
dram[1]:         8         4        41        17        22         8        28        24         0         0        20         8         4         0        27        12 
dram[2]:        17         0        45        19        20        20        48        36         4         0        16         8         0         0        20        16 
dram[3]:        16        10        14        28        12        20         4         0         0         0        12         0         5         8         0         0 
dram[4]:         8         4         4        20        10         0        48        44         4         4         0         0         0         0        28        19 
dram[5]:         4        11         4         8        27        16        12         8         4         0         0         8         0         6        12         8 
dram[6]:         4        12        25        22        27        24         8         4         4         0         0         4        15        14         8         4 
dram[7]:        33        30        17         8        20        41        20        21         0         8         4         0        21         4        10         4 
dram[8]:         0         0         4         8        12        12        12        14         0         0         0         0         0        16        10         4 
dram[9]:        95         7         0         4        29        16        12        12         8        20         8        12         0         0         4         4 
dram[10]:        14         0         8         8        38        38        40        36         8         8         4         4         4         0        41        18 
dram[11]:         0         0         4         5         0        31         8         4         0         0         0         0         8         8         4         0 
total dram writes = 2217
min_bank_accesses = 0!
chip skew: 269/72 = 3.74
average mf latency per bank:
dram[0]:      12371     22565     20005     14806     13220     22303     19402     16129     26414     16987    133310     93712     39214     23453     31658     17257
dram[1]:      16256     14774     15180     20726     13232     16354     12963     12258     16870     24052     94464     80920     43212     59969     19539     14213
dram[2]:      13114      9694     11310     12995     11760     13742     13021     10643     20347     23621     91556     51102     35448     37051     16975     13326
dram[3]:      10328     15489     21178     13736     43298     46726     22653     28756     23544     27828     54129     47308    130240    132374     86698     22105
dram[4]:      15106     21541     22299     18729     18299     37953     15478     28730     35545     34977     60002     95472     61642     91260     24528     25539
dram[5]:      16335     31106     24445     42928     19520     16756     25880     27780     64071     58857    102340    163740    104505     86709     15115     29190
dram[6]:      14475     14960     16726     18495     20021     16446     11261     12575     55576     30732     45888     64358     61336     70036     12887     25556
dram[7]:      12360     18431     11093     12586     18133     16114     21050     15472     33322     37723     39955     27889     22773     36054     14793     17453
dram[8]:      25020     41831     38680     52250     28755     16246     12542     11524     67560     53163    445786    377056     31783     52829     10039     15538
dram[9]:       9459     22507     19349     11071     21271     22581     18601     15658     90810     33752     27401     26665     75389    116644     14158     22042
dram[10]:      21971     19329     15805     13980     11395     15930      8803      6856     58617     21439     33707     47786     45645     40612     10102     11194
dram[11]:      77244     22463     48379     35609     50775     21343     20750     40753     75450     35962    138665    469886     80165     73778     34957     27940
maximum mf latency per bank:
dram[0]:       1203      1281      1254      1212      1218      1605      1316      1400      1847      1918      1822      1870      1838      1589      1295      1299
dram[1]:       1319      1301      1304      1301      1318      1309      1375      1452      1882      1918      1810      1754      1716      1719      1329      1309
dram[2]:       1428      1345      1493      1409      1490      1509      1417      1458      1918      1847      1824      1785      1566      1561      1411      1428
dram[3]:       1025      1046      1102      1062      1046      1040      1799      1266      1923      1850      1849      1921      1681      1556      1008      1030
dram[4]:       1683      1620      1668      1632      1621      1674      1691      1647      1846      1857      1859      1822      1690      1801      1640      1688
dram[5]:       1049      1011      1177      1077      1223      1020      1166      1221      1917      1918      1882      1865      1531      1869      1197      1029
dram[6]:       1064      1039      1164      1058      1063      1005      1464      1838      1921      1847      1858      1923      1877      1867      1122      1018
dram[7]:       1070      1173      1104      1058      1172      1022      1203      1396      1916      1784      1877      1702      1783      1709      1089      1075
dram[8]:       1017      1175      1049      1051      1142      1211      1148      1698      1918      1916      1833      1858      1384      1879      1147      1053
dram[9]:       1036      1062      1014      1099      1155      1055      1266      1716      1850      1866      1870      1862      1457      1773      1073      1076
dram[10]:       1139      1175      1140      1159      1586      1098      1716      1253      1820      1841      1921      1862      1828      1858      1145      1168
dram[11]:       1007      1026      1023      1057      1039      1046      1148      1537      1850      1923      1862      1877      1692      1698      1007      1066
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=425200 n_nop=421707 n_act=653 n_pre=637 n_ref_event=94351246035616 n_req=2073 n_rd=2020 n_rd_L2_A=0 n_write=0 n_wr_bk=195 bw_util=0.01042
n_activity=38178 dram_eff=0.116
bk0: 211a 422791i bk1: 108a 423428i bk2: 108a 423740i bk3: 135a 423819i bk4: 144a 423588i bk5: 96a 423468i bk6: 102a 424135i bk7: 120a 424079i bk8: 161a 422686i bk9: 207a 422399i bk10: 58a 424742i bk11: 77a 424470i bk12: 160a 422823i bk13: 193a 422785i bk14: 52a 424273i bk15: 88a 424127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691751
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = 0.377358
Bank_Level_Parallism = 1.259994
Bank_Level_Parallism_Col = 0.671323
Bank_Level_Parallism_Ready = 1.031767
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.010419 
total_CMD = 425200 
util_bw = 4430 
Wasted_Col = 10766 
Wasted_Row = 7429 
Idle = 402575 

BW Util Bottlenecks: 
RCDc_limit = 9242 
RCDWRc_limit = 228 
WTRc_limit = 532 
RTWc_limit = 646 
CCDLc_limit = 1810 
rwq = 0 
CCDLc_limit_alone = 1782 
WTRc_limit_alone = 518 
RTWc_limit_alone = 632 

Commands details: 
total_CMD = 425200 
n_nop = 421707 
Read = 2020 
Write = 0 
L2_Alloc = 0 
L2_WB = 195 
n_act = 653 
n_pre = 637 
n_ref = 94351246035616 
n_req = 2073 
total_req = 2215 

Dual Bus Interface Util: 
issued_total_row = 1290 
issued_total_col = 2215 
Row_Bus_Util =  0.003034 
CoL_Bus_Util = 0.005209 
Either_Row_CoL_Bus_Util = 0.008215 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.003435 
queue_avg = 0.039706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.039706
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=425200 n_nop=421136 n_act=783 n_pre=767 n_ref_event=0 n_req=2369 n_rd=2310 n_rd_L2_A=0 n_write=0 n_wr_bk=223 bw_util=0.01191
n_activity=41377 dram_eff=0.1224
bk0: 194a 422357i bk1: 181a 422934i bk2: 157a 423704i bk3: 107a 424062i bk4: 216a 422023i bk5: 147a 423199i bk6: 182a 422424i bk7: 151a 423042i bk8: 224a 422209i bk9: 158a 423237i bk10: 74a 423877i bk11: 41a 424777i bk12: 146a 423160i bk13: 123a 423467i bk14: 80a 424130i bk15: 129a 423535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675390
Row_Buffer_Locality_read = 0.687879
Row_Buffer_Locality_write = 0.186441
Bank_Level_Parallism = 1.318018
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011914 
total_CMD = 425200 
util_bw = 5066 
Wasted_Col = 12230 
Wasted_Row = 8452 
Idle = 399452 

BW Util Bottlenecks: 
RCDc_limit = 10758 
RCDWRc_limit = 337 
WTRc_limit = 578 
RTWc_limit = 550 
CCDLc_limit = 2286 
rwq = 0 
CCDLc_limit_alone = 2235 
WTRc_limit_alone = 549 
RTWc_limit_alone = 528 

Commands details: 
total_CMD = 425200 
n_nop = 421136 
Read = 2310 
Write = 0 
L2_Alloc = 0 
L2_WB = 223 
n_act = 783 
n_pre = 767 
n_ref = 0 
n_req = 2369 
total_req = 2533 

Dual Bus Interface Util: 
issued_total_row = 1550 
issued_total_col = 2533 
Row_Bus_Util =  0.003645 
CoL_Bus_Util = 0.005957 
Either_Row_CoL_Bus_Util = 0.009558 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.004675 
queue_avg = 0.050849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.050849
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=425200 n_nop=420097 n_act=1002 n_pre=986 n_ref_event=0 n_req=2938 n_rd=2868 n_rd_L2_A=0 n_write=0 n_wr_bk=269 bw_util=0.01476
n_activity=50088 dram_eff=0.1253
bk0: 230a 421947i bk1: 262a 422146i bk2: 205a 421469i bk3: 203a 422039i bk4: 208a 422611i bk5: 197a 422636i bk6: 154a 421834i bk7: 244a 421490i bk8: 208a 422193i bk9: 175a 422947i bk10: 81a 423755i bk11: 127a 423687i bk12: 122a 424064i bk13: 160a 423072i bk14: 121a 423216i bk15: 171a 423004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.664057
Row_Buffer_Locality_read = 0.673640
Row_Buffer_Locality_write = 0.271429
Bank_Level_Parallism = 1.386435
Bank_Level_Parallism_Col = 1.249102
Bank_Level_Parallism_Ready = 1.061412
write_to_read_ratio_blp_rw_average = 0.078585
GrpLevelPara = 1.184473 

BW Util details:
bwutil = 0.014755 
total_CMD = 425200 
util_bw = 6274 
Wasted_Col = 15532 
Wasted_Row = 10321 
Idle = 393073 

BW Util Bottlenecks: 
RCDc_limit = 13768 
RCDWRc_limit = 351 
WTRc_limit = 786 
RTWc_limit = 1134 
CCDLc_limit = 2721 
rwq = 0 
CCDLc_limit_alone = 2623 
WTRc_limit_alone = 746 
RTWc_limit_alone = 1076 

Commands details: 
total_CMD = 425200 
n_nop = 420097 
Read = 2868 
Write = 0 
L2_Alloc = 0 
L2_WB = 269 
n_act = 1002 
n_pre = 986 
n_ref = 0 
n_req = 2938 
total_req = 3137 

Dual Bus Interface Util: 
issued_total_row = 1988 
issued_total_col = 3137 
Row_Bus_Util =  0.004675 
CoL_Bus_Util = 0.007378 
Either_Row_CoL_Bus_Util = 0.012001 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.004311 
queue_avg = 0.068330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0683302
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=425200 n_nop=422181 n_act=613 n_pre=597 n_ref_event=0 n_req=1722 n_rd=1686 n_rd_L2_A=0 n_write=0 n_wr_bk=129 bw_util=0.008537
n_activity=34936 dram_eff=0.1039
bk0: 256a 421895i bk1: 161a 423107i bk2: 123a 423279i bk3: 167a 422782i bk4: 39a 424573i bk5: 38a 424586i bk6: 98a 423714i bk7: 70a 424033i bk8: 152a 423005i bk9: 139a 423144i bk10: 103a 423578i bk11: 133a 423263i bk12: 40a 424586i bk13: 37a 424902i bk14: 26a 425124i bk15: 104a 424098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.652729
Row_Buffer_Locality_read = 0.660142
Row_Buffer_Locality_write = 0.305556
Bank_Level_Parallism = 1.213511
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.035126
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.008537 
total_CMD = 425200 
util_bw = 3630 
Wasted_Col = 9965 
Wasted_Row = 7491 
Idle = 404114 

BW Util Bottlenecks: 
RCDc_limit = 8849 
RCDWRc_limit = 189 
WTRc_limit = 369 
RTWc_limit = 327 
CCDLc_limit = 1411 
rwq = 0 
CCDLc_limit_alone = 1368 
WTRc_limit_alone = 352 
RTWc_limit_alone = 301 

Commands details: 
total_CMD = 425200 
n_nop = 422181 
Read = 1686 
Write = 0 
L2_Alloc = 0 
L2_WB = 129 
n_act = 613 
n_pre = 597 
n_ref = 0 
n_req = 1722 
total_req = 1815 

Dual Bus Interface Util: 
issued_total_row = 1210 
issued_total_col = 1815 
Row_Bus_Util =  0.002846 
CoL_Bus_Util = 0.004269 
Either_Row_CoL_Bus_Util = 0.007100 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001987 
queue_avg = 0.034508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0345085
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=425200 n_nop=421623 n_act=724 n_pre=708 n_ref_event=0 n_req=2015 n_rd=1965 n_rd_L2_A=0 n_write=0 n_wr_bk=193 bw_util=0.01015
n_activity=38779 dram_eff=0.1113
bk0: 194a 422455i bk1: 196a 422794i bk2: 135a 423073i bk3: 158a 423308i bk4: 125a 423190i bk5: 74a 423979i bk6: 124a 423030i bk7: 80a 423906i bk8: 147a 423141i bk9: 127a 423241i bk10: 114a 423520i bk11: 123a 423238i bk12: 135a 423595i bk13: 93a 424084i bk14: 68a 424209i bk15: 72a 424265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.648139
Row_Buffer_Locality_read = 0.657506
Row_Buffer_Locality_write = 0.280000
Bank_Level_Parallism = 1.289454
Bank_Level_Parallism_Col = 1.165964
Bank_Level_Parallism_Ready = 1.034023
write_to_read_ratio_blp_rw_average = 0.071661
GrpLevelPara = 1.139393 

BW Util details:
bwutil = 0.010151 
total_CMD = 425200 
util_bw = 4316 
Wasted_Col = 11468 
Wasted_Row = 7915 
Idle = 401501 

BW Util Bottlenecks: 
RCDc_limit = 10226 
RCDWRc_limit = 280 
WTRc_limit = 488 
RTWc_limit = 467 
CCDLc_limit = 1867 
rwq = 0 
CCDLc_limit_alone = 1823 
WTRc_limit_alone = 456 
RTWc_limit_alone = 455 

Commands details: 
total_CMD = 425200 
n_nop = 421623 
Read = 1965 
Write = 0 
L2_Alloc = 0 
L2_WB = 193 
n_act = 724 
n_pre = 708 
n_ref = 0 
n_req = 2015 
total_req = 2158 

Dual Bus Interface Util: 
issued_total_row = 1432 
issued_total_col = 2158 
Row_Bus_Util =  0.003368 
CoL_Bus_Util = 0.005075 
Either_Row_CoL_Bus_Util = 0.008413 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.003634 
queue_avg = 0.042872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0428716
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=425200 n_nop=423028 n_act=415 n_pre=399 n_ref_event=0 n_req=1270 n_rd=1236 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.006416
n_activity=25122 dram_eff=0.1086
bk0: 150a 423465i bk1: 93a 424096i bk2: 79a 424091i bk3: 44a 424227i bk4: 102a 423579i bk5: 99a 424231i bk6: 92a 423990i bk7: 84a 424122i bk8: 52a 424594i bk9: 57a 424435i bk10: 42a 424501i bk11: 18a 424798i bk12: 57a 424621i bk13: 47a 424538i bk14: 128a 423753i bk15: 92a 424162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683465
Row_Buffer_Locality_read = 0.693366
Row_Buffer_Locality_write = 0.323529
Bank_Level_Parallism = 1.217809
Bank_Level_Parallism_Col = 1.123540
Bank_Level_Parallism_Ready = 1.025529
write_to_read_ratio_blp_rw_average = 0.095715
GrpLevelPara = 1.083489 

BW Util details:
bwutil = 0.006416 
total_CMD = 425200 
util_bw = 2728 
Wasted_Col = 6919 
Wasted_Row = 4874 
Idle = 410679 

BW Util Bottlenecks: 
RCDc_limit = 5936 
RCDWRc_limit = 171 
WTRc_limit = 165 
RTWc_limit = 373 
CCDLc_limit = 1142 
rwq = 0 
CCDLc_limit_alone = 1084 
WTRc_limit_alone = 149 
RTWc_limit_alone = 331 

Commands details: 
total_CMD = 425200 
n_nop = 423028 
Read = 1236 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 415 
n_pre = 399 
n_ref = 0 
n_req = 1270 
total_req = 1364 

Dual Bus Interface Util: 
issued_total_row = 814 
issued_total_col = 1364 
Row_Bus_Util =  0.001914 
CoL_Bus_Util = 0.003208 
Either_Row_CoL_Bus_Util = 0.005108 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.002762 
queue_avg = 0.023852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0238523
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=425200 n_nop=421616 n_act=710 n_pre=694 n_ref_event=0 n_req=2070 n_rd=2022 n_rd_L2_A=0 n_write=0 n_wr_bk=175 bw_util=0.01033
n_activity=38882 dram_eff=0.113
bk0: 205a 422451i bk1: 196a 422409i bk2: 130a 423414i bk3: 118a 423468i bk4: 97a 423739i bk5: 104a 424099i bk6: 199a 422380i bk7: 180a 422762i bk8: 146a 422829i bk9: 118a 423454i bk10: 65a 424405i bk11: 74a 423951i bk12: 57a 424535i bk13: 59a 424597i bk14: 192a 422869i bk15: 82a 423900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.663768
Row_Buffer_Locality_read = 0.673096
Row_Buffer_Locality_write = 0.270833
Bank_Level_Parallism = 1.293671
Bank_Level_Parallism_Col = 1.172443
Bank_Level_Parallism_Ready = 1.023067
write_to_read_ratio_blp_rw_average = 0.065931
GrpLevelPara = 1.133656 

BW Util details:
bwutil = 0.010334 
total_CMD = 425200 
util_bw = 4394 
Wasted_Col = 11304 
Wasted_Row = 7881 
Idle = 401621 

BW Util Bottlenecks: 
RCDc_limit = 10038 
RCDWRc_limit = 248 
WTRc_limit = 565 
RTWc_limit = 501 
CCDLc_limit = 1751 
rwq = 0 
CCDLc_limit_alone = 1675 
WTRc_limit_alone = 533 
RTWc_limit_alone = 457 

Commands details: 
total_CMD = 425200 
n_nop = 421616 
Read = 2022 
Write = 0 
L2_Alloc = 0 
L2_WB = 175 
n_act = 710 
n_pre = 694 
n_ref = 0 
n_req = 2070 
total_req = 2197 

Dual Bus Interface Util: 
issued_total_row = 1404 
issued_total_col = 2197 
Row_Bus_Util =  0.003302 
CoL_Bus_Util = 0.005167 
Either_Row_CoL_Bus_Util = 0.008429 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.004743 
queue_avg = 0.040969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.040969
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=425200 n_nop=421163 n_act=806 n_pre=790 n_ref_event=0 n_req=2274 n_rd=2207 n_rd_L2_A=0 n_write=0 n_wr_bk=241 bw_util=0.01151
n_activity=43382 dram_eff=0.1129
bk0: 204a 422227i bk1: 132a 423017i bk2: 213a 422764i bk3: 165a 422772i bk4: 112a 423587i bk5: 140a 423135i bk6: 99a 423587i bk7: 130a 422854i bk8: 100a 423783i bk9: 94a 424085i bk10: 160a 422678i bk11: 128a 423217i bk12: 145a 423319i bk13: 98a 423905i bk14: 161a 422815i bk15: 126a 423544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.652155
Row_Buffer_Locality_read = 0.661985
Row_Buffer_Locality_write = 0.328358
Bank_Level_Parallism = 1.287014
Bank_Level_Parallism_Col = 1.182180
Bank_Level_Parallism_Ready = 1.046729
write_to_read_ratio_blp_rw_average = 0.081396
GrpLevelPara = 1.139560 

BW Util details:
bwutil = 0.011515 
total_CMD = 425200 
util_bw = 4896 
Wasted_Col = 12950 
Wasted_Row = 9085 
Idle = 398269 

BW Util Bottlenecks: 
RCDc_limit = 11347 
RCDWRc_limit = 314 
WTRc_limit = 865 
RTWc_limit = 610 
CCDLc_limit = 2122 
rwq = 0 
CCDLc_limit_alone = 2027 
WTRc_limit_alone = 801 
RTWc_limit_alone = 579 

Commands details: 
total_CMD = 425200 
n_nop = 421163 
Read = 2207 
Write = 0 
L2_Alloc = 0 
L2_WB = 241 
n_act = 806 
n_pre = 790 
n_ref = 0 
n_req = 2274 
total_req = 2448 

Dual Bus Interface Util: 
issued_total_row = 1596 
issued_total_col = 2448 
Row_Bus_Util =  0.003754 
CoL_Bus_Util = 0.005757 
Either_Row_CoL_Bus_Util = 0.009494 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001734 
queue_avg = 0.051590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0515898
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=425200 n_nop=422424 n_act=560 n_pre=544 n_ref_event=0 n_req=1608 n_rd=1584 n_rd_L2_A=0 n_write=0 n_wr_bk=92 bw_util=0.007883
n_activity=32019 dram_eff=0.1047
bk0: 117a 423836i bk1: 69a 424202i bk2: 43a 425018i bk3: 47a 424674i bk4: 86a 424090i bk5: 140a 423714i bk6: 168a 422472i bk7: 203a 421784i bk8: 59a 424049i bk9: 92a 423859i bk10: 10a 425081i bk11: 16a 425078i bk12: 111a 423954i bk13: 84a 424314i bk14: 195a 422458i bk15: 144a 423195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.659826
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.208333
Bank_Level_Parallism = 1.248887
Bank_Level_Parallism_Col = 1.137309
Bank_Level_Parallism_Ready = 1.019002
write_to_read_ratio_blp_rw_average = 0.058441
GrpLevelPara = 1.114409 

BW Util details:
bwutil = 0.007883 
total_CMD = 425200 
util_bw = 3352 
Wasted_Col = 8889 
Wasted_Row = 6498 
Idle = 406461 

BW Util Bottlenecks: 
RCDc_limit = 8122 
RCDWRc_limit = 145 
WTRc_limit = 166 
RTWc_limit = 317 
CCDLc_limit = 1303 
rwq = 0 
CCDLc_limit_alone = 1271 
WTRc_limit_alone = 154 
RTWc_limit_alone = 297 

Commands details: 
total_CMD = 425200 
n_nop = 422424 
Read = 1584 
Write = 0 
L2_Alloc = 0 
L2_WB = 92 
n_act = 560 
n_pre = 544 
n_ref = 0 
n_req = 1608 
total_req = 1676 

Dual Bus Interface Util: 
issued_total_row = 1104 
issued_total_col = 1676 
Row_Bus_Util =  0.002596 
CoL_Bus_Util = 0.003942 
Either_Row_CoL_Bus_Util = 0.006529 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.001441 
queue_avg = 0.032808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0328081
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=425200 n_nop=421653 n_act=668 n_pre=652 n_ref_event=0 n_req=2077 n_rd=2011 n_rd_L2_A=0 n_write=0 n_wr_bk=231 bw_util=0.01055
n_activity=38782 dram_eff=0.1156
bk0: 177a 422606i bk1: 105a 423665i bk2: 129a 423300i bk3: 203a 423075i bk4: 106a 423630i bk5: 78a 424180i bk6: 109a 423442i bk7: 167a 423138i bk8: 26a 424703i bk9: 89a 423684i bk10: 215a 422759i bk11: 221a 422355i bk12: 70a 424790i bk13: 58a 424401i bk14: 187a 422846i bk15: 71a 424108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.685604
Row_Buffer_Locality_read = 0.695177
Row_Buffer_Locality_write = 0.393939
Bank_Level_Parallism = 1.241562
Bank_Level_Parallism_Col = 1.137178
Bank_Level_Parallism_Ready = 1.023503
write_to_read_ratio_blp_rw_average = 0.092288
GrpLevelPara = 1.107239 

BW Util details:
bwutil = 0.010546 
total_CMD = 425200 
util_bw = 4484 
Wasted_Col = 11231 
Wasted_Row = 7749 
Idle = 401736 

BW Util Bottlenecks: 
RCDc_limit = 9453 
RCDWRc_limit = 304 
WTRc_limit = 468 
RTWc_limit = 592 
CCDLc_limit = 2027 
rwq = 0 
CCDLc_limit_alone = 1977 
WTRc_limit_alone = 448 
RTWc_limit_alone = 562 

Commands details: 
total_CMD = 425200 
n_nop = 421653 
Read = 2011 
Write = 0 
L2_Alloc = 0 
L2_WB = 231 
n_act = 668 
n_pre = 652 
n_ref = 0 
n_req = 2077 
total_req = 2242 

Dual Bus Interface Util: 
issued_total_row = 1320 
issued_total_col = 2242 
Row_Bus_Util =  0.003104 
CoL_Bus_Util = 0.005273 
Either_Row_CoL_Bus_Util = 0.008342 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.004229 
queue_avg = 0.043090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0430903
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=425200 n_nop=420071 n_act=1038 n_pre=1022 n_ref_event=0 n_req=2913 n_rd=2834 n_rd_L2_A=0 n_write=0 n_wr_bk=269 bw_util=0.0146
n_activity=51007 dram_eff=0.1217
bk0: 141a 423360i bk1: 159a 423423i bk2: 185a 423246i bk3: 174a 423375i bk4: 200a 421858i bk5: 126a 423138i bk6: 280a 419854i bk7: 270a 420572i bk8: 65a 423713i bk9: 172a 423020i bk10: 159a 423198i bk11: 155a 422644i bk12: 156a 422499i bk13: 139a 423413i bk14: 218a 422029i bk15: 235a 421885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.648472
Row_Buffer_Locality_read = 0.661256
Row_Buffer_Locality_write = 0.189873
Bank_Level_Parallism = 1.418554
Bank_Level_Parallism_Col = 1.262169
Bank_Level_Parallism_Ready = 1.054917
write_to_read_ratio_blp_rw_average = 0.084845
GrpLevelPara = 1.190594 

BW Util details:
bwutil = 0.014595 
total_CMD = 425200 
util_bw = 6206 
Wasted_Col = 15388 
Wasted_Row = 10481 
Idle = 393125 

BW Util Bottlenecks: 
RCDc_limit = 13993 
RCDWRc_limit = 470 
WTRc_limit = 807 
RTWc_limit = 1076 
CCDLc_limit = 2694 
rwq = 0 
CCDLc_limit_alone = 2589 
WTRc_limit_alone = 767 
RTWc_limit_alone = 1011 

Commands details: 
total_CMD = 425200 
n_nop = 420071 
Read = 2834 
Write = 0 
L2_Alloc = 0 
L2_WB = 269 
n_act = 1038 
n_pre = 1022 
n_ref = 0 
n_req = 2913 
total_req = 3103 

Dual Bus Interface Util: 
issued_total_row = 2060 
issued_total_col = 3103 
Row_Bus_Util =  0.004845 
CoL_Bus_Util = 0.007298 
Either_Row_CoL_Bus_Util = 0.012063 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.006629 
queue_avg = 0.059318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.059318
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=425200 n_nop=423576 n_act=308 n_pre=292 n_ref_event=0 n_req=974 n_rd=955 n_rd_L2_A=0 n_write=0 n_wr_bk=72 bw_util=0.004831
n_activity=19463 dram_eff=0.1055
bk0: 25a 424829i bk1: 101a 424092i bk2: 44a 424888i bk3: 66a 424847i bk4: 33a 425128i bk5: 85a 423653i bk6: 90a 423884i bk7: 57a 424171i bk8: 41a 424407i bk9: 92a 424003i bk10: 39a 424782i bk11: 11a 425158i bk12: 61a 424641i bk13: 61a 424224i bk14: 67a 424300i bk15: 82a 424361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696099
Row_Buffer_Locality_read = 0.703665
Row_Buffer_Locality_write = 0.315789
Bank_Level_Parallism = 1.190503
Bank_Level_Parallism_Col = 1.132449
Bank_Level_Parallism_Ready = 1.022352
write_to_read_ratio_blp_rw_average = 0.066017
GrpLevelPara = 1.109204 

BW Util details:
bwutil = 0.004831 
total_CMD = 425200 
util_bw = 2054 
Wasted_Col = 5169 
Wasted_Row = 3796 
Idle = 414181 

BW Util Bottlenecks: 
RCDc_limit = 4485 
RCDWRc_limit = 109 
WTRc_limit = 194 
RTWc_limit = 222 
CCDLc_limit = 821 
rwq = 0 
CCDLc_limit_alone = 795 
WTRc_limit_alone = 178 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 425200 
n_nop = 423576 
Read = 955 
Write = 0 
L2_Alloc = 0 
L2_WB = 72 
n_act = 308 
n_pre = 292 
n_ref = 0 
n_req = 974 
total_req = 1027 

Dual Bus Interface Util: 
issued_total_row = 600 
issued_total_col = 1027 
Row_Bus_Util =  0.001411 
CoL_Bus_Util = 0.002415 
Either_Row_CoL_Bus_Util = 0.003819 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001847 
queue_avg = 0.020553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0205527

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53933, Miss = 994, Miss_rate = 0.018, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[1]: Access = 51614, Miss = 1281, Miss_rate = 0.025, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 57233, Miss = 2402, Miss_rate = 0.042, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[3]: Access = 42983, Miss = 996, Miss_rate = 0.023, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[4]: Access = 57098, Miss = 2147, Miss_rate = 0.038, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[5]: Access = 46252, Miss = 1877, Miss_rate = 0.041, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[6]: Access = 52425, Miss = 1097, Miss_rate = 0.021, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[7]: Access = 51994, Miss = 1044, Miss_rate = 0.020, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[8]: Access = 60557, Miss = 1385, Miss_rate = 0.023, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[9]: Access = 41272, Miss = 1103, Miss_rate = 0.027, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[10]: Access = 48966, Miss = 578, Miss_rate = 0.012, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[11]: Access = 47268, Miss = 1115, Miss_rate = 0.024, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[12]: Access = 46177, Miss = 1063, Miss_rate = 0.023, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[13]: Access = 54300, Miss = 1340, Miss_rate = 0.025, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[14]: Access = 44871, Miss = 959, Miss_rate = 0.021, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[15]: Access = 50374, Miss = 1969, Miss_rate = 0.039, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[16]: Access = 50400, Miss = 886, Miss_rate = 0.018, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[17]: Access = 49824, Miss = 747, Miss_rate = 0.015, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[18]: Access = 53409, Miss = 2982, Miss_rate = 0.056, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[19]: Access = 49381, Miss = 714, Miss_rate = 0.014, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[20]: Access = 52308, Miss = 2094, Miss_rate = 0.040, Pending_hits = 196, Reservation_fails = 0
L2_cache_bank[21]: Access = 56321, Miss = 1792, Miss_rate = 0.032, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[22]: Access = 51729, Miss = 952, Miss_rate = 0.018, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[23]: Access = 42228, Miss = 139, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1212917
L2_total_cache_misses = 31656
L2_total_cache_miss_rate = 0.0261
L2_total_cache_pending_hits = 2571
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 909455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2540
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14837
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269235
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 263
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7695
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 935693
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277224
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.204
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1212917
icnt_total_pkts_simt_to_mem=1212917
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 281.15
	minimum = 5
	maximum = 987
Network latency average = 70.1375
	minimum = 5
	maximum = 388
Slowest packet = 1030131
Flit latency average = 70.1375
	minimum = 5
	maximum = 388
Slowest flit = 1663664
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.350895
	minimum = 0.278712 (at node 18)
	maximum = 0.558907 (at node 5)
Accepted packet rate average = 0.350895
	minimum = 0.278712 (at node 18)
	maximum = 0.558907 (at node 5)
Injected flit rate average = 0.350895
	minimum = 0.278712 (at node 18)
	maximum = 0.558907 (at node 5)
Accepted flit rate average= 0.350895
	minimum = 0.278712 (at node 18)
	maximum = 0.558907 (at node 5)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 97.0574 (13 samples)
	minimum = 5 (13 samples)
	maximum = 554.308 (13 samples)
Network latency average = 51.7826 (13 samples)
	minimum = 5 (13 samples)
	maximum = 371.077 (13 samples)
Flit latency average = 51.7826 (13 samples)
	minimum = 5 (13 samples)
	maximum = 371.077 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.0812787 (13 samples)
	minimum = 0.0606318 (13 samples)
	maximum = 0.165072 (13 samples)
Accepted packet rate average = 0.0812787 (13 samples)
	minimum = 0.0606318 (13 samples)
	maximum = 0.165072 (13 samples)
Injected flit rate average = 0.0812787 (13 samples)
	minimum = 0.0606318 (13 samples)
	maximum = 0.165072 (13 samples)
Accepted flit rate average = 0.0812787 (13 samples)
	minimum = 0.0606318 (13 samples)
	maximum = 0.165072 (13 samples)
Injected packet size average = 1 (13 samples)
Accepted packet size average = 1 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 43 sec (103 sec)
gpgpu_simulation_rate = 201883 (inst/sec)
gpgpu_simulation_rate = 2339 (cycle/sec)
gpgpu_silicon_slowdown = 605814x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cde8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cde0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe763cddc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cfdafb2f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 8097
gpu_sim_insn = 1323702
gpu_ipc =     163.4805
gpu_tot_sim_cycle = 249110
gpu_tot_sim_insn = 22117662
gpu_tot_ipc =      88.7867
gpu_tot_issued_cta = 1792
gpu_occupancy = 74.2654% 
gpu_tot_occupancy = 68.5217% 
max_total_param_size = 0
gpu_stall_dramfull = 12558
gpu_stall_icnt2sh    = 12553
partiton_level_parallism =       1.2647
partiton_level_parallism_total  =       4.9101
partiton_level_parallism_util =       3.9521
partiton_level_parallism_util_total  =       9.2209
L2_BW  =      57.3450 GB/Sec
L2_BW_total  =     222.6439 GB/Sec
gpu_total_sim_rate=208657

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1167, 826, 937, 1089, 871, 1201, 706, 1023, 1135, 1233, 1112, 958, 949, 1267, 869, 981, 1001, 997, 1142, 1079, 1300, 1398, 1057, 1398, 1001, 991, 1069, 1354, 914, 1134, 1200, 1078, 937, 1057, 883, 773, 1069, 1047, 784, 740, 1003, 751, 760, 1036, 1156, 1036, 1004, 949, 911, 1120, 1043, 989, 1022, 966, 1526, 835, 1165, 1042, 1061, 1110, 1186, 1055, 1185, 1087, 
gpgpu_n_tot_thrd_icount = 57485600
gpgpu_n_tot_w_icount = 1796425
gpgpu_n_stall_shd_mem = 1302963
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 937741
gpgpu_n_mem_write_global = 285416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 805487
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3251716	W0_Idle:1653196	W0_Scoreboard:7437743	W1:392777	W2:190608	W3:134723	W4:109058	W5:84019	W6:56624	W7:40107	W8:25994	W9:20103	W10:17217	W11:17927	W12:19348	W13:22458	W14:22054	W15:24801	W16:22228	W17:18569	W18:13936	W19:8154	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
single_issue_nums: WS0:404684	WS1:404683	WS2:405238	WS3:408540	
dual_issue_nums: WS0:21652	WS1:21634	WS2:21565	WS3:21789	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7501928 {8:937741,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11416640 {40:285416,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37509640 {40:937741,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2283328 {8:285416,}
maxmflatency = 1923 
max_icnt2mem_latency = 1794 
maxmrqlatency = 102 
max_icnt2sh_latency = 532 
averagemflatency = 568 
avg_icnt2mem_latency = 396 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 45 
mrq_lat_table:17068 	259 	336 	1771 	4718 	304 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	319382 	200910 	637411 	65454 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	95408 	85757 	46036 	54649 	53350 	81895 	231418 	567606 	7038 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	333018 	420318 	197580 	98901 	57541 	49106 	66177 	516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	183 	58 	113 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         8        17        16        21         7        16        45         7        23        13        17        12        13         7        26 
dram[1]:        13        14        16        15        18        11        10        10        14        10        11        10         7        11        12        10 
dram[2]:        15        17        21         7        22        17         6        21        14        11        12        13        21        18        15        13 
dram[3]:        11         6        10        14         8         6        11         5        10        15        12        12         5         9        12        17 
dram[4]:        11        13         6        12         9         8        14        13        10        11         8         9        14        12        19        10 
dram[5]:        11        20         7         9         8        11        23        17         8         6         5         4        16        10        13        16 
dram[6]:        14        12        14        12        13        17        13        16        14         9        16         7        11        13        13         7 
dram[7]:        19        17        17        10        15        18        10         7         8        15        11         7        13         8        10        17 
dram[8]:        11        14        19         7         8        12         9        12         4         9         0         6        10        13        11         8 
dram[9]:        34         6        10        14        10        21         8        19         6         7        23        17         4         8        14         9 
dram[10]:        13        12        17        13         9        10        16        12         8        15        17         8         7        10        17        17 
dram[11]:         6        16        13        32        22        10         9         6         6         8        24         0         8         9         9        12 
maximum service time to same row:
dram[0]:      7997     11360     13630      9232      9643      9043     11247     20691      6337      6287     11123     18231      7057      6376     17150      8277 
dram[1]:      8725      7263     13606     17868      8300     10464     10420     10570      7065     12308     10299      7066      6993      7123     13959     13083 
dram[2]:      9798      9477     13804     16516      9729     12742     15160     21155      9697      7116      7888     16104     21955     18535      9062      9339 
dram[3]:      6428      7279     13892      7725     12747     34506      9974     11114      7404      6926      8634     12336      7594     21907     40685      8211 
dram[4]:      6412      6973     22497      6505     10647     15413     11348     11059     17374     17102     10101     17029      8099      7140     20819     17145 
dram[5]:     13166      9570      6438      7334     11233     17928     11461     11667      8789      7579      7082      8634     24767     11642     13164     10794 
dram[6]:      8814     12815     12107     12653     19673     21374     12453      7010      7826      6983      9072      9493     21119     16336      7070     16506 
dram[7]:      7123     12524      6661     12216     17859      8124      6285      9455      7541      7770      6642      6828     13905      7538      6969      7146 
dram[8]:     11922     10245     35145     22566     13097     16067      9413     10186     11507      8632      9276     16925      8682      9168      7225     14667 
dram[9]:      6062     22066      7219     13249     13339     22140      7129     22588     26738      6985     16619      7087     21794      7782      6959     14940 
dram[10]:     11528      7625     11086     15163      7551      9262      7770      6308      7176      6877     12359      6211      6918      9203      6997     12346 
dram[11]:     21030      7105     29541     29576     51167     23291     10516     15333     22724     10190     27244      9377     15784      7201      7165     14554 
average row accesses per activate:
dram[0]:  3.296875  2.422222  3.484848  5.178571  3.441860  2.325581  4.115385  4.535714  2.367647  2.797297  6.444445  4.052631  2.639344  3.079365  2.947368  5.500000 
dram[1]:  2.578947  3.137931  5.419355  4.307693  2.810127  2.759259  2.728571  2.907408  3.027027  3.434783  2.935484  5.666667  2.773585  2.860465  3.480000  3.069767 
dram[2]:  2.797619  3.275000  2.534884  2.849315  3.435484  3.423729  2.049383  2.919540  2.958333  3.301887  3.482759  3.341463  4.357143  2.909091  2.680851  3.240741 
dram[3]:  2.954545  3.215686  2.822222  3.017241  3.909091  3.583333  2.475000  2.187500  2.576271  2.482143  2.780488  2.660000  3.000000  4.875000 13.000000  3.250000 
dram[4]:  2.760563  3.030769  2.472727  3.468085  2.509804  2.642857  2.566038  3.137931  2.714286  2.588235  2.651163  2.365385  3.375000  3.206897  3.800000  3.666667 
dram[5]:  3.511628  3.880000  2.758621  2.000000  2.725000  4.478261  3.275862  3.185185  3.800000  2.850000  2.210526  2.545455  3.562500  2.578947  3.638889  3.241379 
dram[6]:  2.901408  2.726027  3.729730  3.205128  2.971429  4.230769  2.680000  2.967213  2.475410  2.878049  4.062500  2.393939  4.357143  3.705882  3.129032  2.243243 
dram[7]:  2.878378  2.800000  3.532258  2.830508  2.925000  3.060000  2.810811  2.385965  2.857143  3.714286  2.462687  2.327273  3.355556  3.093750  2.688524  3.097561 
dram[8]:  3.656250  2.760000 11.000000  3.769231  2.966667  3.789474  2.408451  2.379310  2.107143  2.787879 10.000000  4.000000  3.171429  4.000000  2.675676  2.900000 
dram[9]:  3.649123  2.743590  2.632653  3.923077  3.166667  3.727273  2.456522  3.207547  2.909091  2.820513  3.571429  3.189189 11.666667  2.761905  3.032258  2.571429 
dram[10]:  3.743590  3.312500  3.816327  3.666667  2.705128  2.978261  2.236641  2.410256  2.343750  3.640000  3.280000  2.388060  2.343284  3.021739  2.911392  2.926829 
dram[11]:  2.777778  3.482759  6.428571  8.500000 16.500000  2.384615  2.705882  2.230769  1.863636  2.967742  5.571429 11.000000  5.250000  2.423077  3.090909  3.904762 
average row locality = 24471/8139 = 3.006635
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       211       108       108       135       144        96       102       120       161       207        58        77       160       193        52        88 
dram[1]:       194       181       157       107       216       147       182       151       224       158        86        49       146       123        80       129 
dram[2]:       230       262       205       203       208       197       154       244       212       175        97       135       122       160       121       171 
dram[3]:       256       161       123       167        39        38        98        70       152       139       111       133        40        37        26       104 
dram[4]:       194       196       135       158       125        74       124        80       151       131       114       123       135        93        68        72 
dram[5]:       150        93        79        44       102        99        92        84        56        57        42        26        57        47       128        92 
dram[6]:       205       196       130       118        97       104       199       180       150       118        65        78        57        59       192        82 
dram[7]:       204       132       213       165       112       140        99       130       100       102       164       128       145        98       161       126 
dram[8]:       117        69        43        47        86       140       168       203        59        92        10        16       111        84       195       144 
dram[9]:       177       105       129       203       106        78       109       167        30       105       223       233        70        58       187        71 
dram[10]:       141       159       185       174       200       126       280       270        73       180       163       159       156       139       218       235 
dram[11]:        25       101        44        66        33        85        90        57        41        92        39        11        61        61        67        82 
total dram reads = 23858
bank skew: 280/10 = 28.00
chip skew: 2896/955 = 3.03
number of total write accesses:
dram[0]:         0         4        25        34        16        16        20        24         0         0         0         0         4         4        13        43 
dram[1]:         8         4        41        17        22         8        32        24         0         0        20         8         4         0        27        12 
dram[2]:        17         0        45        19        20        20        48        40         4         0        16         8         0         0        20        16 
dram[3]:        16        10        14        28        12        20         4         0         0         0        12         0         5         8         0         0 
dram[4]:         8         4         4        20        10         0        48        44         4         4         0         0         0         0        28        19 
dram[5]:         4        11         4         8        27        16        12         8         4         0         0         8         0         6        12         8 
dram[6]:         4        12        25        22        27        24         8         4         4         0         0         4        15        14         8         4 
dram[7]:        33        30        17         8        20        45        20        21         0         8         4         0        21         4        10         4 
dram[8]:         0         0         4         8        12        16        12        14         0         0         0         0         0        16        10         4 
dram[9]:        95         7         0         4        29        16        16        12         8        20         8        12         0         0         4         4 
dram[10]:        14         0         8         8        38        38        40        40         8         8         4         4         4         0        41        18 
dram[11]:         0         0         4         5         0        31         8         4         0         0         0         0         8         8         4         0 
total dram writes = 2249
min_bank_accesses = 0!
chip skew: 273/72 = 3.79
average mf latency per bank:
dram[0]:      12371     22565     20005     14806     13247     22345     18990     16107     26998     17306    134118     94428     39491     23586     31658     17257
dram[1]:      16256     14774     15180     20726     13246     16367     12925     12375     17210     24510     84385     70459     43496     60376     19539     14213
dram[2]:      13114      9694     11310     12995     11760     13806     13152     10647     20284     24010     79336     48634     35630     37196     16975     13326
dram[3]:      10328     15489     21178     13736     43409     46808     23294     29504     23916     28353     51083     47752    131396    133295     86698     22105
dram[4]:      15106     21541     22299     18729     18327     37994     15671     29105     35071     34579     60390     96055     61911     91632     24528     25539
dram[5]:      16335     31106     24445     42928     19545     16792     26178     28244     61188     60156    103301    126775    105100     87470     15115     29190
dram[6]:      14475     14960     16726     18495     20135     16470     11496     12992     66763     31480     46362     61730     61789     70720     12887     25556
dram[7]:      12360     18431     11093     12586     18192     15808     21372     15665     34080     35765     39537     28125     22977     36349     14793     17453
dram[8]:      25020     41831     38680     52250     28841     15847     12784     11670     68865     54762    449544    380377     31967     53294     10039     15538
dram[9]:       9459     22507     19349     11071     21300     22671     18385     15921     83402     30075     26679     25639     75870    117695     14158     22042
dram[10]:      21971     19329     15805     13980     11439     15962      8978      6862     53930     20950     33220     47182     46029     40871     10102     11194
dram[11]:      77244     22463     48379     35609     50811     21416     21057     41576     76968     36679    139917    475234     80840     74354     34957     27940
maximum mf latency per bank:
dram[0]:       1203      1281      1254      1212      1218      1605      1496      1743      1847      1918      1822      1870      1838      1589      1295      1299
dram[1]:       1319      1301      1304      1301      1318      1309      1755      1845      1882      1918      1817      1787      1787      1751      1329      1309
dram[2]:       1428      1345      1493      1409      1490      1509      1417      1644      1918      1847      1824      1785      1566      1561      1411      1428
dram[3]:       1025      1046      1102      1062      1354      1040      1799      1775      1923      1850      1859      1921      1698      1556      1008      1030
dram[4]:       1683      1620      1668      1632      1621      1674      1691      1647      1868      1857      1859      1822      1690      1801      1640      1688
dram[5]:       1049      1011      1177      1077      1223      1020      1354      1221      1917      1918      1882      1865      1531      1869      1197      1029
dram[6]:       1064      1039      1164      1058      1222      1005      1680      1838      1922      1847      1858      1923      1906      1867      1122      1018
dram[7]:       1070      1173      1104      1058      1172      1022      1203      1396      1916      1874      1877      1778      1835      1709      1089      1075
dram[8]:       1017      1175      1049      1051      1142      1211      1685      1698      1918      1916      1833      1858      1669      1879      1147      1053
dram[9]:       1036      1062      1014      1099      1155      1226      1524      1716      1871      1866      1870      1862      1457      1773      1073      1076
dram[10]:       1139      1175      1140      1159      1586      1098      1867      1253      1820      1845      1921      1865      1828      1858      1145      1168
dram[11]:       1007      1026      1023      1057      1039      1047      1148      1543      1850      1923      1862      1877      1692      1698      1007      1066
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=439484 n_nop=435979 n_act=655 n_pre=639 n_ref_event=94351246035616 n_req=2075 n_rd=2020 n_rd_L2_A=0 n_write=0 n_wr_bk=203 bw_util=0.01012
n_activity=38314 dram_eff=0.116
bk0: 211a 437075i bk1: 108a 437712i bk2: 108a 438024i bk3: 135a 438103i bk4: 144a 437872i bk5: 96a 437754i bk6: 102a 438383i bk7: 120a 438325i bk8: 161a 436968i bk9: 207a 436682i bk10: 58a 439025i bk11: 77a 438754i bk12: 160a 437107i bk13: 193a 437069i bk14: 52a 438557i bk15: 88a 438411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691084
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = 0.363636
Bank_Level_Parallism = 1.259084
Bank_Level_Parallism_Col = 0.671323
Bank_Level_Parallism_Ready = 1.031654
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.010116 
total_CMD = 439484 
util_bw = 4446 
Wasted_Col = 10796 
Wasted_Row = 7461 
Idle = 416781 

BW Util Bottlenecks: 
RCDc_limit = 9242 
RCDWRc_limit = 246 
WTRc_limit = 532 
RTWc_limit = 646 
CCDLc_limit = 1822 
rwq = 0 
CCDLc_limit_alone = 1794 
WTRc_limit_alone = 518 
RTWc_limit_alone = 632 

Commands details: 
total_CMD = 439484 
n_nop = 435979 
Read = 2020 
Write = 0 
L2_Alloc = 0 
L2_WB = 203 
n_act = 655 
n_pre = 639 
n_ref = 94351246035616 
n_req = 2075 
total_req = 2223 

Dual Bus Interface Util: 
issued_total_row = 1294 
issued_total_col = 2223 
Row_Bus_Util =  0.002944 
CoL_Bus_Util = 0.005058 
Either_Row_CoL_Bus_Util = 0.007975 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.003424 
queue_avg = 0.038416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0384155
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=439484 n_nop=435390 n_act=786 n_pre=770 n_ref_event=0 n_req=2390 n_rd=2330 n_rd_L2_A=0 n_write=0 n_wr_bk=227 bw_util=0.01164
n_activity=41661 dram_eff=0.1228
bk0: 194a 436641i bk1: 181a 437218i bk2: 157a 437988i bk3: 107a 438347i bk4: 216a 436308i bk5: 147a 437484i bk6: 182a 436672i bk7: 151a 437326i bk8: 224a 436494i bk9: 158a 437522i bk10: 86a 438114i bk11: 49a 439014i bk12: 146a 437442i bk13: 123a 437749i bk14: 80a 438412i bk15: 129a 437817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.676987
Row_Buffer_Locality_read = 0.689700
Row_Buffer_Locality_write = 0.183333
Bank_Level_Parallism = 1.316092
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.041277
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011636 
total_CMD = 439484 
util_bw = 5114 
Wasted_Col = 12299 
Wasted_Row = 8500 
Idle = 413571 

BW Util Bottlenecks: 
RCDc_limit = 10790 
RCDWRc_limit = 346 
WTRc_limit = 578 
RTWc_limit = 550 
CCDLc_limit = 2314 
rwq = 0 
CCDLc_limit_alone = 2263 
WTRc_limit_alone = 549 
RTWc_limit_alone = 528 

Commands details: 
total_CMD = 439484 
n_nop = 435390 
Read = 2330 
Write = 0 
L2_Alloc = 0 
L2_WB = 227 
n_act = 786 
n_pre = 770 
n_ref = 0 
n_req = 2390 
total_req = 2557 

Dual Bus Interface Util: 
issued_total_row = 1556 
issued_total_col = 2557 
Row_Bus_Util =  0.003541 
CoL_Bus_Util = 0.005818 
Either_Row_CoL_Bus_Util = 0.009315 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.004641 
queue_avg = 0.049249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0492487
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=439484 n_nop=434341 n_act=1006 n_pre=990 n_ref_event=0 n_req=2967 n_rd=2896 n_rd_L2_A=0 n_write=0 n_wr_bk=273 bw_util=0.01442
n_activity=50363 dram_eff=0.1258
bk0: 230a 436231i bk1: 262a 436431i bk2: 205a 435756i bk3: 203a 436326i bk4: 208a 436898i bk5: 197a 436923i bk6: 154a 436121i bk7: 244a 435704i bk8: 212a 436435i bk9: 175a 437231i bk10: 97a 437995i bk11: 135a 437920i bk12: 122a 438342i bk13: 160a 437350i bk14: 121a 437495i bk15: 171a 437286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.665993
Row_Buffer_Locality_read = 0.675760
Row_Buffer_Locality_write = 0.267606
Bank_Level_Parallism = 1.385937
Bank_Level_Parallism_Col = 1.248731
Bank_Level_Parallism_Ready = 1.060796
write_to_read_ratio_blp_rw_average = 0.080251
GrpLevelPara = 1.183797 

BW Util details:
bwutil = 0.014421 
total_CMD = 439484 
util_bw = 6338 
Wasted_Col = 15621 
Wasted_Row = 10358 
Idle = 407167 

BW Util Bottlenecks: 
RCDc_limit = 13810 
RCDWRc_limit = 355 
WTRc_limit = 792 
RTWc_limit = 1160 
CCDLc_limit = 2761 
rwq = 0 
CCDLc_limit_alone = 2657 
WTRc_limit_alone = 752 
RTWc_limit_alone = 1096 

Commands details: 
total_CMD = 439484 
n_nop = 434341 
Read = 2896 
Write = 0 
L2_Alloc = 0 
L2_WB = 273 
n_act = 1006 
n_pre = 990 
n_ref = 0 
n_req = 2967 
total_req = 3169 

Dual Bus Interface Util: 
issued_total_row = 1996 
issued_total_col = 3169 
Row_Bus_Util =  0.004542 
CoL_Bus_Util = 0.007211 
Either_Row_CoL_Bus_Util = 0.011702 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.004278 
queue_avg = 0.066512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0665121
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=439484 n_nop=436455 n_act=614 n_pre=598 n_ref_event=0 n_req=1730 n_rd=1694 n_rd_L2_A=0 n_write=0 n_wr_bk=129 bw_util=0.008296
n_activity=35030 dram_eff=0.1041
bk0: 256a 436179i bk1: 161a 437391i bk2: 123a 437563i bk3: 167a 437066i bk4: 39a 438857i bk5: 38a 438870i bk6: 98a 437998i bk7: 70a 438317i bk8: 152a 437289i bk9: 139a 437429i bk10: 111a 437816i bk11: 133a 437546i bk12: 40a 438869i bk13: 37a 439186i bk14: 26a 439408i bk15: 104a 438382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.653757
Row_Buffer_Locality_read = 0.661157
Row_Buffer_Locality_write = 0.305556
Bank_Level_Parallism = 1.212945
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.034973
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.008296 
total_CMD = 439484 
util_bw = 3646 
Wasted_Col = 9992 
Wasted_Row = 7507 
Idle = 418339 

BW Util Bottlenecks: 
RCDc_limit = 8865 
RCDWRc_limit = 189 
WTRc_limit = 369 
RTWc_limit = 327 
CCDLc_limit = 1422 
rwq = 0 
CCDLc_limit_alone = 1379 
WTRc_limit_alone = 352 
RTWc_limit_alone = 301 

Commands details: 
total_CMD = 439484 
n_nop = 436455 
Read = 1694 
Write = 0 
L2_Alloc = 0 
L2_WB = 129 
n_act = 614 
n_pre = 598 
n_ref = 0 
n_req = 1730 
total_req = 1823 

Dual Bus Interface Util: 
issued_total_row = 1212 
issued_total_col = 1823 
Row_Bus_Util =  0.002758 
CoL_Bus_Util = 0.004148 
Either_Row_CoL_Bus_Util = 0.006892 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001981 
queue_avg = 0.033551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0335507
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=439484 n_nop=435895 n_act=726 n_pre=710 n_ref_event=0 n_req=2023 n_rd=1973 n_rd_L2_A=0 n_write=0 n_wr_bk=193 bw_util=0.009857
n_activity=38855 dram_eff=0.1115
bk0: 194a 436739i bk1: 196a 437078i bk2: 135a 437357i bk3: 158a 437592i bk4: 125a 437474i bk5: 74a 438263i bk6: 124a 437314i bk7: 80a 438190i bk8: 151a 437384i bk9: 131a 437481i bk10: 114a 437803i bk11: 123a 437522i bk12: 135a 437879i bk13: 93a 438368i bk14: 68a 438493i bk15: 72a 438549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.648542
Row_Buffer_Locality_read = 0.657881
Row_Buffer_Locality_write = 0.280000
Bank_Level_Parallism = 1.290375
Bank_Level_Parallism_Col = 1.166924
Bank_Level_Parallism_Ready = 1.034356
write_to_read_ratio_blp_rw_average = 0.071470
GrpLevelPara = 1.140423 

BW Util details:
bwutil = 0.009857 
total_CMD = 439484 
util_bw = 4332 
Wasted_Col = 11492 
Wasted_Row = 7931 
Idle = 415729 

BW Util Bottlenecks: 
RCDc_limit = 10254 
RCDWRc_limit = 280 
WTRc_limit = 488 
RTWc_limit = 467 
CCDLc_limit = 1875 
rwq = 0 
CCDLc_limit_alone = 1831 
WTRc_limit_alone = 456 
RTWc_limit_alone = 455 

Commands details: 
total_CMD = 439484 
n_nop = 435895 
Read = 1973 
Write = 0 
L2_Alloc = 0 
L2_WB = 193 
n_act = 726 
n_pre = 710 
n_ref = 0 
n_req = 2023 
total_req = 2166 

Dual Bus Interface Util: 
issued_total_row = 1436 
issued_total_col = 2166 
Row_Bus_Util =  0.003267 
CoL_Bus_Util = 0.004929 
Either_Row_CoL_Bus_Util = 0.008166 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.003622 
queue_avg = 0.041863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0418627
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=439484 n_nop=437296 n_act=417 n_pre=401 n_ref_event=0 n_req=1282 n_rd=1248 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.006262
n_activity=25264 dram_eff=0.1089
bk0: 150a 437749i bk1: 93a 438380i bk2: 79a 438376i bk3: 44a 438512i bk4: 102a 437864i bk5: 99a 438516i bk6: 92a 438275i bk7: 84a 438407i bk8: 56a 438837i bk9: 57a 438718i bk10: 42a 438784i bk11: 26a 439028i bk12: 57a 438903i bk13: 47a 438821i bk14: 128a 438036i bk15: 92a 438445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.684867
Row_Buffer_Locality_read = 0.694712
Row_Buffer_Locality_write = 0.323529
Bank_Level_Parallism = 1.216154
Bank_Level_Parallism_Col = 1.122510
Bank_Level_Parallism_Ready = 1.025307
write_to_read_ratio_blp_rw_average = 0.094917
GrpLevelPara = 1.082793 

BW Util details:
bwutil = 0.006262 
total_CMD = 439484 
util_bw = 2752 
Wasted_Col = 6971 
Wasted_Row = 4906 
Idle = 424855 

BW Util Bottlenecks: 
RCDc_limit = 5968 
RCDWRc_limit = 171 
WTRc_limit = 165 
RTWc_limit = 373 
CCDLc_limit = 1162 
rwq = 0 
CCDLc_limit_alone = 1104 
WTRc_limit_alone = 149 
RTWc_limit_alone = 331 

Commands details: 
total_CMD = 439484 
n_nop = 437296 
Read = 1248 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 417 
n_pre = 401 
n_ref = 0 
n_req = 1282 
total_req = 1376 

Dual Bus Interface Util: 
issued_total_row = 818 
issued_total_col = 1376 
Row_Bus_Util =  0.001861 
CoL_Bus_Util = 0.003131 
Either_Row_CoL_Bus_Util = 0.004979 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.002742 
queue_avg = 0.023635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0236345
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=439484 n_nop=435888 n_act=712 n_pre=696 n_ref_event=0 n_req=2078 n_rd=2030 n_rd_L2_A=0 n_write=0 n_wr_bk=175 bw_util=0.01003
n_activity=39020 dram_eff=0.113
bk0: 205a 436735i bk1: 196a 436693i bk2: 130a 437698i bk3: 118a 437752i bk4: 97a 438024i bk5: 104a 438384i bk6: 199a 436665i bk7: 180a 437047i bk8: 150a 437072i bk9: 118a 437737i bk10: 65a 438688i bk11: 78a 438199i bk12: 57a 438817i bk13: 59a 438880i bk14: 192a 437153i bk15: 82a 438184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.664100
Row_Buffer_Locality_read = 0.673399
Row_Buffer_Locality_write = 0.270833
Bank_Level_Parallism = 1.292585
Bank_Level_Parallism_Col = 1.171832
Bank_Level_Parallism_Ready = 1.022983
write_to_read_ratio_blp_rw_average = 0.065697
GrpLevelPara = 1.133182 

BW Util details:
bwutil = 0.010034 
total_CMD = 439484 
util_bw = 4410 
Wasted_Col = 11344 
Wasted_Row = 7913 
Idle = 415817 

BW Util Bottlenecks: 
RCDc_limit = 10070 
RCDWRc_limit = 248 
WTRc_limit = 565 
RTWc_limit = 501 
CCDLc_limit = 1759 
rwq = 0 
CCDLc_limit_alone = 1683 
WTRc_limit_alone = 533 
RTWc_limit_alone = 457 

Commands details: 
total_CMD = 439484 
n_nop = 435888 
Read = 2030 
Write = 0 
L2_Alloc = 0 
L2_WB = 175 
n_act = 712 
n_pre = 696 
n_ref = 0 
n_req = 2078 
total_req = 2205 

Dual Bus Interface Util: 
issued_total_row = 1408 
issued_total_col = 2205 
Row_Bus_Util =  0.003204 
CoL_Bus_Util = 0.005017 
Either_Row_CoL_Bus_Util = 0.008182 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.004727 
queue_avg = 0.039854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0398536
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=439484 n_nop=435427 n_act=808 n_pre=792 n_ref_event=0 n_req=2287 n_rd=2219 n_rd_L2_A=0 n_write=0 n_wr_bk=245 bw_util=0.01121
n_activity=43560 dram_eff=0.1131
bk0: 204a 436509i bk1: 132a 437300i bk2: 213a 437047i bk3: 165a 437058i bk4: 112a 437873i bk5: 140a 437409i bk6: 99a 437873i bk7: 130a 437140i bk8: 100a 438069i bk9: 102a 438324i bk10: 164a 436920i bk11: 128a 437499i bk12: 145a 437601i bk13: 98a 438187i bk14: 161a 437097i bk15: 126a 437826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.653258
Row_Buffer_Locality_read = 0.662911
Row_Buffer_Locality_write = 0.338235
Bank_Level_Parallism = 1.285780
Bank_Level_Parallism_Col = 1.181300
Bank_Level_Parallism_Ready = 1.046427
write_to_read_ratio_blp_rw_average = 0.081808
GrpLevelPara = 1.138885 

BW Util details:
bwutil = 0.011213 
total_CMD = 439484 
util_bw = 4928 
Wasted_Col = 13004 
Wasted_Row = 9117 
Idle = 412435 

BW Util Bottlenecks: 
RCDc_limit = 11379 
RCDWRc_limit = 314 
WTRc_limit = 865 
RTWc_limit = 610 
CCDLc_limit = 2144 
rwq = 0 
CCDLc_limit_alone = 2049 
WTRc_limit_alone = 801 
RTWc_limit_alone = 579 

Commands details: 
total_CMD = 439484 
n_nop = 435427 
Read = 2219 
Write = 0 
L2_Alloc = 0 
L2_WB = 245 
n_act = 808 
n_pre = 792 
n_ref = 0 
n_req = 2287 
total_req = 2464 

Dual Bus Interface Util: 
issued_total_row = 1600 
issued_total_col = 2464 
Row_Bus_Util =  0.003641 
CoL_Bus_Util = 0.005607 
Either_Row_CoL_Bus_Util = 0.009231 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001725 
queue_avg = 0.050182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0501816
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=439484 n_nop=436704 n_act=560 n_pre=544 n_ref_event=0 n_req=1609 n_rd=1584 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.007645
n_activity=32046 dram_eff=0.1048
bk0: 117a 438120i bk1: 69a 438486i bk2: 43a 439302i bk3: 47a 438958i bk4: 86a 438374i bk5: 140a 437986i bk6: 168a 436756i bk7: 203a 436068i bk8: 59a 438333i bk9: 92a 438143i bk10: 10a 439365i bk11: 16a 439362i bk12: 111a 438238i bk13: 84a 438598i bk14: 195a 436742i bk15: 144a 437479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660037
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.240000
Bank_Level_Parallism = 1.248708
Bank_Level_Parallism_Col = 1.137146
Bank_Level_Parallism_Ready = 1.018957
write_to_read_ratio_blp_rw_average = 0.059561
GrpLevelPara = 1.114273 

BW Util details:
bwutil = 0.007645 
total_CMD = 439484 
util_bw = 3360 
Wasted_Col = 8895 
Wasted_Row = 6498 
Idle = 420731 

BW Util Bottlenecks: 
RCDc_limit = 8122 
RCDWRc_limit = 145 
WTRc_limit = 166 
RTWc_limit = 317 
CCDLc_limit = 1309 
rwq = 0 
CCDLc_limit_alone = 1277 
WTRc_limit_alone = 154 
RTWc_limit_alone = 297 

Commands details: 
total_CMD = 439484 
n_nop = 436704 
Read = 1584 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 560 
n_pre = 544 
n_ref = 0 
n_req = 1609 
total_req = 1680 

Dual Bus Interface Util: 
issued_total_row = 1104 
issued_total_col = 1680 
Row_Bus_Util =  0.002512 
CoL_Bus_Util = 0.003823 
Either_Row_CoL_Bus_Util = 0.006326 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.001439 
queue_avg = 0.031742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0317418
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=439484 n_nop=435883 n_act=673 n_pre=657 n_ref_event=0 n_req=2118 n_rd=2051 n_rd_L2_A=0 n_write=0 n_wr_bk=235 bw_util=0.0104
n_activity=39096 dram_eff=0.1169
bk0: 177a 436891i bk1: 105a 437950i bk2: 129a 437585i bk3: 203a 437360i bk4: 106a 437915i bk5: 78a 438465i bk6: 109a 437690i bk7: 167a 437422i bk8: 30a 438950i bk9: 105a 437909i bk10: 223a 436995i bk11: 233a 436579i bk12: 70a 439071i bk13: 58a 438683i bk14: 187a 437130i bk15: 71a 438392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689330
Row_Buffer_Locality_read = 0.699171
Row_Buffer_Locality_write = 0.388060
Bank_Level_Parallism = 1.242212
Bank_Level_Parallism_Col = 1.137773
Bank_Level_Parallism_Ready = 1.025228
write_to_read_ratio_blp_rw_average = 0.092746
GrpLevelPara = 1.108165 

BW Util details:
bwutil = 0.010403 
total_CMD = 439484 
util_bw = 4572 
Wasted_Col = 11321 
Wasted_Row = 7795 
Idle = 415796 

BW Util Bottlenecks: 
RCDc_limit = 9507 
RCDWRc_limit = 313 
WTRc_limit = 468 
RTWc_limit = 592 
CCDLc_limit = 2060 
rwq = 0 
CCDLc_limit_alone = 2010 
WTRc_limit_alone = 448 
RTWc_limit_alone = 562 

Commands details: 
total_CMD = 439484 
n_nop = 435883 
Read = 2051 
Write = 0 
L2_Alloc = 0 
L2_WB = 235 
n_act = 673 
n_pre = 657 
n_ref = 0 
n_req = 2118 
total_req = 2286 

Dual Bus Interface Util: 
issued_total_row = 1330 
issued_total_col = 2286 
Row_Bus_Util =  0.003026 
CoL_Bus_Util = 0.005202 
Either_Row_CoL_Bus_Util = 0.008194 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.004166 
queue_avg = 0.041872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0418718
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=439484 n_nop=434317 n_act=1043 n_pre=1027 n_ref_event=0 n_req=2938 n_rd=2858 n_rd_L2_A=0 n_write=0 n_wr_bk=273 bw_util=0.01425
n_activity=51337 dram_eff=0.122
bk0: 141a 437643i bk1: 159a 437707i bk2: 185a 437531i bk3: 174a 437661i bk4: 200a 436145i bk5: 126a 437425i bk6: 280a 434141i bk7: 270a 434821i bk8: 73a 437956i bk9: 180a 437250i bk10: 163a 437438i bk11: 159a 436883i bk12: 156a 436778i bk13: 139a 437694i bk14: 218a 436312i bk15: 235a 436168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.649762
Row_Buffer_Locality_read = 0.662701
Row_Buffer_Locality_write = 0.187500
Bank_Level_Parallism = 1.416766
Bank_Level_Parallism_Col = 1.261025
Bank_Level_Parallism_Ready = 1.054430
write_to_read_ratio_blp_rw_average = 0.085314
GrpLevelPara = 1.189957 

BW Util details:
bwutil = 0.014249 
total_CMD = 439484 
util_bw = 6262 
Wasted_Col = 15483 
Wasted_Row = 10545 
Idle = 407194 

BW Util Bottlenecks: 
RCDc_limit = 14049 
RCDWRc_limit = 479 
WTRc_limit = 807 
RTWc_limit = 1076 
CCDLc_limit = 2732 
rwq = 0 
CCDLc_limit_alone = 2627 
WTRc_limit_alone = 767 
RTWc_limit_alone = 1011 

Commands details: 
total_CMD = 439484 
n_nop = 434317 
Read = 2858 
Write = 0 
L2_Alloc = 0 
L2_WB = 273 
n_act = 1043 
n_pre = 1027 
n_ref = 0 
n_req = 2938 
total_req = 3131 

Dual Bus Interface Util: 
issued_total_row = 2070 
issued_total_col = 3131 
Row_Bus_Util =  0.004710 
CoL_Bus_Util = 0.007124 
Either_Row_CoL_Bus_Util = 0.011757 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.006580 
queue_avg = 0.058186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0581864
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=439484 n_nop=437860 n_act=308 n_pre=292 n_ref_event=0 n_req=974 n_rd=955 n_rd_L2_A=0 n_write=0 n_wr_bk=72 bw_util=0.004674
n_activity=19463 dram_eff=0.1055
bk0: 25a 439113i bk1: 101a 438376i bk2: 44a 439172i bk3: 66a 439131i bk4: 33a 439412i bk5: 85a 437937i bk6: 90a 438168i bk7: 57a 438455i bk8: 41a 438691i bk9: 92a 438287i bk10: 39a 439066i bk11: 11a 439442i bk12: 61a 438925i bk13: 61a 438508i bk14: 67a 438584i bk15: 82a 438645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696099
Row_Buffer_Locality_read = 0.703665
Row_Buffer_Locality_write = 0.315789
Bank_Level_Parallism = 1.190503
Bank_Level_Parallism_Col = 1.132449
Bank_Level_Parallism_Ready = 1.022352
write_to_read_ratio_blp_rw_average = 0.066017
GrpLevelPara = 1.109204 

BW Util details:
bwutil = 0.004674 
total_CMD = 439484 
util_bw = 2054 
Wasted_Col = 5169 
Wasted_Row = 3796 
Idle = 428465 

BW Util Bottlenecks: 
RCDc_limit = 4485 
RCDWRc_limit = 109 
WTRc_limit = 194 
RTWc_limit = 222 
CCDLc_limit = 821 
rwq = 0 
CCDLc_limit_alone = 795 
WTRc_limit_alone = 178 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 439484 
n_nop = 437860 
Read = 955 
Write = 0 
L2_Alloc = 0 
L2_WB = 72 
n_act = 308 
n_pre = 292 
n_ref = 0 
n_req = 974 
total_req = 1027 

Dual Bus Interface Util: 
issued_total_row = 600 
issued_total_col = 1027 
Row_Bus_Util =  0.001365 
CoL_Bus_Util = 0.002337 
Either_Row_CoL_Bus_Util = 0.003695 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001847 
queue_avg = 0.019885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0198847

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54317, Miss = 1018, Miss_rate = 0.019, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[1]: Access = 51962, Miss = 1301, Miss_rate = 0.025, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 57589, Miss = 2434, Miss_rate = 0.042, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[3]: Access = 43263, Miss = 1000, Miss_rate = 0.023, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[4]: Access = 57482, Miss = 2175, Miss_rate = 0.038, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[5]: Access = 46556, Miss = 1921, Miss_rate = 0.041, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[6]: Access = 52757, Miss = 1113, Miss_rate = 0.021, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[7]: Access = 52382, Miss = 1052, Miss_rate = 0.020, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[8]: Access = 60997, Miss = 1413, Miss_rate = 0.023, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[9]: Access = 41524, Miss = 1123, Miss_rate = 0.027, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[10]: Access = 49266, Miss = 590, Miss_rate = 0.012, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[11]: Access = 47612, Miss = 1143, Miss_rate = 0.024, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[12]: Access = 46465, Miss = 1091, Miss_rate = 0.023, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[13]: Access = 56692, Miss = 1348, Miss_rate = 0.024, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[14]: Access = 45159, Miss = 987, Miss_rate = 0.022, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[15]: Access = 50758, Miss = 1985, Miss_rate = 0.039, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[16]: Access = 50756, Miss = 898, Miss_rate = 0.018, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[17]: Access = 50172, Miss = 755, Miss_rate = 0.015, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[18]: Access = 53797, Miss = 3038, Miss_rate = 0.056, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[19]: Access = 49693, Miss = 730, Miss_rate = 0.015, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[20]: Access = 52688, Miss = 2114, Miss_rate = 0.040, Pending_hits = 196, Reservation_fails = 0
L2_cache_bank[21]: Access = 56705, Miss = 1820, Miss_rate = 0.032, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[22]: Access = 52073, Miss = 960, Miss_rate = 0.018, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[23]: Access = 42492, Miss = 143, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1223157
L2_total_cache_misses = 32152
L2_total_cache_miss_rate = 0.0263
L2_total_cache_pending_hits = 2571
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 911343
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2540
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14997
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 277091
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 347
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7947
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 937741
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285416
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.199
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1223157
icnt_total_pkts_simt_to_mem=1223157
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 287.883
	minimum = 5
	maximum = 1751
Network latency average = 157.42
	minimum = 5
	maximum = 919
Slowest packet = 2431720
Flit latency average = 157.42
	minimum = 5
	maximum = 919
Slowest flit = 2434218
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.048641
	minimum = 0.0311226 (at node 37)
	maximum = 0.295418 (at node 41)
Accepted packet rate average = 0.048641
	minimum = 0.0311226 (at node 37)
	maximum = 0.295418 (at node 41)
Injected flit rate average = 0.048641
	minimum = 0.0311226 (at node 37)
	maximum = 0.295418 (at node 41)
Accepted flit rate average= 0.048641
	minimum = 0.0311226 (at node 37)
	maximum = 0.295418 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 110.688 (14 samples)
	minimum = 5 (14 samples)
	maximum = 639.786 (14 samples)
Network latency average = 59.3281 (14 samples)
	minimum = 5 (14 samples)
	maximum = 410.214 (14 samples)
Flit latency average = 59.3281 (14 samples)
	minimum = 5 (14 samples)
	maximum = 410.214 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.0789474 (14 samples)
	minimum = 0.058524 (14 samples)
	maximum = 0.174382 (14 samples)
Accepted packet rate average = 0.0789474 (14 samples)
	minimum = 0.058524 (14 samples)
	maximum = 0.174382 (14 samples)
Injected flit rate average = 0.0789474 (14 samples)
	minimum = 0.058524 (14 samples)
	maximum = 0.174382 (14 samples)
Accepted flit rate average = 0.0789474 (14 samples)
	minimum = 0.058524 (14 samples)
	maximum = 0.174382 (14 samples)
Injected packet size average = 1 (14 samples)
Accepted packet size average = 1 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 46 sec (106 sec)
gpgpu_simulation_rate = 208657 (inst/sec)
gpgpu_simulation_rate = 2350 (cycle/sec)
gpgpu_silicon_slowdown = 602978x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe763ce50..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cfdafb2dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 29692
gpu_sim_insn = 2766132
gpu_ipc =      93.1609
gpu_tot_sim_cycle = 278802
gpu_tot_sim_insn = 24883794
gpu_tot_ipc =      89.2526
gpu_tot_issued_cta = 1920
gpu_occupancy = 82.1947% 
gpu_tot_occupancy = 70.4355% 
max_total_param_size = 0
gpu_stall_dramfull = 15288
gpu_stall_icnt2sh    = 15072
partiton_level_parallism =       8.2119
partiton_level_parallism_total  =       5.2617
partiton_level_parallism_util =      10.9872
partiton_level_parallism_util_total  =       9.4740
L2_BW  =     372.3608 GB/Sec
L2_BW_total  =     238.5886 GB/Sec
gpu_total_sim_rate=202307

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1341, 912, 1045, 1230, 1023, 1386, 825, 1164, 1276, 1385, 1263, 1108, 1100, 1408, 1032, 1165, 1272, 1278, 1522, 1371, 1561, 1691, 1372, 1670, 1350, 1240, 1330, 1626, 1175, 1383, 1504, 1315, 1133, 1209, 1002, 969, 1221, 1188, 914, 903, 1199, 892, 912, 1188, 1264, 1166, 1200, 1090, 1063, 1250, 1151, 1119, 1152, 1140, 1711, 954, 1317, 1194, 1190, 1328, 1338, 1240, 1326, 1239, 
gpgpu_n_tot_thrd_icount = 66835232
gpgpu_n_tot_w_icount = 2088601
gpgpu_n_stall_shd_mem = 1573198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1175211
gpgpu_n_mem_write_global = 291774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996130
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3414398	W0_Idle:1716389	W0_Scoreboard:9214573	W1:443314	W2:211716	W3:149456	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
single_issue_nums: WS0:474444	WS1:473424	WS2:474676	WS3:476847	
dual_issue_nums: WS0:23661	WS1:23625	WS2:23562	WS3:23757	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9401688 {8:1175211,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11670960 {40:291774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47008440 {40:1175211,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2334192 {8:291774,}
maxmflatency = 1923 
max_icnt2mem_latency = 1794 
maxmrqlatency = 115 
max_icnt2sh_latency = 532 
averagemflatency = 573 
avg_icnt2mem_latency = 401 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 45 
mrq_lat_table:21369 	325 	420 	2034 	5563 	418 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	367885 	239256 	784074 	75770 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	108588 	100295 	51871 	61341 	66033 	103297 	274744 	693754 	7062 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	389996 	528381 	228909 	112631 	69282 	56465 	80805 	516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	203 	63 	137 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        12        17        17        21        17        16        45         7        23        13        17        12        13         8        26 
dram[1]:        13        14        26        18        18        11        13        10        14        11        12        10         7        11        12        10 
dram[2]:        16        17        21        17        22        17        24        21        14        11        16        13        21        18        22        13 
dram[3]:        15        17        10        14        12        14        11         5        10        15        12        12         5        17        12        17 
dram[4]:        11        13         6        12         9        10        24        16        10        11         8         9        14        12        19        19 
dram[5]:        11        20        10         9        23        25        23        17         8         6         5         8        16        10        15        16 
dram[6]:        14        12        17        22        13        20        13        16        14         9        16         8        14        14        13         7 
dram[7]:        19        17        17        10        16        21        10         9         8        15        11         7        13         8        10        17 
dram[8]:        11        14        19         9         8        12        13        12         5        11         0         6        10        13        11        11 
dram[9]:        34        15        10        14        10        21        13        19         6        16        23        17        52         8        14         9 
dram[10]:        32        23        17        22        12        16        16        12         8        15        17         8         7        10        17        22 
dram[11]:         6        16        13        32        22        14         9         6         6         8        24        11         8         9         9        12 
maximum service time to same row:
dram[0]:      9906     11360     13630      9232      9643      9043     11247     20691     10976      6287     11123     18231      7123      6376     17150      9932 
dram[1]:      8725      7263     13606     17868      8300     10464     10420     10570      7065     12308     10299      7066      6993      7123     13959     13083 
dram[2]:      9798      9477     13804     16516      9729     12742     15160     21155      9697      7116      7888     16104     21955     18535     11123      9339 
dram[3]:      6428      8722     13892      8038     12747     34506      9974     11215      7404      6926      8634     12336      7594     21907     40685      8211 
dram[4]:      7669      6973     22497      6505     10647     15413     11348     11059     17374     17102     10101     17029      8099      7140     20819     17145 
dram[5]:     13166      9570      6438      8115     11233     17928     11461     13854      8789      9498      9792      8634     24767     11642     13164     10794 
dram[6]:      8814     12815     12107     12653     19673     21374     12453      7010      7826      6983      9072      9493     21119     16336      7070     16506 
dram[7]:      7123     12524      6661     12216     17859      8124      6285      9455      7541      7770      7709      6828     13905      7538      9857      7878 
dram[8]:     11922     10245     35145     22566     13097     16067      9413     10186     11507      8632      9276     16925      8682      9168      7225     14667 
dram[9]:      7070     22066      9039     13249     13339     22140      7129     22588     26738      6985     16619      7087     21794      7782      6959     14940 
dram[10]:     11528      7625     11086     15163      7551      9262      7770      6308      7885      6877     12359      6211      6918      9203      6997     12346 
dram[11]:     21030     12091     29541     29576     51167     23291     10516     15333     22724     10190     27244      9377     15784      7201      9469     14554 
average row accesses per activate:
dram[0]:  3.301370  2.438596  3.187500  4.279070  3.442308  2.535714  4.181818  3.951220  2.320988  2.904762  4.647059  3.880000  2.746479  2.833333  2.586207  4.344828 
dram[1]:  2.383838  3.084507  4.479167  3.972222  2.539216  2.534247  2.752809  2.555556  3.022727  3.163934  2.413043  3.350000  2.602941  2.716981  2.944444  2.929825 
dram[2]:  2.783505  3.373626  2.300000  2.963856  3.204819  3.600000  2.336735  3.009709  2.865169  3.266667  3.166667  2.966102  3.767442  2.662338  2.633333  3.061538 
dram[3]:  2.925926  3.062500  2.619048  3.044118  4.000000  3.823529  2.400000  2.071429  2.486111  2.463768  2.622642  2.544118  3.357143  4.166667  7.833333  3.093023 
dram[4]:  2.759036  2.710843  2.424242  3.396552  2.558824  2.888889  2.552632  2.914894  2.479452  2.447761  2.566038  2.303030  3.084746  2.886364  3.093750  3.000000 
dram[5]:  3.346154  3.806452  2.650000  2.068965  2.660714  4.300000  3.227273  3.303030  3.190476  2.482759  1.923077  2.125000  3.272727  2.571429  3.511111  2.755556 
dram[6]:  2.712766  2.595745  3.326531  2.892857  2.653061  4.250000  2.659341  2.893333  2.533333  2.690909  3.192308  2.390244  3.192308  3.038461  3.093333  2.155555 
dram[7]:  2.614583  2.641791  3.540540  2.794521  2.762712  2.895522  2.612245  2.328571  2.695652  3.714286  2.539474  2.261539  2.968254  2.775000  2.657143  3.000000 
dram[8]:  3.225000  3.000000  7.500000  3.588235  2.885714  3.400000  2.488889  2.358490  2.000000  2.820513 17.000000  3.000000  3.000000  3.242424  2.505495  2.721312 
dram[9]:  3.250000  2.702128  2.631579  3.730159  3.020000  3.620690  2.661017  3.164179  2.642857  2.529412  3.378378  3.136364  7.181818  2.733333  3.040540  2.513514 
dram[10]:  3.574074  3.177419  3.634921  3.551724  2.709677  2.709677  2.341177  2.433566  2.181818  3.313433  3.092308  2.314607  2.275862  2.609375  2.589286  2.747663 
dram[11]:  2.583333  3.529412  4.615385  7.818182  7.600000  2.433962  2.408163  2.055556  1.900000  3.027778  7.571429  3.333333  4.388889  2.222222  2.666667  3.586207 
average row locality = 30163/10488 = 2.875953
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       241       137       143       171       174       137       133       155       187       243        79        97       194       220        69       110 
dram[1]:       232       218       200       135       249       182       232       176       266       192       104        64       176       144        95       162 
dram[2]:       262       307       236       239       260       246       209       296       253       196       107       173       162       205       148       191 
dram[3]:       307       191       158       196        46        59       117        87       178       170       136       173        45        47        47       133 
dram[4]:       227       222       158       189       170       104       174       118       179       162       136       152       182       127        86        87 
dram[5]:       173       112       104        57       140       125       134       105        66        71        50        32        72        70       154       120 
dram[6]:       253       239       151       150       120       128       240       214       189       148        83        96        77        73       229        94 
dram[7]:       237       164       254       200       154       177       123       155       123       128       192       147       176       109       183       152 
dram[8]:       129        87        58        58        96       180       221       244        74       110        17        18       138       102       225       165 
dram[9]:       210       123       150       234       139       101       151       209        34       121       248       273        79        82       223        91 
dram[10]:       187       196       225       204       237       153       381       332        93       220       200       205       196       167       271       285 
dram[11]:        31       120        58        83        38       116       113        72        57       109        53        20        75        77        78       104 
total dram reads = 29259
bank skew: 381/17 = 22.41
chip skew: 3552/1204 = 2.95
number of total write accesses:
dram[0]:         0         7        37        46        20        20        20        24         4         4         0         0         4         4        21        57 
dram[1]:        15         4        54        29        37        12        47        32         0         4        28        12         4         0        43        19 
dram[2]:        27         0        60        27        24        24        76        56         8         0        28         8         0         0        39        31 
dram[3]:        36        18        26        37        20        24        12         0         4         0        12         0         5        12         0         0 
dram[4]:         8        12         8        32        13         0        80        76         8         8         0         0         0         0        47        35 
dram[5]:         4        19         8        11        35        16        32        16         4         4         0         8         0         6        16        15 
dram[6]:         8        20        40        42        38        31         8        12         4         0         0         8        23        21        12        12 
dram[7]:        52        49        25        15        36        61        20        28         4         8         4         0        37         8        10         4 
dram[8]:         0         0         8        12        20        28        12        21         0         0         0         0         0        20        10         4 
dram[9]:       118        15         0         4        44        16        24        12        12        32         8        12         0         0         8         8 
dram[10]:        18         4        16         8        53        51        52        56        12         8         4         4         8         0        65        34 
dram[11]:         0         0         7         8         0        50        20         8         0         0         0         0        16        12         8         0 
total dram writes = 3353
min_bank_accesses = 0!
chip skew: 408/129 = 3.16
average mf latency per bank:
dram[0]:      12857     20411     17169     13307     12879     18809     18338     15340     25277     16401    134625    104183     44745     27806     27230     15947
dram[1]:      15240     14552     13237     17934     12635     14955     11260     12383     16247     21752     86551     62702     46169     66097     17485     13397
dram[2]:      12698      9509     11179     12320     11053     12766     11011      9927     18856     23154     83441     49922     34306     37493     14484     12906
dram[3]:       9498     14318     18231     13160     38243     36815     22791     28454     22186     25704     54608     47866    157795    133651     55360     20319
dram[4]:      14861     20526     21587     17240     15739     31130     12575     22101     32518     30503     64251    103125     61575     87881     20417     22078
dram[5]:      16849     28603     20987     37519     16654     16294     19470     25465     57954     50467    110883    135143    109057     80796     14184     24550
dram[6]:      13430     13707     15717     15320     18231     15042     11258     12391     55682     28060     45026     63681     57487     71410     12192     23694
dram[7]:      11561     15953     10427     11711     14715     14108     20491     14891     30230     32561     42588     30646     23070     40877     15724     16997
dram[8]:      25977     38197     32919     46321     27775     13801     11918     11180     60124     48904    342601    440379     34256     56222     10522     15755
dram[9]:       9067     21204     18906     11309     18205     21401     15623     14976     78859     27718     31381     27540     87318    109042     13449     19220
dram[10]:      19155     17501     14417     13782     10755     14820      7989      6498     45358     19239     34674     47228     47701     44471      9083     10342
dram[11]:      71670     22445     41700     31824     50935     17254     18465     36898     61742     35438    130335    338686     80441     74909     32675     25713
maximum mf latency per bank:
dram[0]:       1302      1281      1276      1274      1291      1605      1496      1743      1847      1918      1822      1870      1838      1589      1295      1299
dram[1]:       1319      1301      1304      1301      1318      1309      1755      1845      1882      1918      1817      1787      1787      1751      1329      1309
dram[2]:       1428      1345      1493      1409      1490      1509      1417      1644      1918      1847      1824      1785      1566      1561      1411      1428
dram[3]:       1025      1046      1102      1062      1354      1069      1799      1775      1923      1850      1859      1921      1698      1556      1008      1030
dram[4]:       1683      1620      1668      1632      1621      1674      1691      1647      1868      1857      1859      1822      1723      1801      1640      1688
dram[5]:       1049      1011      1177      1077      1223      1020      1354      1221      1917      1918      1882      1865      1531      1869      1197      1045
dram[6]:       1064      1039      1164      1058      1222      1005      1680      1838      1922      1847      1858      1923      1906      1867      1122      1018
dram[7]:       1070      1173      1104      1058      1172      1028      1203      1396      1916      1874      1877      1778      1835      1709      1089      1075
dram[8]:       1017      1175      1049      1051      1142      1211      1685      1698      1918      1916      1833      1858      1669      1879      1147      1053
dram[9]:       1036      1062      1014      1099      1155      1226      1524      1716      1871      1866      1870      1862      1457      1773      1073      1076
dram[10]:       1139      1175      1140      1159      1586      1098      1867      1253      1820      1845      1921      1865      1828      1858      1145      1168
dram[11]:       1007      1026      1023      1057      1039      1047      1148      1543      1850      1923      1862      1877      1692      1698      1007      1066
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=491868 n_nop=487482 n_act=831 n_pre=815 n_ref_event=94351246035616 n_req=2563 n_rd=2490 n_rd_L2_A=0 n_write=0 n_wr_bk=268 bw_util=0.01121
n_activity=47702 dram_eff=0.1156
bk0: 241a 489121i bk1: 137a 489648i bk2: 143a 489773i bk3: 171a 489860i bk4: 174a 489891i bk5: 137a 489526i bk6: 133a 490441i bk7: 155a 490187i bk8: 187a 488849i bk9: 243a 488690i bk10: 79a 491117i bk11: 97a 490902i bk12: 194a 489074i bk13: 220a 488894i bk14: 69a 490576i bk15: 110a 490353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681233
Row_Buffer_Locality_read = 0.691968
Row_Buffer_Locality_write = 0.315068
Bank_Level_Parallism = 1.275955
Bank_Level_Parallism_Col = 0.671323
Bank_Level_Parallism_Ready = 1.032339
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011214 
total_CMD = 491868 
util_bw = 5516 
Wasted_Col = 13457 
Wasted_Row = 9451 
Idle = 463444 

BW Util Bottlenecks: 
RCDc_limit = 11595 
RCDWRc_limit = 356 
WTRc_limit = 715 
RTWc_limit = 860 
CCDLc_limit = 2219 
rwq = 0 
CCDLc_limit_alone = 2168 
WTRc_limit_alone = 687 
RTWc_limit_alone = 837 

Commands details: 
total_CMD = 491868 
n_nop = 487482 
Read = 2490 
Write = 0 
L2_Alloc = 0 
L2_WB = 268 
n_act = 831 
n_pre = 815 
n_ref = 94351246035616 
n_req = 2563 
total_req = 2758 

Dual Bus Interface Util: 
issued_total_row = 1646 
issued_total_col = 2758 
Row_Bus_Util =  0.003346 
CoL_Bus_Util = 0.005607 
Either_Row_CoL_Bus_Util = 0.008917 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.004104 
queue_avg = 0.040045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0400453
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=491868 n_nop=486677 n_act=1033 n_pre=1017 n_ref_event=0 n_req=2917 n_rd=2827 n_rd_L2_A=0 n_write=0 n_wr_bk=340 bw_util=0.01288
n_activity=53210 dram_eff=0.119
bk0: 232a 488049i bk1: 218a 489079i bk2: 200a 489554i bk3: 135a 490262i bk4: 249a 487793i bk5: 182a 489187i bk6: 232a 488270i bk7: 176a 489021i bk8: 266a 488232i bk9: 192a 489274i bk10: 104a 489948i bk11: 64a 490888i bk12: 176a 489163i bk13: 144a 489768i bk14: 95a 490267i bk15: 162a 489680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.650669
Row_Buffer_Locality_read = 0.665016
Row_Buffer_Locality_write = 0.200000
Bank_Level_Parallism = 1.363857
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.049371
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.012877 
total_CMD = 491868 
util_bw = 6334 
Wasted_Col = 15775 
Wasted_Row = 10891 
Idle = 458868 

BW Util Bottlenecks: 
RCDc_limit = 14031 
RCDWRc_limit = 511 
WTRc_limit = 1105 
RTWc_limit = 883 
CCDLc_limit = 2762 
rwq = 0 
CCDLc_limit_alone = 2670 
WTRc_limit_alone = 1054 
RTWc_limit_alone = 842 

Commands details: 
total_CMD = 491868 
n_nop = 486677 
Read = 2827 
Write = 0 
L2_Alloc = 0 
L2_WB = 340 
n_act = 1033 
n_pre = 1017 
n_ref = 0 
n_req = 2917 
total_req = 3167 

Dual Bus Interface Util: 
issued_total_row = 2050 
issued_total_col = 3167 
Row_Bus_Util =  0.004168 
CoL_Bus_Util = 0.006439 
Either_Row_CoL_Bus_Util = 0.010554 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.005009 
queue_avg = 0.053116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0531159
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=491868 n_nop=485542 n_act=1239 n_pre=1223 n_ref_event=0 n_req=3597 n_rd=3490 n_rd_L2_A=0 n_write=0 n_wr_bk=408 bw_util=0.01585
n_activity=60829 dram_eff=0.1282
bk0: 262a 488086i bk1: 307a 488390i bk2: 236a 487211i bk3: 239a 488182i bk4: 260a 488420i bk5: 246a 488778i bk6: 209a 487656i bk7: 296a 487267i bk8: 253a 488054i bk9: 196a 489269i bk10: 107a 490070i bk11: 173a 489558i bk12: 162a 490149i bk13: 205a 488871i bk14: 148a 489260i bk15: 191a 489204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.659716
Row_Buffer_Locality_read = 0.670774
Row_Buffer_Locality_write = 0.299065
Bank_Level_Parallism = 1.433964
Bank_Level_Parallism_Col = 1.272407
Bank_Level_Parallism_Ready = 1.066124
write_to_read_ratio_blp_rw_average = 0.096415
GrpLevelPara = 1.204512 

BW Util details:
bwutil = 0.015850 
total_CMD = 491868 
util_bw = 7796 
Wasted_Col = 18849 
Wasted_Row = 12250 
Idle = 452973 

BW Util Bottlenecks: 
RCDc_limit = 16611 
RCDWRc_limit = 521 
WTRc_limit = 1317 
RTWc_limit = 1552 
CCDLc_limit = 3370 
rwq = 0 
CCDLc_limit_alone = 3205 
WTRc_limit_alone = 1226 
RTWc_limit_alone = 1478 

Commands details: 
total_CMD = 491868 
n_nop = 485542 
Read = 3490 
Write = 0 
L2_Alloc = 0 
L2_WB = 408 
n_act = 1239 
n_pre = 1223 
n_ref = 0 
n_req = 3597 
total_req = 3898 

Dual Bus Interface Util: 
issued_total_row = 2462 
issued_total_col = 3898 
Row_Bus_Util =  0.005005 
CoL_Bus_Util = 0.007925 
Either_Row_CoL_Bus_Util = 0.012861 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.005375 
queue_avg = 0.070277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.070277
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=491868 n_nop=488041 n_act=777 n_pre=761 n_ref_event=0 n_req=2146 n_rd=2090 n_rd_L2_A=0 n_write=0 n_wr_bk=206 bw_util=0.009336
n_activity=43499 dram_eff=0.1056
bk0: 307a 487710i bk1: 191a 489232i bk2: 158a 489266i bk3: 196a 488998i bk4: 46a 491132i bk5: 59a 491066i bk6: 117a 490008i bk7: 87a 490285i bk8: 178a 489151i bk9: 170a 489328i bk10: 136a 489742i bk11: 173a 489257i bk12: 45a 491227i bk13: 47a 491387i bk14: 47a 491648i bk15: 133a 490355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644921
Row_Buffer_Locality_read = 0.656459
Row_Buffer_Locality_write = 0.214286
Bank_Level_Parallism = 1.246286
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.036317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.009336 
total_CMD = 491868 
util_bw = 4592 
Wasted_Col = 12329 
Wasted_Row = 9307 
Idle = 465640 

BW Util Bottlenecks: 
RCDc_limit = 10937 
RCDWRc_limit = 326 
WTRc_limit = 573 
RTWc_limit = 456 
CCDLc_limit = 1763 
rwq = 0 
CCDLc_limit_alone = 1700 
WTRc_limit_alone = 540 
RTWc_limit_alone = 426 

Commands details: 
total_CMD = 491868 
n_nop = 488041 
Read = 2090 
Write = 0 
L2_Alloc = 0 
L2_WB = 206 
n_act = 777 
n_pre = 761 
n_ref = 0 
n_req = 2146 
total_req = 2296 

Dual Bus Interface Util: 
issued_total_row = 1538 
issued_total_col = 2296 
Row_Bus_Util =  0.003127 
CoL_Bus_Util = 0.004668 
Either_Row_CoL_Bus_Util = 0.007781 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001829 
queue_avg = 0.037463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0374633
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=491868 n_nop=487194 n_act=958 n_pre=942 n_ref_event=0 n_req=2557 n_rd=2473 n_rd_L2_A=0 n_write=0 n_wr_bk=327 bw_util=0.01139
n_activity=49573 dram_eff=0.113
bk0: 227a 488687i bk1: 222a 488762i bk2: 158a 489318i bk3: 189a 489519i bk4: 170a 489209i bk5: 104a 490370i bk6: 174a 488639i bk7: 118a 489774i bk8: 179a 489163i bk9: 162a 489153i bk10: 136a 489758i bk11: 152a 489375i bk12: 182a 489554i bk13: 127a 490188i bk14: 86a 490318i bk15: 87a 490461i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.631208
Row_Buffer_Locality_read = 0.642944
Row_Buffer_Locality_write = 0.285714
Bank_Level_Parallism = 1.327561
Bank_Level_Parallism_Col = 1.182393
Bank_Level_Parallism_Ready = 1.036447
write_to_read_ratio_blp_rw_average = 0.094731
GrpLevelPara = 1.152345 

BW Util details:
bwutil = 0.011385 
total_CMD = 491868 
util_bw = 5600 
Wasted_Col = 14871 
Wasted_Row = 10147 
Idle = 461250 

BW Util Bottlenecks: 
RCDc_limit = 13255 
RCDWRc_limit = 459 
WTRc_limit = 716 
RTWc_limit = 795 
CCDLc_limit = 2397 
rwq = 0 
CCDLc_limit_alone = 2326 
WTRc_limit_alone = 672 
RTWc_limit_alone = 768 

Commands details: 
total_CMD = 491868 
n_nop = 487194 
Read = 2473 
Write = 0 
L2_Alloc = 0 
L2_WB = 327 
n_act = 958 
n_pre = 942 
n_ref = 0 
n_req = 2557 
total_req = 2800 

Dual Bus Interface Util: 
issued_total_row = 1900 
issued_total_col = 2800 
Row_Bus_Util =  0.003863 
CoL_Bus_Util = 0.005693 
Either_Row_CoL_Bus_Util = 0.009503 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.005563 
queue_avg = 0.047560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0475595
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=491868 n_nop=488992 n_act=560 n_pre=544 n_ref_event=0 n_req=1636 n_rd=1585 n_rd_L2_A=0 n_write=0 n_wr_bk=194 bw_util=0.007234
n_activity=32415 dram_eff=0.1098
bk0: 173a 489804i bk1: 112a 490489i bk2: 104a 490377i bk3: 57a 490680i bk4: 140a 489646i bk5: 125a 490612i bk6: 134a 489965i bk7: 105a 490505i bk8: 66a 491000i bk9: 71a 490724i bk10: 50a 490916i bk11: 32a 491237i bk12: 72a 491070i bk13: 70a 490890i bk14: 154a 490099i bk15: 120a 490241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.665648
Row_Buffer_Locality_read = 0.678233
Row_Buffer_Locality_write = 0.274510
Bank_Level_Parallism = 1.248584
Bank_Level_Parallism_Col = 1.132615
Bank_Level_Parallism_Ready = 1.031302
write_to_read_ratio_blp_rw_average = 0.103747
GrpLevelPara = 1.091559 

BW Util details:
bwutil = 0.007234 
total_CMD = 491868 
util_bw = 3558 
Wasted_Col = 9142 
Wasted_Row = 6314 
Idle = 472854 

BW Util Bottlenecks: 
RCDc_limit = 7883 
RCDWRc_limit = 284 
WTRc_limit = 286 
RTWc_limit = 518 
CCDLc_limit = 1490 
rwq = 0 
CCDLc_limit_alone = 1417 
WTRc_limit_alone = 270 
RTWc_limit_alone = 461 

Commands details: 
total_CMD = 491868 
n_nop = 488992 
Read = 1585 
Write = 0 
L2_Alloc = 0 
L2_WB = 194 
n_act = 560 
n_pre = 544 
n_ref = 0 
n_req = 1636 
total_req = 1779 

Dual Bus Interface Util: 
issued_total_row = 1104 
issued_total_col = 1779 
Row_Bus_Util =  0.002245 
CoL_Bus_Util = 0.003617 
Either_Row_CoL_Bus_Util = 0.005847 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.002434 
queue_avg = 0.025686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0256858
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=491868 n_nop=487297 n_act=923 n_pre=907 n_ref_event=0 n_req=2559 n_rd=2484 n_rd_L2_A=0 n_write=0 n_wr_bk=279 bw_util=0.01123
n_activity=49069 dram_eff=0.1126
bk0: 253a 488285i bk1: 239a 488223i bk2: 151a 489507i bk3: 150a 489337i bk4: 120a 489829i bk5: 128a 490503i bk6: 240a 488441i bk7: 214a 488909i bk8: 189a 488867i bk9: 148a 489597i bk10: 83a 490682i bk11: 96a 490257i bk12: 77a 490680i bk13: 73a 490866i bk14: 229a 488983i bk15: 94a 490238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644783
Row_Buffer_Locality_read = 0.657005
Row_Buffer_Locality_write = 0.240000
Bank_Level_Parallism = 1.338668
Bank_Level_Parallism_Col = 1.203731
Bank_Level_Parallism_Ready = 1.036704
write_to_read_ratio_blp_rw_average = 0.084697
GrpLevelPara = 1.158164 

BW Util details:
bwutil = 0.011235 
total_CMD = 491868 
util_bw = 5526 
Wasted_Col = 14307 
Wasted_Row = 9949 
Idle = 462086 

BW Util Bottlenecks: 
RCDc_limit = 12806 
RCDWRc_limit = 402 
WTRc_limit = 814 
RTWc_limit = 870 
CCDLc_limit = 2162 
rwq = 0 
CCDLc_limit_alone = 2061 
WTRc_limit_alone = 767 
RTWc_limit_alone = 816 

Commands details: 
total_CMD = 491868 
n_nop = 487297 
Read = 2484 
Write = 0 
L2_Alloc = 0 
L2_WB = 279 
n_act = 923 
n_pre = 907 
n_ref = 0 
n_req = 2559 
total_req = 2763 

Dual Bus Interface Util: 
issued_total_row = 1830 
issued_total_col = 2763 
Row_Bus_Util =  0.003721 
CoL_Bus_Util = 0.005617 
Either_Row_CoL_Bus_Util = 0.009293 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.004813 
queue_avg = 0.041682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0416819
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=491868 n_nop=486833 n_act=1016 n_pre=1000 n_ref_event=0 n_req=2773 n_rd=2674 n_rd_L2_A=0 n_write=0 n_wr_bk=361 bw_util=0.01234
n_activity=53230 dram_eff=0.114
bk0: 237a 488068i bk1: 164a 488876i bk2: 254a 488974i bk3: 200a 488793i bk4: 154a 489377i bk5: 177a 488997i bk6: 123a 489755i bk7: 155a 488937i bk8: 123a 490034i bk9: 128a 490431i bk10: 192a 488905i bk11: 147a 489533i bk12: 176a 489190i bk13: 109a 490132i bk14: 183a 489146i bk15: 152a 489848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639019
Row_Buffer_Locality_read = 0.652206
Row_Buffer_Locality_write = 0.282828
Bank_Level_Parallism = 1.340034
Bank_Level_Parallism_Col = 1.213040
Bank_Level_Parallism_Ready = 1.050786
write_to_read_ratio_blp_rw_average = 0.103441
GrpLevelPara = 1.158481 

BW Util details:
bwutil = 0.012341 
total_CMD = 491868 
util_bw = 6070 
Wasted_Col = 15931 
Wasted_Row = 11041 
Idle = 458826 

BW Util Bottlenecks: 
RCDc_limit = 13961 
RCDWRc_limit = 508 
WTRc_limit = 1145 
RTWc_limit = 1055 
CCDLc_limit = 2632 
rwq = 0 
CCDLc_limit_alone = 2477 
WTRc_limit_alone = 1057 
RTWc_limit_alone = 988 

Commands details: 
total_CMD = 491868 
n_nop = 486833 
Read = 2674 
Write = 0 
L2_Alloc = 0 
L2_WB = 361 
n_act = 1016 
n_pre = 1000 
n_ref = 0 
n_req = 2773 
total_req = 3035 

Dual Bus Interface Util: 
issued_total_row = 2016 
issued_total_col = 3035 
Row_Bus_Util =  0.004099 
CoL_Bus_Util = 0.006170 
Either_Row_CoL_Bus_Util = 0.010236 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.003178 
queue_avg = 0.052758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0527581
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=491868 n_nop=488421 n_act=707 n_pre=691 n_ref_event=0 n_req=1957 n_rd=1922 n_rd_L2_A=0 n_write=0 n_wr_bk=135 bw_util=0.008364
n_activity=39695 dram_eff=0.1036
bk0: 129a 490213i bk1: 87a 490718i bk2: 58a 491530i bk3: 58a 491200i bk4: 96a 490514i bk5: 180a 489665i bk6: 221a 488412i bk7: 244a 487714i bk8: 74a 490377i bk9: 110a 490274i bk10: 17a 491721i bk11: 18a 491692i bk12: 138a 490237i bk13: 102a 490544i bk14: 225a 488522i bk15: 165a 489437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.645376
Row_Buffer_Locality_read = 0.652445
Row_Buffer_Locality_write = 0.257143
Bank_Level_Parallism = 1.267856
Bank_Level_Parallism_Col = 1.145475
Bank_Level_Parallism_Ready = 1.020803
write_to_read_ratio_blp_rw_average = 0.065661
GrpLevelPara = 1.122002 

BW Util details:
bwutil = 0.008364 
total_CMD = 491868 
util_bw = 4114 
Wasted_Col = 11114 
Wasted_Row = 8060 
Idle = 468580 

BW Util Bottlenecks: 
RCDc_limit = 10197 
RCDWRc_limit = 200 
WTRc_limit = 334 
RTWc_limit = 448 
CCDLc_limit = 1554 
rwq = 0 
CCDLc_limit_alone = 1518 
WTRc_limit_alone = 318 
RTWc_limit_alone = 428 

Commands details: 
total_CMD = 491868 
n_nop = 488421 
Read = 1922 
Write = 0 
L2_Alloc = 0 
L2_WB = 135 
n_act = 707 
n_pre = 691 
n_ref = 0 
n_req = 1957 
total_req = 2057 

Dual Bus Interface Util: 
issued_total_row = 1398 
issued_total_col = 2057 
Row_Bus_Util =  0.002842 
CoL_Bus_Util = 0.004182 
Either_Row_CoL_Bus_Util = 0.007008 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.002321 
queue_avg = 0.032027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0320269
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=491868 n_nop=487435 n_act=842 n_pre=826 n_ref_event=0 n_req=2555 n_rd=2468 n_rd_L2_A=0 n_write=0 n_wr_bk=313 bw_util=0.01131
n_activity=48393 dram_eff=0.1149
bk0: 210a 488459i bk1: 123a 489974i bk2: 150a 489668i bk3: 234a 489317i bk4: 139a 489698i bk5: 101a 490592i bk6: 151a 489548i bk7: 209a 489266i bk8: 34a 491216i bk9: 121a 489832i bk10: 248a 488989i bk11: 273a 488433i bk12: 79a 491264i bk13: 82a 490697i bk14: 223a 489090i bk15: 91a 490423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.676321
Row_Buffer_Locality_read = 0.688412
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.252344
Bank_Level_Parallism_Col = 1.146228
Bank_Level_Parallism_Ready = 1.031820
write_to_read_ratio_blp_rw_average = 0.101891
GrpLevelPara = 1.110430 

BW Util details:
bwutil = 0.011308 
total_CMD = 491868 
util_bw = 5562 
Wasted_Col = 13935 
Wasted_Row = 9754 
Idle = 462617 

BW Util Bottlenecks: 
RCDc_limit = 11733 
RCDWRc_limit = 447 
WTRc_limit = 590 
RTWc_limit = 740 
CCDLc_limit = 2513 
rwq = 0 
CCDLc_limit_alone = 2459 
WTRc_limit_alone = 566 
RTWc_limit_alone = 710 

Commands details: 
total_CMD = 491868 
n_nop = 487435 
Read = 2468 
Write = 0 
L2_Alloc = 0 
L2_WB = 313 
n_act = 842 
n_pre = 826 
n_ref = 0 
n_req = 2555 
total_req = 2781 

Dual Bus Interface Util: 
issued_total_row = 1668 
issued_total_col = 2781 
Row_Bus_Util =  0.003391 
CoL_Bus_Util = 0.005654 
Either_Row_CoL_Bus_Util = 0.009013 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.003609 
queue_avg = 0.044351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0443513
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=491868 n_nop=485280 n_act=1354 n_pre=1338 n_ref_event=0 n_req=3665 n_rd=3552 n_rd_L2_A=0 n_write=0 n_wr_bk=393 bw_util=0.01604
n_activity=65173 dram_eff=0.1211
bk0: 187a 489364i bk1: 196a 489535i bk2: 225a 489247i bk3: 204a 489700i bk4: 237a 487897i bk5: 153a 489060i bk6: 381a 484826i bk7: 332a 486169i bk8: 93a 489823i bk9: 220a 488950i bk10: 200a 489211i bk11: 205a 488425i bk12: 196a 488278i bk13: 167a 489365i bk14: 271a 487290i bk15: 285a 487332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.634379
Row_Buffer_Locality_read = 0.648649
Row_Buffer_Locality_write = 0.185841
Bank_Level_Parallism = 1.455235
Bank_Level_Parallism_Col = 1.283686
Bank_Level_Parallism_Ready = 1.054746
write_to_read_ratio_blp_rw_average = 0.095897
GrpLevelPara = 1.206262 

BW Util details:
bwutil = 0.016041 
total_CMD = 491868 
util_bw = 7890 
Wasted_Col = 19841 
Wasted_Row = 13401 
Idle = 450736 

BW Util Bottlenecks: 
RCDc_limit = 18057 
RCDWRc_limit = 662 
WTRc_limit = 1272 
RTWc_limit = 1640 
CCDLc_limit = 3457 
rwq = 0 
CCDLc_limit_alone = 3273 
WTRc_limit_alone = 1193 
RTWc_limit_alone = 1535 

Commands details: 
total_CMD = 491868 
n_nop = 485280 
Read = 3552 
Write = 0 
L2_Alloc = 0 
L2_WB = 393 
n_act = 1354 
n_pre = 1338 
n_ref = 0 
n_req = 3665 
total_req = 3945 

Dual Bus Interface Util: 
issued_total_row = 2692 
issued_total_col = 3945 
Row_Bus_Util =  0.005473 
CoL_Bus_Util = 0.008020 
Either_Row_CoL_Bus_Util = 0.013394 
Issued_on_Two_Bus_Simul_Util = 0.000100 
issued_two_Eff = 0.007438 
queue_avg = 0.068569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0685692
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=491868 n_nop=489723 n_act=417 n_pre=401 n_ref_event=0 n_req=1238 n_rd=1204 n_rd_L2_A=0 n_write=0 n_wr_bk=129 bw_util=0.00542
n_activity=25353 dram_eff=0.1052
bk0: 31a 491387i bk1: 120a 490569i bk2: 58a 491348i bk3: 83a 491370i bk4: 38a 491717i bk5: 116a 489751i bk6: 113a 489946i bk7: 72a 490427i bk8: 57a 490781i bk9: 109a 490460i bk10: 53a 491409i bk11: 20a 491650i bk12: 75a 491061i bk13: 77a 490544i bk14: 78a 490657i bk15: 104a 490725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672859
Row_Buffer_Locality_read = 0.685216
Row_Buffer_Locality_write = 0.235294
Bank_Level_Parallism = 1.222142
Bank_Level_Parallism_Col = 1.140415
Bank_Level_Parallism_Ready = 1.020179
write_to_read_ratio_blp_rw_average = 0.092824
GrpLevelPara = 1.117425 

BW Util details:
bwutil = 0.005420 
total_CMD = 491868 
util_bw = 2666 
Wasted_Col = 6862 
Wasted_Row = 4948 
Idle = 477392 

BW Util Bottlenecks: 
RCDc_limit = 5927 
RCDWRc_limit = 211 
WTRc_limit = 286 
RTWc_limit = 377 
CCDLc_limit = 1077 
rwq = 0 
CCDLc_limit_alone = 1040 
WTRc_limit_alone = 263 
RTWc_limit_alone = 363 

Commands details: 
total_CMD = 491868 
n_nop = 489723 
Read = 1204 
Write = 0 
L2_Alloc = 0 
L2_WB = 129 
n_act = 417 
n_pre = 401 
n_ref = 0 
n_req = 1238 
total_req = 1333 

Dual Bus Interface Util: 
issued_total_row = 818 
issued_total_col = 1333 
Row_Bus_Util =  0.001663 
CoL_Bus_Util = 0.002710 
Either_Row_CoL_Bus_Util = 0.004361 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.002797 
queue_avg = 0.021701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0217009

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66729, Miss = 1236, Miss_rate = 0.019, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 61913, Miss = 1570, Miss_rate = 0.025, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 69979, Miss = 2757, Miss_rate = 0.039, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 51406, Miss = 1211, Miss_rate = 0.024, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[4]: Access = 69755, Miss = 2543, Miss_rate = 0.036, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[5]: Access = 55113, Miss = 2172, Miss_rate = 0.039, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[6]: Access = 63153, Miss = 1295, Miss_rate = 0.021, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[7]: Access = 63918, Miss = 1283, Miss_rate = 0.020, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[8]: Access = 74337, Miss = 1736, Miss_rate = 0.023, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[9]: Access = 49767, Miss = 1343, Miss_rate = 0.027, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[10]: Access = 59432, Miss = 703, Miss_rate = 0.012, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[11]: Access = 56324, Miss = 1369, Miss_rate = 0.024, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[12]: Access = 55207, Miss = 1317, Miss_rate = 0.024, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[13]: Access = 65787, Miss = 1589, Miss_rate = 0.024, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[14]: Access = 53194, Miss = 1178, Miss_rate = 0.022, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[15]: Access = 60124, Miss = 2270, Miss_rate = 0.038, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[16]: Access = 60673, Miss = 1068, Miss_rate = 0.018, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[17]: Access = 59442, Miss = 929, Miss_rate = 0.016, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[18]: Access = 63871, Miss = 3321, Miss_rate = 0.052, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[19]: Access = 60932, Miss = 892, Miss_rate = 0.015, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[20]: Access = 63352, Miss = 2482, Miss_rate = 0.039, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[21]: Access = 68774, Miss = 2178, Miss_rate = 0.032, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[22]: Access = 62972, Miss = 1176, Miss_rate = 0.019, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[23]: Access = 50831, Miss = 197, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1466985
L2_total_cache_misses = 37815
L2_total_cache_miss_rate = 0.0258
L2_total_cache_pending_hits = 2627
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1143356
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2596
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18756
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283187
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 417
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8139
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1175211
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291774
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.213
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1466985
icnt_total_pkts_simt_to_mem=1466985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 231.685
	minimum = 5
	maximum = 991
Network latency average = 66.1659
	minimum = 5
	maximum = 395
Slowest packet = 2452729
Flit latency average = 66.1659
	minimum = 5
	maximum = 395
Slowest flit = 2660761
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.315843
	minimum = 0.239054 (at node 24)
	maximum = 0.449279 (at node 36)
Accepted packet rate average = 0.315843
	minimum = 0.239054 (at node 24)
	maximum = 0.449279 (at node 36)
Injected flit rate average = 0.315843
	minimum = 0.239054 (at node 24)
	maximum = 0.449279 (at node 36)
Accepted flit rate average= 0.315843
	minimum = 0.239054 (at node 24)
	maximum = 0.449279 (at node 36)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 118.754 (15 samples)
	minimum = 5 (15 samples)
	maximum = 663.2 (15 samples)
Network latency average = 59.784 (15 samples)
	minimum = 5 (15 samples)
	maximum = 409.2 (15 samples)
Flit latency average = 59.784 (15 samples)
	minimum = 5 (15 samples)
	maximum = 409.2 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.0947404 (15 samples)
	minimum = 0.0705593 (15 samples)
	maximum = 0.192709 (15 samples)
Accepted packet rate average = 0.0947404 (15 samples)
	minimum = 0.0705593 (15 samples)
	maximum = 0.192709 (15 samples)
Injected flit rate average = 0.0947404 (15 samples)
	minimum = 0.0705593 (15 samples)
	maximum = 0.192709 (15 samples)
Accepted flit rate average = 0.0947404 (15 samples)
	minimum = 0.0705593 (15 samples)
	maximum = 0.192709 (15 samples)
Injected packet size average = 1 (15 samples)
Accepted packet size average = 1 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 3 sec (123 sec)
gpgpu_simulation_rate = 202307 (inst/sec)
gpgpu_simulation_rate = 2266 (cycle/sec)
gpgpu_silicon_slowdown = 625330x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cde8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cde0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe763cddc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cfdafb2f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 6669
gpu_sim_insn = 1122762
gpu_ipc =     168.3554
gpu_tot_sim_cycle = 285471
gpu_tot_sim_insn = 26006556
gpu_tot_ipc =      91.1005
gpu_tot_issued_cta = 2048
gpu_occupancy = 59.0874% 
gpu_tot_occupancy = 70.3222% 
max_total_param_size = 0
gpu_stall_dramfull = 15288
gpu_stall_icnt2sh    = 15072
partiton_level_parallism =       0.7323
partiton_level_parallism_total  =       5.1559
partiton_level_parallism_util =       4.4644
partiton_level_parallism_util_total  =       9.4389
L2_BW  =      33.2074 GB/Sec
L2_BW_total  =     233.7906 GB/Sec
gpu_total_sim_rate=208052

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1379, 950, 1094, 1279, 1072, 1424, 874, 1213, 1314, 1434, 1312, 1146, 1149, 1446, 1081, 1214, 1291, 1297, 1552, 1389, 1580, 1710, 1391, 1700, 1369, 1259, 1349, 1645, 1194, 1413, 1523, 1334, 1163, 1228, 1032, 988, 1251, 1207, 933, 922, 1218, 911, 942, 1207, 1283, 1185, 1230, 1109, 1082, 1269, 1170, 1149, 1182, 1170, 1730, 973, 1336, 1213, 1209, 1347, 1357, 1259, 1345, 1269, 
gpgpu_n_tot_thrd_icount = 68264448
gpgpu_n_tot_w_icount = 2133264
gpgpu_n_stall_shd_mem = 1573198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1177259
gpgpu_n_mem_write_global = 294610
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996130
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3442253	W0_Idle:1765750	W0_Scoreboard:9259533	W1:449584	W2:213058	W3:149643	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
single_issue_nums: WS0:484831	WS1:483522	WS2:484781	WS3:486970	
dual_issue_nums: WS0:24159	WS1:24119	WS2:24058	WS3:24244	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9418072 {8:1177259,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11784400 {40:294610,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47090360 {40:1177259,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356880 {8:294610,}
maxmflatency = 1923 
max_icnt2mem_latency = 1794 
maxmrqlatency = 115 
max_icnt2sh_latency = 532 
averagemflatency = 572 
avg_icnt2mem_latency = 400 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 45 
mrq_lat_table:21433 	330 	422 	2042 	5571 	418 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	370744 	240675 	784680 	75770 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	109178 	100742 	52436 	62287 	66415 	104042 	275786 	693921 	7062 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	394742 	528519 	228909 	112631 	69282 	56465 	80805 	516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	206 	64 	137 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        12        17        17        21        17        16        45         7        23        13        17        12        13         8        26 
dram[1]:        13        14        26        18        18        11        13        10        14        11        12        10         7        11        12        10 
dram[2]:        16        17        21        17        22        17        24        21        14        11        16        13        21        18        22        13 
dram[3]:        15        17        10        14        12        14        11         5        10        15        12        12         5        17        12        17 
dram[4]:        11        13         6        12         9        10        24        16        10        11         8         9        14        12        19        19 
dram[5]:        11        20        10         9        23        25        23        17         8         6         5         8        16        10        15        16 
dram[6]:        14        12        17        22        13        20        13        16        14         9        16         8        14        14        13         7 
dram[7]:        19        17        17        10        16        21        10         9         8        15        11         7        13         8        10        17 
dram[8]:        11        14        19         9         8        12        13        12         5        11         0         6        10        13        11        11 
dram[9]:        34        15        10        14        10        21        13        19         6        16        23        17        52         8        14         9 
dram[10]:        32        23        17        22        12        16        16        12         8        15        17         8         7        10        17        22 
dram[11]:         6        16        13        32        22        14         9         6         6         8        24        11         8         9         9        12 
maximum service time to same row:
dram[0]:      9906     11360     13630      9232      9643      9043     11247     20691     10976      6287     11123     18231      7123      6376     17150      9932 
dram[1]:      8725      7263     13606     17868      8300     10464     10420     10570      7065     12308     10299      7066      6993      7123     13959     13083 
dram[2]:      9798      9477     13804     16516      9729     12742     15160     21155      9697      7116      7888     16104     21955     18535     11123      9339 
dram[3]:      6428      8722     13892      8038     12747     34506      9974     11215      7404      6926      8634     12336      7594     21907     40685      8211 
dram[4]:      7669      6973     22497      6505     10647     15413     11348     11059     17374     17102     10101     17029      8099      7140     20819     17145 
dram[5]:     13166      9570      6438      8115     11233     17928     11461     13854      8789      9498      9792      8634     24767     11642     13164     10794 
dram[6]:      8814     12815     12107     12653     19673     21374     12453      7010      7826      6983      9072      9493     21119     16336      7070     16506 
dram[7]:      7123     12524      6661     12216     17859      8124      6285      9455      7541      7770      7709      6828     13905      7538      9857      7878 
dram[8]:     11922     10245     35145     22566     13097     16067      9413     10186     11507      8632      9276     16925      8682      9168      7225     14667 
dram[9]:      7070     22066      9039     13249     13339     22140      7129     22588     26738      6985     16619      7087     21794      7782      6959     14940 
dram[10]:     11528      7625     11086     15163      7551      9262      7770      6308      7885      6877     12359      6211      6918      9203      6997     12346 
dram[11]:     21030     12091     29541     29576     51167     23291     10516     15333     22724     10190     27244      9377     15784      7201      9469     14554 
average row accesses per activate:
dram[0]:  3.301370  2.438596  3.187500  4.279070  3.442308  2.535714  4.181818  3.951220  2.370370  2.952381  4.647059  3.880000  2.746479  2.833333  2.586207  4.344828 
dram[1]:  2.383838  3.084507  4.479167  3.972222  2.539216  2.534247  2.733333  2.555556  3.022727  3.229508  2.531915  3.380952  2.602941  2.716981  2.944444  2.929825 
dram[2]:  2.783505  3.373626  2.300000  2.963856  3.204819  3.600000  2.336735  3.009709  2.877778  3.266667  3.500000  2.966102  3.767442  2.662338  2.606557  3.061538 
dram[3]:  2.925926  3.062500  2.619048  3.044118  4.000000  3.823529  2.400000  2.071429  2.506849  2.463768  2.622642  2.544118  3.357143  4.166667  7.833333  3.093023 
dram[4]:  2.759036  2.710843  2.424242  3.396552  2.558824  2.888889  2.552632  2.914894  2.500000  2.470588  2.566038  2.303030  3.084746  2.886364  3.093750  3.000000 
dram[5]:  3.346154  3.806452  2.650000  2.068965  2.660714  4.300000  3.227273  3.303030  3.190476  2.620690  1.923077  2.125000  3.272727  2.571429  3.511111  2.755556 
dram[6]:  2.712766  2.595745  3.326531  2.892857  2.653061  4.250000  2.659341  2.893333  2.533333  2.690909  3.192308  2.428571  3.192308  3.038461  3.093333  2.155555 
dram[7]:  2.614583  2.641791  3.540540  2.794521  2.762712  2.895522  2.612245  2.328571  2.782609  3.714286  2.539474  2.261539  2.968254  2.775000  2.657143  3.000000 
dram[8]:  3.225000  3.000000  7.500000  3.588235  2.885714  3.400000  2.488889  2.358490  2.000000  2.820513 17.000000  3.000000  3.000000  3.242424  2.505495  2.721312 
dram[9]:  3.250000  2.702128  2.631579  3.730159  3.020000  3.620690  2.661017  3.164179  2.928571  2.764706  3.378378  3.136364  7.181818  2.733333  3.040540  2.513514 
dram[10]:  3.527273  3.177419  3.634921  3.551724  2.709677  2.709677  2.341177  2.433566  2.272727  3.313433  3.092308  2.314607  2.275862  2.609375  2.589286  2.747663 
dram[11]:  2.583333  3.529412  4.615385  7.818182  7.600000  2.433962  2.408163  2.055556  1.900000  3.027778  7.571429  3.333333  4.388889  2.222222  2.666667  3.586207 
average row locality = 30250/10498 = 2.881501
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       241       137       143       171       174       137       133       155       191       247        79        97       194       220        69       110 
dram[1]:       232       218       200       135       249       182       232       176       266       196       112        68       176       144        95       162 
dram[2]:       262       307       236       239       260       246       209       296       257       196       119       173       162       205       148       191 
dram[3]:       307       191       158       196        46        59       117        87       182       170       136       173        45        47        47       133 
dram[4]:       227       222       158       189       170       104       174       118       183       166       136       152       182       127        86        87 
dram[5]:       173       112       104        57       140       125       134       105        66        75        50        32        72        70       154       120 
dram[6]:       253       239       151       150       120       128       240       214       189       148        83       100        77        73       229        94 
dram[7]:       237       164       254       200       154       177       123       155       127       128       192       147       176       109       183       152 
dram[8]:       129        87        58        58        96       180       221       244        74       110        17        18       138       102       225       165 
dram[9]:       210       123       150       234       139       101       151       209        38       133       248       273        79        82       223        91 
dram[10]:       187       196       225       204       237       153       381       332        97       220       200       205       196       167       271       285 
dram[11]:        31       120        58        83        38       116       113        72        57       109        53        20        75        77        78       104 
total dram reads = 29343
bank skew: 381/17 = 22.41
chip skew: 3556/1204 = 2.95
number of total write accesses:
dram[0]:         0         7        37        46        20        20        20        24         4         4         0         0         4         4        21        57 
dram[1]:        15         4        54        29        37        12        51        32         0         4        28        12         4         0        43        19 
dram[2]:        27         0        60        27        24        24        76        56         8         0        28         8         0         0        43        31 
dram[3]:        36        18        26        37        20        24        12         0         4         0        12         0         5        12         0         0 
dram[4]:         8        12         8        32        13         0        80        76         8         8         0         0         0         0        47        35 
dram[5]:         4        19         8        11        35        16        32        16         4         4         0         8         0         6        16        15 
dram[6]:         8        20        40        42        38        31         8        12         4         0         0         8        23        21        12        12 
dram[7]:        52        49        25        15        36        61        20        28         4         8         4         0        37         8        10         4 
dram[8]:         0         0         8        12        20        28        12        21         0         0         0         0         0        20        10         4 
dram[9]:       118        15         0         4        44        16        24        12        12        32         8        12         0         0         8         8 
dram[10]:        22         4        16         8        53        51        52        56        12         8         4         4         8         0        65        34 
dram[11]:         0         0         7         8         0        50        20         8         0         0         0         0        16        12         8         0 
total dram writes = 3365
min_bank_accesses = 0!
chip skew: 412/129 = 3.19
average mf latency per bank:
dram[0]:      12857     20411     17169     13307     12882     18817     18361     15377     24875     16206    134740    104268     44772     27818     27230     15947
dram[1]:      15240     14552     13237     17934     12639     14958     11129     12394     16305     21394     81698     59755     46206     66144     17485     13397
dram[2]:      12698      9509     11179     12320     11053     12769     11032      9945     18639     23247     76751     49974     34333     37511     14181     12906
dram[3]:       9498     14318     18231     13160     38261     36826     22868     28538     21790     25815     54707     47945    157929    133767     55360     20319
dram[4]:      14861     20526     21587     17240     15750     31139     12600     22145     31921     29927     64341    103233     61607     87927     20417     22078
dram[5]:      16849     28603     20987     37519     16661     16300     19514     25521     58323     48107    111094    135470    109134     80860     14184     24550
dram[6]:      13430     13707     15717     15320     18240     15047     11296     12439     57159     28195     45096     61441     57535     71494     12192     23694
dram[7]:      11561     15953     10427     11711     14721     14116     20542     14930     29468     32713     42699     30685     23092     40929     15724     16997
dram[8]:      25977     38197     32919     46321     27784     13805     11934     11194     60418     49232    343239    440803     34274     56276     10522     15755
dram[9]:       9067     21204     18906     11309     18208     21422     15677     15014     72977     25809     31415     27600     87404    109130     13449     19220
dram[10]:      18789     17501     14417     13782     10758     14825      8012      6514     43884     19313     34724     47322     47752     44500      9083     10342
dram[11]:      71670     22445     41700     31824     50946     17265     18508     37018     61982     35585    130538    339266     80542     74969     32675     25713
maximum mf latency per bank:
dram[0]:       1302      1281      1276      1274      1291      1605      1496      1743      1847      1918      1822      1870      1838      1589      1295      1299
dram[1]:       1319      1301      1304      1301      1318      1309      1755      1845      1882      1918      1817      1787      1787      1751      1329      1309
dram[2]:       1428      1345      1493      1409      1490      1509      1417      1644      1918      1847      1824      1785      1566      1561      1411      1428
dram[3]:       1025      1046      1102      1062      1354      1069      1799      1775      1923      1850      1859      1921      1698      1556      1008      1030
dram[4]:       1683      1620      1668      1632      1621      1674      1691      1647      1868      1857      1859      1822      1723      1801      1640      1688
dram[5]:       1049      1011      1177      1077      1223      1020      1354      1221      1917      1918      1882      1865      1531      1869      1197      1045
dram[6]:       1064      1039      1164      1058      1222      1005      1680      1838      1922      1847      1858      1923      1906      1867      1122      1018
dram[7]:       1070      1173      1104      1058      1172      1028      1203      1396      1916      1874      1877      1778      1835      1709      1089      1075
dram[8]:       1017      1175      1049      1051      1142      1211      1685      1698      1918      1916      1833      1858      1669      1879      1147      1053
dram[9]:       1036      1062      1014      1099      1155      1226      1524      1716      1871      1866      1870      1862      1457      1773      1073      1076
dram[10]:       1139      1175      1140      1159      1586      1098      1867      1253      1820      1845      1921      1865      1828      1858      1145      1168
dram[11]:       1007      1026      1023      1057      1039      1047      1148      1543      1850      1923      1862      1877      1692      1698      1007      1066
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=503633 n_nop=499239 n_act=831 n_pre=815 n_ref_event=94351246035616 n_req=2571 n_rd=2498 n_rd_L2_A=0 n_write=0 n_wr_bk=268 bw_util=0.01098
n_activity=47781 dram_eff=0.1158
bk0: 241a 500886i bk1: 137a 501413i bk2: 143a 501538i bk3: 171a 501625i bk4: 174a 501656i bk5: 137a 501291i bk6: 133a 502206i bk7: 155a 501952i bk8: 191a 500614i bk9: 247a 500455i bk10: 79a 502882i bk11: 97a 502667i bk12: 194a 500839i bk13: 220a 500659i bk14: 69a 502341i bk15: 110a 502118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682225
Row_Buffer_Locality_read = 0.692954
Row_Buffer_Locality_write = 0.315068
Bank_Level_Parallism = 1.275873
Bank_Level_Parallism_Col = 0.671323
Bank_Level_Parallism_Ready = 1.032246
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.010984 
total_CMD = 503633 
util_bw = 5532 
Wasted_Col = 13457 
Wasted_Row = 9451 
Idle = 475193 

BW Util Bottlenecks: 
RCDc_limit = 11595 
RCDWRc_limit = 356 
WTRc_limit = 715 
RTWc_limit = 860 
CCDLc_limit = 2219 
rwq = 0 
CCDLc_limit_alone = 2168 
WTRc_limit_alone = 687 
RTWc_limit_alone = 837 

Commands details: 
total_CMD = 503633 
n_nop = 499239 
Read = 2498 
Write = 0 
L2_Alloc = 0 
L2_WB = 268 
n_act = 831 
n_pre = 815 
n_ref = 94351246035616 
n_req = 2571 
total_req = 2766 

Dual Bus Interface Util: 
issued_total_row = 1646 
issued_total_col = 2766 
Row_Bus_Util =  0.003268 
CoL_Bus_Util = 0.005492 
Either_Row_CoL_Bus_Util = 0.008725 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.004096 
queue_avg = 0.039110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0391098
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=503633 n_nop=498416 n_act=1036 n_pre=1020 n_ref_event=0 n_req=2934 n_rd=2843 n_rd_L2_A=0 n_write=0 n_wr_bk=344 bw_util=0.01266
n_activity=53467 dram_eff=0.1192
bk0: 232a 499815i bk1: 218a 500845i bk2: 200a 501320i bk3: 135a 502028i bk4: 249a 499559i bk5: 182a 500953i bk6: 232a 499998i bk7: 176a 500786i bk8: 266a 499997i bk9: 196a 501039i bk10: 112a 501665i bk11: 68a 502610i bk12: 176a 500926i bk13: 144a 501531i bk14: 95a 502030i bk15: 162a 501446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651670
Row_Buffer_Locality_read = 0.666198
Row_Buffer_Locality_write = 0.197802
Bank_Level_Parallism = 1.362238
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.049062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.012656 
total_CMD = 503633 
util_bw = 6374 
Wasted_Col = 15839 
Wasted_Row = 10939 
Idle = 470481 

BW Util Bottlenecks: 
RCDc_limit = 14063 
RCDWRc_limit = 520 
WTRc_limit = 1105 
RTWc_limit = 883 
CCDLc_limit = 2785 
rwq = 0 
CCDLc_limit_alone = 2693 
WTRc_limit_alone = 1054 
RTWc_limit_alone = 842 

Commands details: 
total_CMD = 503633 
n_nop = 498416 
Read = 2843 
Write = 0 
L2_Alloc = 0 
L2_WB = 344 
n_act = 1036 
n_pre = 1020 
n_ref = 0 
n_req = 2934 
total_req = 3187 

Dual Bus Interface Util: 
issued_total_row = 2056 
issued_total_col = 3187 
Row_Bus_Util =  0.004082 
CoL_Bus_Util = 0.006328 
Either_Row_CoL_Bus_Util = 0.010359 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.004984 
queue_avg = 0.052232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0522325
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=503633 n_nop=497283 n_act=1241 n_pre=1225 n_ref_event=0 n_req=3614 n_rd=3506 n_rd_L2_A=0 n_write=0 n_wr_bk=412 bw_util=0.01556
n_activity=61019 dram_eff=0.1284
bk0: 262a 499850i bk1: 307a 500155i bk2: 236a 498976i bk3: 239a 499947i bk4: 260a 500186i bk5: 246a 500545i bk6: 209a 499423i bk7: 296a 499034i bk8: 257a 499778i bk9: 196a 501032i bk10: 119a 501820i bk11: 173a 501321i bk12: 162a 501912i bk13: 205a 500636i bk14: 148a 500988i bk15: 191a 500968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660764
Row_Buffer_Locality_read = 0.671991
Row_Buffer_Locality_write = 0.296296
Bank_Level_Parallism = 1.433381
Bank_Level_Parallism_Col = 1.271605
Bank_Level_Parallism_Ready = 1.065773
write_to_read_ratio_blp_rw_average = 0.096983
GrpLevelPara = 1.203921 

BW Util details:
bwutil = 0.015559 
total_CMD = 503633 
util_bw = 7836 
Wasted_Col = 18894 
Wasted_Row = 12266 
Idle = 464637 

BW Util Bottlenecks: 
RCDc_limit = 16625 
RCDWRc_limit = 530 
WTRc_limit = 1317 
RTWc_limit = 1552 
CCDLc_limit = 3392 
rwq = 0 
CCDLc_limit_alone = 3227 
WTRc_limit_alone = 1226 
RTWc_limit_alone = 1478 

Commands details: 
total_CMD = 503633 
n_nop = 497283 
Read = 3506 
Write = 0 
L2_Alloc = 0 
L2_WB = 412 
n_act = 1241 
n_pre = 1225 
n_ref = 0 
n_req = 3614 
total_req = 3918 

Dual Bus Interface Util: 
issued_total_row = 2466 
issued_total_col = 3918 
Row_Bus_Util =  0.004896 
CoL_Bus_Util = 0.007779 
Either_Row_CoL_Bus_Util = 0.012608 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.005354 
queue_avg = 0.068810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.06881
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=503633 n_nop=499800 n_act=778 n_pre=762 n_ref_event=0 n_req=2150 n_rd=2094 n_rd_L2_A=0 n_write=0 n_wr_bk=206 bw_util=0.009134
n_activity=43567 dram_eff=0.1056
bk0: 307a 499475i bk1: 191a 500997i bk2: 158a 501031i bk3: 196a 500763i bk4: 46a 502897i bk5: 59a 502832i bk6: 117a 501774i bk7: 87a 502051i bk8: 182a 500875i bk9: 170a 501092i bk10: 136a 501506i bk11: 173a 501021i bk12: 45a 502991i bk13: 47a 503152i bk14: 47a 503413i bk15: 133a 502120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.645116
Row_Buffer_Locality_read = 0.656638
Row_Buffer_Locality_write = 0.214286
Bank_Level_Parallism = 1.245848
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.036254
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.009134 
total_CMD = 503633 
util_bw = 4600 
Wasted_Col = 12351 
Wasted_Row = 9323 
Idle = 477359 

BW Util Bottlenecks: 
RCDc_limit = 10953 
RCDWRc_limit = 326 
WTRc_limit = 573 
RTWc_limit = 456 
CCDLc_limit = 1769 
rwq = 0 
CCDLc_limit_alone = 1706 
WTRc_limit_alone = 540 
RTWc_limit_alone = 426 

Commands details: 
total_CMD = 503633 
n_nop = 499800 
Read = 2094 
Write = 0 
L2_Alloc = 0 
L2_WB = 206 
n_act = 778 
n_pre = 762 
n_ref = 0 
n_req = 2150 
total_req = 2300 

Dual Bus Interface Util: 
issued_total_row = 1540 
issued_total_col = 2300 
Row_Bus_Util =  0.003058 
CoL_Bus_Util = 0.004567 
Either_Row_CoL_Bus_Util = 0.007611 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001826 
queue_avg = 0.036713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0367132
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=503633 n_nop=498947 n_act=960 n_pre=944 n_ref_event=0 n_req=2565 n_rd=2481 n_rd_L2_A=0 n_write=0 n_wr_bk=327 bw_util=0.01115
n_activity=49649 dram_eff=0.1131
bk0: 227a 500452i bk1: 222a 500527i bk2: 158a 501083i bk3: 189a 501284i bk4: 170a 500974i bk5: 104a 502135i bk6: 174a 500404i bk7: 118a 501539i bk8: 183a 500887i bk9: 166a 500868i bk10: 136a 501522i bk11: 152a 501140i bk12: 182a 501319i bk13: 127a 501953i bk14: 86a 502083i bk15: 87a 502226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.631579
Row_Buffer_Locality_read = 0.643289
Row_Buffer_Locality_write = 0.285714
Bank_Level_Parallism = 1.328404
Bank_Level_Parallism_Col = 1.183098
Bank_Level_Parallism_Ready = 1.036697
write_to_read_ratio_blp_rw_average = 0.094537
GrpLevelPara = 1.153112 

BW Util details:
bwutil = 0.011151 
total_CMD = 503633 
util_bw = 5616 
Wasted_Col = 14895 
Wasted_Row = 10163 
Idle = 472959 

BW Util Bottlenecks: 
RCDc_limit = 13283 
RCDWRc_limit = 459 
WTRc_limit = 716 
RTWc_limit = 795 
CCDLc_limit = 2405 
rwq = 0 
CCDLc_limit_alone = 2334 
WTRc_limit_alone = 672 
RTWc_limit_alone = 768 

Commands details: 
total_CMD = 503633 
n_nop = 498947 
Read = 2481 
Write = 0 
L2_Alloc = 0 
L2_WB = 327 
n_act = 960 
n_pre = 944 
n_ref = 0 
n_req = 2565 
total_req = 2808 

Dual Bus Interface Util: 
issued_total_row = 1904 
issued_total_col = 2808 
Row_Bus_Util =  0.003781 
CoL_Bus_Util = 0.005575 
Either_Row_CoL_Bus_Util = 0.009304 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.005548 
queue_avg = 0.046723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0467225
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=503633 n_nop=500753 n_act=560 n_pre=544 n_ref_event=0 n_req=1640 n_rd=1589 n_rd_L2_A=0 n_write=0 n_wr_bk=194 bw_util=0.007081
n_activity=32441 dram_eff=0.1099
bk0: 173a 501569i bk1: 112a 502254i bk2: 104a 502142i bk3: 57a 502445i bk4: 140a 501411i bk5: 125a 502377i bk6: 134a 501730i bk7: 105a 502270i bk8: 66a 502765i bk9: 75a 502483i bk10: 50a 502681i bk11: 32a 503002i bk12: 72a 502835i bk13: 70a 502655i bk14: 154a 501864i bk15: 120a 502006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666463
Row_Buffer_Locality_read = 0.679043
Row_Buffer_Locality_write = 0.274510
Bank_Level_Parallism = 1.248448
Bank_Level_Parallism_Col = 1.132498
Bank_Level_Parallism_Ready = 1.031233
write_to_read_ratio_blp_rw_average = 0.103655
GrpLevelPara = 1.091478 

BW Util details:
bwutil = 0.007081 
total_CMD = 503633 
util_bw = 3566 
Wasted_Col = 9147 
Wasted_Row = 6314 
Idle = 484606 

BW Util Bottlenecks: 
RCDc_limit = 7883 
RCDWRc_limit = 284 
WTRc_limit = 286 
RTWc_limit = 518 
CCDLc_limit = 1495 
rwq = 0 
CCDLc_limit_alone = 1422 
WTRc_limit_alone = 270 
RTWc_limit_alone = 461 

Commands details: 
total_CMD = 503633 
n_nop = 500753 
Read = 1589 
Write = 0 
L2_Alloc = 0 
L2_WB = 194 
n_act = 560 
n_pre = 544 
n_ref = 0 
n_req = 1640 
total_req = 1783 

Dual Bus Interface Util: 
issued_total_row = 1104 
issued_total_col = 1783 
Row_Bus_Util =  0.002192 
CoL_Bus_Util = 0.003540 
Either_Row_CoL_Bus_Util = 0.005718 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.002431 
queue_avg = 0.025086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0250857
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=503633 n_nop=499056 n_act=924 n_pre=908 n_ref_event=0 n_req=2563 n_rd=2488 n_rd_L2_A=0 n_write=0 n_wr_bk=279 bw_util=0.01099
n_activity=49151 dram_eff=0.1126
bk0: 253a 500050i bk1: 239a 499988i bk2: 151a 501272i bk3: 150a 501102i bk4: 120a 501594i bk5: 128a 502268i bk6: 240a 500206i bk7: 214a 500674i bk8: 189a 500632i bk9: 148a 501363i bk10: 83a 502448i bk11: 100a 501987i bk12: 77a 502444i bk13: 73a 502630i bk14: 229a 500747i bk15: 94a 502003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644947
Row_Buffer_Locality_read = 0.657154
Row_Buffer_Locality_write = 0.240000
Bank_Level_Parallism = 1.338207
Bank_Level_Parallism_Col = 1.203479
Bank_Level_Parallism_Ready = 1.036651
write_to_read_ratio_blp_rw_average = 0.084592
GrpLevelPara = 1.157969 

BW Util details:
bwutil = 0.010988 
total_CMD = 503633 
util_bw = 5534 
Wasted_Col = 14325 
Wasted_Row = 9965 
Idle = 473809 

BW Util Bottlenecks: 
RCDc_limit = 12822 
RCDWRc_limit = 402 
WTRc_limit = 814 
RTWc_limit = 870 
CCDLc_limit = 2164 
rwq = 0 
CCDLc_limit_alone = 2063 
WTRc_limit_alone = 767 
RTWc_limit_alone = 816 

Commands details: 
total_CMD = 503633 
n_nop = 499056 
Read = 2488 
Write = 0 
L2_Alloc = 0 
L2_WB = 279 
n_act = 924 
n_pre = 908 
n_ref = 0 
n_req = 2563 
total_req = 2767 

Dual Bus Interface Util: 
issued_total_row = 1832 
issued_total_col = 2767 
Row_Bus_Util =  0.003638 
CoL_Bus_Util = 0.005494 
Either_Row_CoL_Bus_Util = 0.009088 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.004807 
queue_avg = 0.040718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0407181
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=503633 n_nop=498594 n_act=1016 n_pre=1000 n_ref_event=0 n_req=2777 n_rd=2678 n_rd_L2_A=0 n_write=0 n_wr_bk=361 bw_util=0.01207
n_activity=53279 dram_eff=0.1141
bk0: 237a 499833i bk1: 164a 500641i bk2: 254a 500739i bk3: 200a 500558i bk4: 154a 501142i bk5: 177a 500762i bk6: 123a 501520i bk7: 155a 500702i bk8: 127a 501799i bk9: 128a 502196i bk10: 192a 500670i bk11: 147a 501298i bk12: 176a 500955i bk13: 109a 501897i bk14: 183a 500911i bk15: 152a 501613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639539
Row_Buffer_Locality_read = 0.652726
Row_Buffer_Locality_write = 0.282828
Bank_Level_Parallism = 1.339991
Bank_Level_Parallism_Col = 1.212997
Bank_Level_Parallism_Ready = 1.050720
write_to_read_ratio_blp_rw_average = 0.103420
GrpLevelPara = 1.158449 

BW Util details:
bwutil = 0.012068 
total_CMD = 503633 
util_bw = 6078 
Wasted_Col = 15931 
Wasted_Row = 11041 
Idle = 470583 

BW Util Bottlenecks: 
RCDc_limit = 13961 
RCDWRc_limit = 508 
WTRc_limit = 1145 
RTWc_limit = 1055 
CCDLc_limit = 2632 
rwq = 0 
CCDLc_limit_alone = 2477 
WTRc_limit_alone = 1057 
RTWc_limit_alone = 988 

Commands details: 
total_CMD = 503633 
n_nop = 498594 
Read = 2678 
Write = 0 
L2_Alloc = 0 
L2_WB = 361 
n_act = 1016 
n_pre = 1000 
n_ref = 0 
n_req = 2777 
total_req = 3039 

Dual Bus Interface Util: 
issued_total_row = 2016 
issued_total_col = 3039 
Row_Bus_Util =  0.004003 
CoL_Bus_Util = 0.006034 
Either_Row_CoL_Bus_Util = 0.010005 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.003175 
queue_avg = 0.051526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0515256
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=503633 n_nop=500186 n_act=707 n_pre=691 n_ref_event=0 n_req=1957 n_rd=1922 n_rd_L2_A=0 n_write=0 n_wr_bk=135 bw_util=0.008169
n_activity=39695 dram_eff=0.1036
bk0: 129a 501978i bk1: 87a 502483i bk2: 58a 503295i bk3: 58a 502965i bk4: 96a 502279i bk5: 180a 501430i bk6: 221a 500177i bk7: 244a 499479i bk8: 74a 502142i bk9: 110a 502039i bk10: 17a 503486i bk11: 18a 503457i bk12: 138a 502002i bk13: 102a 502309i bk14: 225a 500287i bk15: 165a 501202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.645376
Row_Buffer_Locality_read = 0.652445
Row_Buffer_Locality_write = 0.257143
Bank_Level_Parallism = 1.267856
Bank_Level_Parallism_Col = 1.145475
Bank_Level_Parallism_Ready = 1.020803
write_to_read_ratio_blp_rw_average = 0.065661
GrpLevelPara = 1.122002 

BW Util details:
bwutil = 0.008169 
total_CMD = 503633 
util_bw = 4114 
Wasted_Col = 11114 
Wasted_Row = 8060 
Idle = 480345 

BW Util Bottlenecks: 
RCDc_limit = 10197 
RCDWRc_limit = 200 
WTRc_limit = 334 
RTWc_limit = 448 
CCDLc_limit = 1554 
rwq = 0 
CCDLc_limit_alone = 1518 
WTRc_limit_alone = 318 
RTWc_limit_alone = 428 

Commands details: 
total_CMD = 503633 
n_nop = 500186 
Read = 1922 
Write = 0 
L2_Alloc = 0 
L2_WB = 135 
n_act = 707 
n_pre = 691 
n_ref = 0 
n_req = 1957 
total_req = 2057 

Dual Bus Interface Util: 
issued_total_row = 1398 
issued_total_col = 2057 
Row_Bus_Util =  0.002776 
CoL_Bus_Util = 0.004084 
Either_Row_CoL_Bus_Util = 0.006844 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.002321 
queue_avg = 0.031279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0312787
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=503633 n_nop=499184 n_act=842 n_pre=826 n_ref_event=0 n_req=2571 n_rd=2484 n_rd_L2_A=0 n_write=0 n_wr_bk=313 bw_util=0.01111
n_activity=48536 dram_eff=0.1153
bk0: 210a 500224i bk1: 123a 501739i bk2: 150a 501433i bk3: 234a 501082i bk4: 139a 501463i bk5: 101a 502357i bk6: 151a 501313i bk7: 209a 501031i bk8: 38a 502980i bk9: 133a 501588i bk10: 248a 500754i bk11: 273a 500198i bk12: 79a 503029i bk13: 82a 502462i bk14: 223a 500855i bk15: 91a 502188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678335
Row_Buffer_Locality_read = 0.690419
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.252110
Bank_Level_Parallism_Col = 1.146011
Bank_Level_Parallism_Ready = 1.031639
write_to_read_ratio_blp_rw_average = 0.101740
GrpLevelPara = 1.110266 

BW Util details:
bwutil = 0.011107 
total_CMD = 503633 
util_bw = 5594 
Wasted_Col = 13943 
Wasted_Row = 9754 
Idle = 474342 

BW Util Bottlenecks: 
RCDc_limit = 11733 
RCDWRc_limit = 447 
WTRc_limit = 590 
RTWc_limit = 740 
CCDLc_limit = 2521 
rwq = 0 
CCDLc_limit_alone = 2467 
WTRc_limit_alone = 566 
RTWc_limit_alone = 710 

Commands details: 
total_CMD = 503633 
n_nop = 499184 
Read = 2484 
Write = 0 
L2_Alloc = 0 
L2_WB = 313 
n_act = 842 
n_pre = 826 
n_ref = 0 
n_req = 2571 
total_req = 2797 

Dual Bus Interface Util: 
issued_total_row = 1668 
issued_total_col = 2797 
Row_Bus_Util =  0.003312 
CoL_Bus_Util = 0.005554 
Either_Row_CoL_Bus_Util = 0.008834 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.003596 
queue_avg = 0.043319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0433192
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=503633 n_nop=497035 n_act=1355 n_pre=1339 n_ref_event=0 n_req=3670 n_rd=3556 n_rd_L2_A=0 n_write=0 n_wr_bk=397 bw_util=0.0157
n_activity=65244 dram_eff=0.1212
bk0: 187a 501091i bk1: 196a 501298i bk2: 225a 501010i bk3: 204a 501464i bk4: 237a 499662i bk5: 153a 500825i bk6: 381a 496591i bk7: 332a 497934i bk8: 97a 501581i bk9: 220a 500715i bk10: 200a 500976i bk11: 205a 500190i bk12: 196a 500043i bk13: 167a 501130i bk14: 271a 499056i bk15: 285a 499099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.634605
Row_Buffer_Locality_read = 0.649044
Row_Buffer_Locality_write = 0.184211
Bank_Level_Parallism = 1.455028
Bank_Level_Parallism_Col = 1.283324
Bank_Level_Parallism_Ready = 1.054637
write_to_read_ratio_blp_rw_average = 0.096612
GrpLevelPara = 1.205999 

BW Util details:
bwutil = 0.015698 
total_CMD = 503633 
util_bw = 7906 
Wasted_Col = 19861 
Wasted_Row = 13407 
Idle = 462459 

BW Util Bottlenecks: 
RCDc_limit = 18057 
RCDWRc_limit = 671 
WTRc_limit = 1272 
RTWc_limit = 1647 
CCDLc_limit = 3468 
rwq = 0 
CCDLc_limit_alone = 3284 
WTRc_limit_alone = 1193 
RTWc_limit_alone = 1542 

Commands details: 
total_CMD = 503633 
n_nop = 497035 
Read = 3556 
Write = 0 
L2_Alloc = 0 
L2_WB = 397 
n_act = 1355 
n_pre = 1339 
n_ref = 0 
n_req = 3670 
total_req = 3953 

Dual Bus Interface Util: 
issued_total_row = 2694 
issued_total_col = 3953 
Row_Bus_Util =  0.005349 
CoL_Bus_Util = 0.007849 
Either_Row_CoL_Bus_Util = 0.013101 
Issued_on_Two_Bus_Simul_Util = 0.000097 
issued_two_Eff = 0.007426 
queue_avg = 0.066971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0669714
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=503633 n_nop=501488 n_act=417 n_pre=401 n_ref_event=0 n_req=1238 n_rd=1204 n_rd_L2_A=0 n_write=0 n_wr_bk=129 bw_util=0.005294
n_activity=25353 dram_eff=0.1052
bk0: 31a 503152i bk1: 120a 502334i bk2: 58a 503113i bk3: 83a 503135i bk4: 38a 503482i bk5: 116a 501516i bk6: 113a 501711i bk7: 72a 502192i bk8: 57a 502546i bk9: 109a 502225i bk10: 53a 503174i bk11: 20a 503415i bk12: 75a 502826i bk13: 77a 502309i bk14: 78a 502422i bk15: 104a 502490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672859
Row_Buffer_Locality_read = 0.685216
Row_Buffer_Locality_write = 0.235294
Bank_Level_Parallism = 1.222142
Bank_Level_Parallism_Col = 1.140415
Bank_Level_Parallism_Ready = 1.020179
write_to_read_ratio_blp_rw_average = 0.092824
GrpLevelPara = 1.117425 

BW Util details:
bwutil = 0.005294 
total_CMD = 503633 
util_bw = 2666 
Wasted_Col = 6862 
Wasted_Row = 4948 
Idle = 489157 

BW Util Bottlenecks: 
RCDc_limit = 5927 
RCDWRc_limit = 211 
WTRc_limit = 286 
RTWc_limit = 377 
CCDLc_limit = 1077 
rwq = 0 
CCDLc_limit_alone = 1040 
WTRc_limit_alone = 263 
RTWc_limit_alone = 363 

Commands details: 
total_CMD = 503633 
n_nop = 501488 
Read = 1204 
Write = 0 
L2_Alloc = 0 
L2_WB = 129 
n_act = 417 
n_pre = 401 
n_ref = 0 
n_req = 1238 
total_req = 1333 

Dual Bus Interface Util: 
issued_total_row = 818 
issued_total_col = 1333 
Row_Bus_Util =  0.001624 
CoL_Bus_Util = 0.002647 
Either_Row_CoL_Bus_Util = 0.004259 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.002797 
queue_avg = 0.021194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.021194

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66894, Miss = 1237, Miss_rate = 0.018, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 62082, Miss = 1578, Miss_rate = 0.025, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 70148, Miss = 2775, Miss_rate = 0.040, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 51555, Miss = 1216, Miss_rate = 0.024, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[4]: Access = 69943, Miss = 2559, Miss_rate = 0.037, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[5]: Access = 55266, Miss = 2185, Miss_rate = 0.040, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[6]: Access = 63322, Miss = 1296, Miss_rate = 0.020, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[7]: Access = 64110, Miss = 1289, Miss_rate = 0.020, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[8]: Access = 74558, Miss = 1751, Miss_rate = 0.023, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[9]: Access = 49901, Miss = 1348, Miss_rate = 0.027, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[10]: Access = 59596, Miss = 708, Miss_rate = 0.012, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[11]: Access = 56505, Miss = 1372, Miss_rate = 0.024, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[12]: Access = 55355, Miss = 1324, Miss_rate = 0.024, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[13]: Access = 66686, Miss = 1593, Miss_rate = 0.024, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[14]: Access = 53348, Miss = 1178, Miss_rate = 0.022, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[15]: Access = 60345, Miss = 2278, Miss_rate = 0.038, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[16]: Access = 60872, Miss = 1068, Miss_rate = 0.018, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[17]: Access = 59619, Miss = 929, Miss_rate = 0.016, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[18]: Access = 64073, Miss = 3338, Miss_rate = 0.052, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[19]: Access = 61075, Miss = 894, Miss_rate = 0.015, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[20]: Access = 63552, Miss = 2485, Miss_rate = 0.039, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[21]: Access = 68949, Miss = 2185, Miss_rate = 0.032, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[22]: Access = 63145, Miss = 1181, Miss_rate = 0.019, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[23]: Access = 50970, Miss = 197, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1471869
L2_total_cache_misses = 37964
L2_total_cache_miss_rate = 0.0258
L2_total_cache_pending_hits = 2627
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1145320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2596
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10515
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18828
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 285958
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 453
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8168
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1177259
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294610
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.209
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1471869
icnt_total_pkts_simt_to_mem=1471869
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 75.635
	minimum = 5
	maximum = 620
Network latency average = 74.4921
	minimum = 5
	maximum = 617
Slowest packet = 2939107
Flit latency average = 74.4921
	minimum = 5
	maximum = 617
Slowest flit = 2939107
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0281671
	minimum = 0.0197931 (at node 15)
	maximum = 0.134803 (at node 41)
Accepted packet rate average = 0.0281671
	minimum = 0.0197931 (at node 15)
	maximum = 0.134803 (at node 41)
Injected flit rate average = 0.0281671
	minimum = 0.0197931 (at node 15)
	maximum = 0.134803 (at node 41)
Accepted flit rate average= 0.0281671
	minimum = 0.0197931 (at node 15)
	maximum = 0.134803 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 116.059 (16 samples)
	minimum = 5 (16 samples)
	maximum = 660.5 (16 samples)
Network latency average = 60.7032 (16 samples)
	minimum = 5 (16 samples)
	maximum = 422.188 (16 samples)
Flit latency average = 60.7032 (16 samples)
	minimum = 5 (16 samples)
	maximum = 422.188 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.0905796 (16 samples)
	minimum = 0.0673864 (16 samples)
	maximum = 0.189089 (16 samples)
Accepted packet rate average = 0.0905796 (16 samples)
	minimum = 0.0673864 (16 samples)
	maximum = 0.189089 (16 samples)
Injected flit rate average = 0.0905796 (16 samples)
	minimum = 0.0673864 (16 samples)
	maximum = 0.189089 (16 samples)
Accepted flit rate average = 0.0905796 (16 samples)
	minimum = 0.0673864 (16 samples)
	maximum = 0.189089 (16 samples)
Injected packet size average = 1 (16 samples)
Accepted packet size average = 1 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 5 sec (125 sec)
gpgpu_simulation_rate = 208052 (inst/sec)
gpgpu_simulation_rate = 2283 (cycle/sec)
gpgpu_silicon_slowdown = 620674x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe763ce50..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cfdafb2dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 10091
gpu_sim_insn = 1283661
gpu_ipc =     127.2085
gpu_tot_sim_cycle = 295562
gpu_tot_sim_insn = 27290217
gpu_tot_ipc =      92.3333
gpu_tot_issued_cta = 2176
gpu_occupancy = 36.1332% 
gpu_tot_occupancy = 69.5183% 
max_total_param_size = 0
gpu_stall_dramfull = 15288
gpu_stall_icnt2sh    = 15072
partiton_level_parallism =       0.8865
partiton_level_parallism_total  =       5.0102
partiton_level_parallism_util =       3.6029
partiton_level_parallism_util_total  =       9.3474
L2_BW  =      40.1989 GB/Sec
L2_BW_total  =     227.1810 GB/Sec
gpu_total_sim_rate=213204

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 2176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1400, 1026, 1115, 1300, 1148, 1445, 895, 1234, 1390, 1543, 1333, 1222, 1170, 1467, 1102, 1235, 1356, 1318, 1573, 1465, 1678, 1731, 1456, 1720, 1445, 1280, 1370, 1666, 1248, 1478, 1544, 1355, 1205, 1269, 1074, 1030, 1293, 1249, 1052, 1008, 1260, 953, 1061, 1249, 1325, 1226, 1371, 1261, 1103, 1290, 1191, 1170, 1236, 1246, 1784, 994, 1357, 1300, 1230, 1445, 1377, 1357, 1366, 1290, 
gpgpu_n_tot_thrd_icount = 70689952
gpgpu_n_tot_w_icount = 2209061
gpgpu_n_stall_shd_mem = 1574062
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1185482
gpgpu_n_mem_write_global = 295333
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3479833	W0_Idle:1821723	W0_Scoreboard:9491789	W1:478788	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
single_issue_nums: WS0:502349	WS1:500060	WS2:501486	WS3:503818	
dual_issue_nums: WS0:25240	WS1:25114	WS2:25062	WS3:25258	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9483856 {8:1185482,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11813320 {40:295333,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47419280 {40:1185482,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362664 {8:295333,}
maxmflatency = 1923 
max_icnt2mem_latency = 1794 
maxmrqlatency = 115 
max_icnt2sh_latency = 532 
averagemflatency = 569 
avg_icnt2mem_latency = 398 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 45 
mrq_lat_table:21747 	334 	425 	2057 	5588 	418 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	379415 	240950 	784680 	75770 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	115394 	102197 	52893 	63020 	66500 	104042 	275786 	693921 	7062 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	403321 	528881 	228914 	112631 	69282 	56465 	80805 	516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	216 	64 	137 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        12        17        17        21        17        16        45         7        23        13        17        12        13         8        26 
dram[1]:        13        14        26        18        18        11        13        10        14        11        12        10         7        11        12        10 
dram[2]:        16        17        21        17        22        17        24        21        14        11        16        13        21        18        22        13 
dram[3]:        15        17        10        14        12        14        11         5        10        15        12        12         5        17        12        17 
dram[4]:        11        13         6        12         9        10        24        16        10        11         8         9        14        12        19        19 
dram[5]:        11        20        10         9        23        25        23        17         8         6         5         8        16        10        15        16 
dram[6]:        14        12        17        22        13        20        13        16        14         9        16         8        14        14        13         7 
dram[7]:        19        17        17        10        16        21        10         9         8        15        11         7        13         8        10        17 
dram[8]:        11        14        19         9         8        12        13        12         5        11         0         6        10        13        11        11 
dram[9]:        34        15        10        14        10        21        13        19         6        16        23        17        52         8        14         9 
dram[10]:        32        23        17        22        12        16        16        12         8        15        17         8         7        10        17        22 
dram[11]:         6        16        13        32        22        14         9         6         6         8        24        11         8         9         9        12 
maximum service time to same row:
dram[0]:      9906     11360     13630      9232      9643      9043     11247     20691     10976      6287     11123     18231      7123      6376     17150      9932 
dram[1]:      8725      7263     13606     17868      8300     10464     10420     10570      7065     12308     10299      7066      6993      7123     13959     13083 
dram[2]:      9798      9477     13804     16516      9729     12742     15160     21155      9697      7116      7888     16104     21955     18535     11123      9339 
dram[3]:      6428      8722     13892      8038     12747     34506      9974     11215      7404      6926      8634     12336      7594     21907     40685      8211 
dram[4]:      7669      6973     22497      6505     10647     15413     11348     11059     17374     17102     10101     17029      8099      7140     20819     17145 
dram[5]:     13166      9570      6438      8115     11233     17928     11461     13854      8789      9498      9792      8634     24767     11642     13164     10794 
dram[6]:      8814     12815     12107     12653     19673     21374     12453      7010      7826      6983      9072      9493     21119     16336      7070     16506 
dram[7]:      7123     12524      6661     12216     17859      8124      6285      9455      7541      7770      7709      6828     13905      7538      9857      7878 
dram[8]:     11922     10245     35145     22566     13097     16067      9413     10186     11507      8632      9276     16925      8682      9168      7225     14667 
dram[9]:      7070     22066      9039     13249     13339     22140      7129     22588     26738      6985     16619      7087     21794      7782      6959     14940 
dram[10]:     11528      7625     11086     15163      7551      9262      7770      6308      7885      6877     12359      6211      6918      9203      6997     12346 
dram[11]:     21030     12091     29541     29576     51167     23291     10516     15333     22724     10190     27244      9377     15784      7201      9469     14554 
average row accesses per activate:
dram[0]:  3.301370  2.438596  3.187500  4.133333  3.415094  2.607143  4.088235  3.951220  2.337349  2.952381  4.444445  3.666667  2.746479  2.787500  2.586207  4.344828 
dram[1]:  2.383838  3.041096  4.500000  3.972222  2.524272  2.513514  2.822222  2.611111  3.000000  3.229508  2.531915  3.380952  2.579710  2.654546  2.944444  2.929825 
dram[2]:  2.793814  3.373626  2.300000  2.940476  3.178571  3.577465  2.540816  3.094340  2.836957  3.229508  3.500000  2.933333  3.704545  2.592592  2.580645  3.030303 
dram[3]:  2.908257  3.030303  2.619048  3.014493  4.307693  4.058824  2.423077  2.071429  2.486486  2.478261  2.592592  2.544118  3.357143  4.166667  7.833333  3.093023 
dram[4]:  2.738095  2.690476  2.424242  3.396552  2.550725  2.837838  2.779221  3.187500  2.480000  2.449275  2.566038  2.318182  3.050000  2.931818  3.093750  2.969697 
dram[5]:  3.301887  3.806452  2.650000  2.068965  2.644068  4.225806  3.333333  3.323529  3.190476  2.566667  1.923077  2.125000  3.272727  2.551724  3.404255  2.739130 
dram[6]:  2.659794  2.578947  3.326531  2.910714  2.700000  4.057143  2.652174  2.884615  2.533333  2.690909  3.192308  2.428571  3.192308  3.038461  3.093333  2.155555 
dram[7]:  2.597938  2.632353  3.473684  2.746667  2.883333  2.970588  2.612245  2.385714  2.729167  3.567568  2.519480  2.261539  2.968254  2.775000  2.666667  2.961539 
dram[8]:  3.069767  2.933333  7.500000  3.588235  2.885714  3.357143  2.488889  2.358490  1.973684  2.775000 18.000000  2.714286  3.000000  3.205882  2.489130  2.666667 
dram[9]:  3.220779  2.702128  2.576271  3.687500  3.056604  3.620690  2.672131  3.101449  2.928571  2.730769  3.315789  3.147727  7.181818  2.733333  3.013333  2.513514 
dram[10]:  3.396552  3.158730  3.545455  3.508475  2.709677  2.630769  2.335260  2.434483  2.272727  3.279412  3.029851  2.300000  2.275862  2.625000  2.575221  2.724771 
dram[11]:  2.583333  3.457143  4.615385  7.250000  6.500000  2.462963  2.403846  2.055556  1.900000  3.027778  7.571429  3.333333  4.210526  2.222222  2.666667  3.586207 
average row locality = 30603/10650 = 2.873521
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       241       137       143       173       176       141       134       155       193       247        80        99       194       222        69       110 
dram[1]:       232       221       201       135       250       183       240       180       267       196       112        68       176       146        95       162 
dram[2]:       263       307       236       240       261       248       229       314       259       197       119       174       163       210       149       192 
dram[3]:       308       195       158       197        50        63       123        87       183       171       137       173        45        47        47       133 
dram[4]:       228       223       158       189       172       105       194       134       184       167       136       153       183       129        86        89 
dram[5]:       174       112       104        57       147       127       142       109        66        76        50        32        72        72       155       122 
dram[6]:       256       240       151       151       125       133       242       222       189       148        83       100        77        73       229        94 
dram[7]:       238       166       256       202       164       185       123       159       130       130       193       147       176       109       189       153 
dram[8]:       131        88        58        58        96       181       221       244        75       111        18        19       138       104       226       166 
dram[9]:       211       123       152       235       150       101       156       211        38       134       250       274        79        82       224        91 
dram[10]:       190       198       230       205       237       155       387       337        97       221       202       206       196       168       272       288 
dram[11]:        31       121        58        84        38       120       120        72        57       109        53        20        76        77        78       104 
total dram reads = 29688
bank skew: 387/18 = 21.50
chip skew: 3589/1218 = 2.95
number of total write accesses:
dram[0]:         0         7        37        46        20        20        20        24         4         4         0         0         4         4        21        57 
dram[1]:        15         4        54        29        37        12        51        32         0         4        28        12         8         0        43        19 
dram[2]:        27         0        60        27        24        24        76        56         8         0        28         8         0         0        43        31 
dram[3]:        36        18        26        37        20        24        12         0         4         0        12         0         5        12         0         0 
dram[4]:         8        12         8        32        13         0        80        76         8         8         0         0         0         0        47        35 
dram[5]:         4        19         8        11        35        16        32        16         4         4         0         8         0         6        20        15 
dram[6]:         8        20        40        42        38        35         8        12         4         0         0         8        23        21        12        12 
dram[7]:        52        49        25        15        36        61        20        28         4         8         4         0        37         8        10         4 
dram[8]:         4         0         8        12        20        28        12        21         0         0         0         0         0        20        10         7 
dram[9]:       118        15         0         4        44        16        28        12        12        32         8        12         0         0         8         8 
dram[10]:        22         4        16         8        53        55        52        56        12         8         4         4         8         0        65        34 
dram[11]:         0         0         7         8         4        50        20         8         0         0         0         0        16        12         8         0 
total dram writes = 3396
min_bank_accesses = 0!
chip skew: 412/133 = 3.10
average mf latency per bank:
dram[0]:      12874     20420     17189     13200     12786     18400     18302     15485     24638     16217    133206    102292     44824     27593     27238     15972
dram[1]:      15250     14384     13199     17962     12618     14910     10880     12206     16257     21400     81785     59811     45235     65310     17493     13412
dram[2]:      12661      9519     11187     12284     11024     12711     10361      9518     18514     23143     76829     49742     34155     36648     14121     12863
dram[3]:       9478     14062     18235     13114     36201     35195     22023     28710     21687     25684     54413     48016    158144    133938     55418     20339
dram[4]:      14812     20457     21613     17259     15624     30899     11742     20534     31767     29781     64398    102644     61319     86636     20428     21743
dram[5]:      16782     28620     21014     37561     16068     16127     18701     24839     58335     47534    111213    135613    109260     78933     13788     24223
dram[6]:      13309     13667     15728     15256     17736     14290     11282     12111     57169     28214     45134     61515     57592     71608     12207     23719
dram[7]:      11534     15819     10367     11618     14042     13702     20656     14700     28827     32263     42522     30718     23131     40963     15275     16905
dram[8]:      24869     37800     32985     46360     27872     13773     11997     11241     59637     48803    324608    418218     34309     55436     10486     15404
dram[9]:       9049     21229     18684     11281     17214     21489     15014     14961     73032     25680     31210     27531     87498    109261     13400     19234
dram[10]:      18543     17349     14139     13742     10785     14436      7948      6470     43906     19240     34427     47155     47814     44293      9068     10256
dram[11]:      71771     22285     41746     31528     46169     16917     17696     37224     62025     35596    130712    339682     79750     75073     32699     25730
maximum mf latency per bank:
dram[0]:       1302      1281      1276      1274      1291      1605      1496      1743      1847      1918      1822      1870      1838      1589      1295      1299
dram[1]:       1319      1301      1304      1301      1318      1309      1755      1845      1882      1918      1817      1787      1787      1751      1329      1309
dram[2]:       1428      1345      1493      1409      1490      1509      1417      1644      1918      1847      1824      1785      1566      1561      1411      1428
dram[3]:       1025      1046      1102      1062      1354      1069      1799      1775      1923      1850      1859      1921      1698      1556      1008      1030
dram[4]:       1683      1620      1668      1632      1621      1674      1691      1647      1868      1857      1859      1822      1723      1801      1640      1688
dram[5]:       1049      1011      1177      1077      1223      1020      1354      1221      1917      1918      1882      1865      1531      1869      1197      1045
dram[6]:       1064      1039      1164      1058      1222      1005      1680      1838      1922      1847      1858      1923      1906      1867      1122      1018
dram[7]:       1070      1173      1104      1058      1172      1028      1203      1396      1916      1874      1877      1778      1835      1709      1089      1075
dram[8]:       1017      1175      1049      1051      1142      1211      1685      1698      1918      1916      1833      1858      1669      1879      1147      1053
dram[9]:       1036      1062      1014      1099      1155      1226      1524      1716      1871      1866      1870      1862      1457      1773      1073      1076
dram[10]:       1139      1175      1140      1159      1586      1098      1867      1253      1820      1845      1921      1865      1828      1858      1145      1168
dram[11]:       1007      1026      1023      1057      1039      1047      1148      1543      1850      1923      1862      1877      1692      1698      1007      1066
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=521435 n_nop=517004 n_act=842 n_pre=826 n_ref_event=94351246035616 n_req=2587 n_rd=2514 n_rd_L2_A=0 n_write=0 n_wr_bk=268 bw_util=0.01067
n_activity=48327 dram_eff=0.1151
bk0: 241a 518689i bk1: 137a 519217i bk2: 143a 519342i bk3: 173a 519364i bk4: 176a 519425i bk5: 141a 519093i bk6: 134a 519977i bk7: 155a 519754i bk8: 193a 518352i bk9: 247a 518256i bk10: 80a 520651i bk11: 99a 520398i bk12: 194a 518638i bk13: 222a 518395i bk14: 69a 520138i bk15: 110a 519918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.679938
Row_Buffer_Locality_read = 0.690533
Row_Buffer_Locality_write = 0.315068
Bank_Level_Parallism = 1.275529
Bank_Level_Parallism_Col = 0.671323
Bank_Level_Parallism_Ready = 1.032063
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.010671 
total_CMD = 521435 
util_bw = 5564 
Wasted_Col = 13619 
Wasted_Row = 9567 
Idle = 492685 

BW Util Bottlenecks: 
RCDc_limit = 11767 
RCDWRc_limit = 356 
WTRc_limit = 715 
RTWc_limit = 860 
CCDLc_limit = 2221 
rwq = 0 
CCDLc_limit_alone = 2170 
WTRc_limit_alone = 687 
RTWc_limit_alone = 837 

Commands details: 
total_CMD = 521435 
n_nop = 517004 
Read = 2514 
Write = 0 
L2_Alloc = 0 
L2_WB = 268 
n_act = 842 
n_pre = 826 
n_ref = 94351246035616 
n_req = 2587 
total_req = 2782 

Dual Bus Interface Util: 
issued_total_row = 1668 
issued_total_col = 2782 
Row_Bus_Util =  0.003199 
CoL_Bus_Util = 0.005335 
Either_Row_CoL_Bus_Util = 0.008498 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.004288 
queue_avg = 0.037775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0377746
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=521435 n_nop=516177 n_act=1044 n_pre=1028 n_ref_event=0 n_req=2956 n_rd=2864 n_rd_L2_A=0 n_write=0 n_wr_bk=348 bw_util=0.01232
n_activity=53884 dram_eff=0.1192
bk0: 232a 517619i bk1: 221a 518581i bk2: 201a 519121i bk3: 135a 519830i bk4: 250a 517328i bk5: 183a 518722i bk6: 240a 517786i bk7: 180a 518585i bk8: 267a 517765i bk9: 196a 518838i bk10: 112a 519466i bk11: 68a 520412i bk12: 176a 518673i bk13: 146a 519262i bk14: 95a 519831i bk15: 162a 519249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651556
Row_Buffer_Locality_read = 0.666201
Row_Buffer_Locality_write = 0.195652
Bank_Level_Parallism = 1.362898
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.048682
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.012320 
total_CMD = 521435 
util_bw = 6424 
Wasted_Col = 15962 
Wasted_Row = 11003 
Idle = 488046 

BW Util Bottlenecks: 
RCDc_limit = 14170 
RCDWRc_limit = 528 
WTRc_limit = 1118 
RTWc_limit = 895 
CCDLc_limit = 2811 
rwq = 0 
CCDLc_limit_alone = 2717 
WTRc_limit_alone = 1065 
RTWc_limit_alone = 854 

Commands details: 
total_CMD = 521435 
n_nop = 516177 
Read = 2864 
Write = 0 
L2_Alloc = 0 
L2_WB = 348 
n_act = 1044 
n_pre = 1028 
n_ref = 0 
n_req = 2956 
total_req = 3212 

Dual Bus Interface Util: 
issued_total_row = 2072 
issued_total_col = 3212 
Row_Bus_Util =  0.003974 
CoL_Bus_Util = 0.006160 
Either_Row_CoL_Bus_Util = 0.010084 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.004945 
queue_avg = 0.050516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0505164
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=521435 n_nop=514997 n_act=1258 n_pre=1242 n_ref_event=0 n_req=3669 n_rd=3561 n_rd_L2_A=0 n_write=0 n_wr_bk=412 bw_util=0.01524
n_activity=61998 dram_eff=0.1282
bk0: 263a 517647i bk1: 307a 517954i bk2: 236a 516776i bk3: 240a 517719i bk4: 261a 517953i bk5: 248a 518315i bk6: 229a 517214i bk7: 314a 516718i bk8: 259a 517513i bk9: 197a 518799i bk10: 119a 519621i bk11: 174a 519093i bk12: 163a 519681i bk13: 210a 518305i bk14: 149a 518750i bk15: 192a 518726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661216
Row_Buffer_Locality_read = 0.672283
Row_Buffer_Locality_write = 0.296296
Bank_Level_Parallism = 1.430776
Bank_Level_Parallism_Col = 1.269535
Bank_Level_Parallism_Ready = 1.065120
write_to_read_ratio_blp_rw_average = 0.095735
GrpLevelPara = 1.202721 

BW Util details:
bwutil = 0.015239 
total_CMD = 521435 
util_bw = 7946 
Wasted_Col = 19151 
Wasted_Row = 12461 
Idle = 481877 

BW Util Bottlenecks: 
RCDc_limit = 16884 
RCDWRc_limit = 530 
WTRc_limit = 1317 
RTWc_limit = 1552 
CCDLc_limit = 3417 
rwq = 0 
CCDLc_limit_alone = 3252 
WTRc_limit_alone = 1226 
RTWc_limit_alone = 1478 

Commands details: 
total_CMD = 521435 
n_nop = 514997 
Read = 3561 
Write = 0 
L2_Alloc = 0 
L2_WB = 412 
n_act = 1258 
n_pre = 1242 
n_ref = 0 
n_req = 3669 
total_req = 3973 

Dual Bus Interface Util: 
issued_total_row = 2500 
issued_total_col = 3973 
Row_Bus_Util =  0.004794 
CoL_Bus_Util = 0.007619 
Either_Row_CoL_Bus_Util = 0.012347 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.005436 
queue_avg = 0.066622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0666219
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=521435 n_nop=517563 n_act=786 n_pre=770 n_ref_event=0 n_req=2173 n_rd=2117 n_rd_L2_A=0 n_write=0 n_wr_bk=206 bw_util=0.00891
n_activity=44126 dram_eff=0.1053
bk0: 308a 517247i bk1: 195a 518731i bk2: 158a 518830i bk3: 197a 518531i bk4: 50a 520691i bk5: 63a 520631i bk6: 123a 519501i bk7: 87a 519849i bk8: 183a 518642i bk9: 171a 518893i bk10: 137a 519276i bk11: 173a 518824i bk12: 45a 520795i bk13: 47a 520956i bk14: 47a 521217i bk15: 133a 519924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.645191
Row_Buffer_Locality_read = 0.656590
Row_Buffer_Locality_write = 0.214286
Bank_Level_Parallism = 1.244005
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.035897
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.008910 
total_CMD = 521435 
util_bw = 4646 
Wasted_Col = 12489 
Wasted_Row = 9433 
Idle = 494867 

BW Util Bottlenecks: 
RCDc_limit = 11078 
RCDWRc_limit = 326 
WTRc_limit = 573 
RTWc_limit = 456 
CCDLc_limit = 1784 
rwq = 0 
CCDLc_limit_alone = 1721 
WTRc_limit_alone = 540 
RTWc_limit_alone = 426 

Commands details: 
total_CMD = 521435 
n_nop = 517563 
Read = 2117 
Write = 0 
L2_Alloc = 0 
L2_WB = 206 
n_act = 786 
n_pre = 770 
n_ref = 0 
n_req = 2173 
total_req = 2323 

Dual Bus Interface Util: 
issued_total_row = 1556 
issued_total_col = 2323 
Row_Bus_Util =  0.002984 
CoL_Bus_Util = 0.004455 
Either_Row_CoL_Bus_Util = 0.007426 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001808 
queue_avg = 0.035667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.035667
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=521435 n_nop=516680 n_act=970 n_pre=954 n_ref_event=0 n_req=2614 n_rd=2530 n_rd_L2_A=0 n_write=0 n_wr_bk=327 bw_util=0.01096
n_activity=50360 dram_eff=0.1135
bk0: 228a 518215i bk1: 223a 518295i bk2: 158a 518882i bk3: 189a 519087i bk4: 172a 518746i bk5: 105a 519907i bk6: 194a 518162i bk7: 134a 519279i bk8: 184a 518653i bk9: 167a 518636i bk10: 136a 519323i bk11: 153a 518943i bk12: 183a 519088i bk13: 129a 519754i bk14: 86a 519885i bk15: 89a 519997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.634660
Row_Buffer_Locality_read = 0.646245
Row_Buffer_Locality_write = 0.285714
Bank_Level_Parallism = 1.326394
Bank_Level_Parallism_Col = 1.181406
Bank_Level_Parallism_Ready = 1.036754
write_to_read_ratio_blp_rw_average = 0.093388
GrpLevelPara = 1.151359 

BW Util details:
bwutil = 0.010958 
total_CMD = 521435 
util_bw = 5714 
Wasted_Col = 15069 
Wasted_Row = 10280 
Idle = 490372 

BW Util Bottlenecks: 
RCDc_limit = 13441 
RCDWRc_limit = 459 
WTRc_limit = 716 
RTWc_limit = 795 
CCDLc_limit = 2430 
rwq = 0 
CCDLc_limit_alone = 2359 
WTRc_limit_alone = 672 
RTWc_limit_alone = 768 

Commands details: 
total_CMD = 521435 
n_nop = 516680 
Read = 2530 
Write = 0 
L2_Alloc = 0 
L2_WB = 327 
n_act = 970 
n_pre = 954 
n_ref = 0 
n_req = 2614 
total_req = 2857 

Dual Bus Interface Util: 
issued_total_row = 1924 
issued_total_col = 2857 
Row_Bus_Util =  0.003690 
CoL_Bus_Util = 0.005479 
Either_Row_CoL_Bus_Util = 0.009119 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.005468 
queue_avg = 0.045271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0452712
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=521435 n_nop=518499 n_act=572 n_pre=556 n_ref_event=0 n_req=1669 n_rd=1617 n_rd_L2_A=0 n_write=0 n_wr_bk=198 bw_util=0.006962
n_activity=33135 dram_eff=0.1096
bk0: 174a 519339i bk1: 112a 520056i bk2: 104a 519945i bk3: 57a 520250i bk4: 147a 519116i bk5: 127a 520141i bk6: 142a 519485i bk7: 109a 520029i bk8: 66a 520566i bk9: 76a 520251i bk10: 50a 520480i bk11: 32a 520802i bk12: 72a 520637i bk13: 72a 520423i bk14: 155a 519576i bk15: 122a 519773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.665069
Row_Buffer_Locality_read = 0.677798
Row_Buffer_Locality_write = 0.269231
Bank_Level_Parallism = 1.245917
Bank_Level_Parallism_Col = 1.130183
Bank_Level_Parallism_Ready = 1.031233
write_to_read_ratio_blp_rw_average = 0.103191
GrpLevelPara = 1.090014 

BW Util details:
bwutil = 0.006962 
total_CMD = 521435 
util_bw = 3630 
Wasted_Col = 9350 
Wasted_Row = 6477 
Idle = 501978 

BW Util Bottlenecks: 
RCDc_limit = 8054 
RCDWRc_limit = 293 
WTRc_limit = 301 
RTWc_limit = 518 
CCDLc_limit = 1519 
rwq = 0 
CCDLc_limit_alone = 1446 
WTRc_limit_alone = 285 
RTWc_limit_alone = 461 

Commands details: 
total_CMD = 521435 
n_nop = 518499 
Read = 1617 
Write = 0 
L2_Alloc = 0 
L2_WB = 198 
n_act = 572 
n_pre = 556 
n_ref = 0 
n_req = 1669 
total_req = 1815 

Dual Bus Interface Util: 
issued_total_row = 1128 
issued_total_col = 1815 
Row_Bus_Util =  0.002163 
CoL_Bus_Util = 0.003481 
Either_Row_CoL_Bus_Util = 0.005631 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.002384 
queue_avg = 0.024490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0244901
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=521435 n_nop=516805 n_act=936 n_pre=920 n_ref_event=0 n_req=2589 n_rd=2513 n_rd_L2_A=0 n_write=0 n_wr_bk=283 bw_util=0.01072
n_activity=49776 dram_eff=0.1123
bk0: 256a 517758i bk1: 240a 517756i bk2: 151a 519073i bk3: 151a 518906i bk4: 125a 519364i bk5: 133a 519917i bk6: 242a 517961i bk7: 222a 518374i bk8: 189a 518425i bk9: 148a 519161i bk10: 83a 520249i bk11: 100a 519789i bk12: 77a 520246i bk13: 73a 520433i bk14: 229a 518551i bk15: 94a 519809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643878
Row_Buffer_Locality_read = 0.656188
Row_Buffer_Locality_write = 0.236842
Bank_Level_Parallism = 1.338942
Bank_Level_Parallism_Col = 1.203340
Bank_Level_Parallism_Ready = 1.036273
write_to_read_ratio_blp_rw_average = 0.084994
GrpLevelPara = 1.158344 

BW Util details:
bwutil = 0.010724 
total_CMD = 521435 
util_bw = 5592 
Wasted_Col = 14498 
Wasted_Row = 10096 
Idle = 491249 

BW Util Bottlenecks: 
RCDc_limit = 12983 
RCDWRc_limit = 410 
WTRc_limit = 833 
RTWc_limit = 882 
CCDLc_limit = 2176 
rwq = 0 
CCDLc_limit_alone = 2075 
WTRc_limit_alone = 786 
RTWc_limit_alone = 828 

Commands details: 
total_CMD = 521435 
n_nop = 516805 
Read = 2513 
Write = 0 
L2_Alloc = 0 
L2_WB = 283 
n_act = 936 
n_pre = 920 
n_ref = 0 
n_req = 2589 
total_req = 2796 

Dual Bus Interface Util: 
issued_total_row = 1856 
issued_total_col = 2796 
Row_Bus_Util =  0.003559 
CoL_Bus_Util = 0.005362 
Either_Row_CoL_Bus_Util = 0.008879 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.004752 
queue_avg = 0.039439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0394392
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=521435 n_nop=516322 n_act=1032 n_pre=1016 n_ref_event=0 n_req=2819 n_rd=2720 n_rd_L2_A=0 n_write=0 n_wr_bk=361 bw_util=0.01182
n_activity=54007 dram_eff=0.1141
bk0: 238a 517602i bk1: 166a 518411i bk2: 256a 518468i bk3: 202a 518291i bk4: 164a 518905i bk5: 185a 518520i bk6: 123a 519319i bk7: 159a 518504i bk8: 130a 519537i bk9: 130a 519933i bk10: 193a 518436i bk11: 147a 519099i bk12: 176a 518758i bk13: 109a 519702i bk14: 189a 518644i bk15: 153a 519380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639234
Row_Buffer_Locality_read = 0.652206
Row_Buffer_Locality_write = 0.282828
Bank_Level_Parallism = 1.341013
Bank_Level_Parallism_Col = 1.212050
Bank_Level_Parallism_Ready = 1.050016
write_to_read_ratio_blp_rw_average = 0.102067
GrpLevelPara = 1.157570 

BW Util details:
bwutil = 0.011817 
total_CMD = 521435 
util_bw = 6162 
Wasted_Col = 16146 
Wasted_Row = 11175 
Idle = 487952 

BW Util Bottlenecks: 
RCDc_limit = 14201 
RCDWRc_limit = 508 
WTRc_limit = 1145 
RTWc_limit = 1055 
CCDLc_limit = 2646 
rwq = 0 
CCDLc_limit_alone = 2491 
WTRc_limit_alone = 1057 
RTWc_limit_alone = 988 

Commands details: 
total_CMD = 521435 
n_nop = 516322 
Read = 2720 
Write = 0 
L2_Alloc = 0 
L2_WB = 361 
n_act = 1032 
n_pre = 1016 
n_ref = 0 
n_req = 2819 
total_req = 3081 

Dual Bus Interface Util: 
issued_total_row = 2048 
issued_total_col = 3081 
Row_Bus_Util =  0.003928 
CoL_Bus_Util = 0.005909 
Either_Row_CoL_Bus_Util = 0.009806 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.003129 
queue_avg = 0.049880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0498797
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=521435 n_nop=517945 n_act=719 n_pre=703 n_ref_event=0 n_req=1971 n_rd=1934 n_rd_L2_A=0 n_write=0 n_wr_bk=142 bw_util=0.007963
n_activity=40245 dram_eff=0.1032
bk0: 131a 519656i bk1: 88a 520250i bk2: 58a 521093i bk3: 58a 520765i bk4: 96a 520079i bk5: 181a 519199i bk6: 221a 517980i bk7: 244a 517284i bk8: 75a 519914i bk9: 111a 519809i bk10: 18a 521288i bk11: 19a 521225i bk12: 138a 519804i bk13: 104a 520081i bk14: 226a 518058i bk15: 166a 518936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641806
Row_Buffer_Locality_read = 0.649431
Row_Buffer_Locality_write = 0.243243
Bank_Level_Parallism = 1.268324
Bank_Level_Parallism_Col = 1.145294
Bank_Level_Parallism_Ready = 1.020604
write_to_read_ratio_blp_rw_average = 0.068159
GrpLevelPara = 1.122142 

BW Util details:
bwutil = 0.007963 
total_CMD = 521435 
util_bw = 4152 
Wasted_Col = 11285 
Wasted_Row = 8190 
Idle = 497808 

BW Util Bottlenecks: 
RCDc_limit = 10353 
RCDWRc_limit = 215 
WTRc_limit = 338 
RTWc_limit = 465 
CCDLc_limit = 1564 
rwq = 0 
CCDLc_limit_alone = 1528 
WTRc_limit_alone = 322 
RTWc_limit_alone = 445 

Commands details: 
total_CMD = 521435 
n_nop = 517945 
Read = 1934 
Write = 0 
L2_Alloc = 0 
L2_WB = 142 
n_act = 719 
n_pre = 703 
n_ref = 0 
n_req = 1971 
total_req = 2076 

Dual Bus Interface Util: 
issued_total_row = 1422 
issued_total_col = 2076 
Row_Bus_Util =  0.002727 
CoL_Bus_Util = 0.003981 
Either_Row_CoL_Bus_Util = 0.006693 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.002292 
queue_avg = 0.030211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0302109
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=521435 n_nop=516925 n_act=857 n_pre=841 n_ref_event=0 n_req=2599 n_rd=2511 n_rd_L2_A=0 n_write=0 n_wr_bk=317 bw_util=0.01085
n_activity=49363 dram_eff=0.1146
bk0: 211a 517996i bk1: 123a 519544i bk2: 152a 519166i bk3: 235a 518853i bk4: 150a 519163i bk5: 101a 520156i bk6: 156a 519025i bk7: 211a 518765i bk8: 38a 520777i bk9: 134a 519357i bk10: 250a 518489i bk11: 274a 517996i bk12: 79a 520831i bk13: 82a 520265i bk14: 224a 518627i bk15: 91a 519991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.676029
Row_Buffer_Locality_read = 0.688172
Row_Buffer_Locality_write = 0.329545
Bank_Level_Parallism = 1.251490
Bank_Level_Parallism_Col = 1.144789
Bank_Level_Parallism_Ready = 1.031294
write_to_read_ratio_blp_rw_average = 0.101951
GrpLevelPara = 1.109564 

BW Util details:
bwutil = 0.010847 
total_CMD = 521435 
util_bw = 5656 
Wasted_Col = 14178 
Wasted_Row = 9927 
Idle = 491674 

BW Util Bottlenecks: 
RCDc_limit = 11955 
RCDWRc_limit = 455 
WTRc_limit = 590 
RTWc_limit = 752 
CCDLc_limit = 2530 
rwq = 0 
CCDLc_limit_alone = 2476 
WTRc_limit_alone = 566 
RTWc_limit_alone = 722 

Commands details: 
total_CMD = 521435 
n_nop = 516925 
Read = 2511 
Write = 0 
L2_Alloc = 0 
L2_WB = 317 
n_act = 857 
n_pre = 841 
n_ref = 0 
n_req = 2599 
total_req = 2828 

Dual Bus Interface Util: 
issued_total_row = 1698 
issued_total_col = 2828 
Row_Bus_Util =  0.003256 
CoL_Bus_Util = 0.005423 
Either_Row_CoL_Bus_Util = 0.008649 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.003548 
queue_avg = 0.041840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0418403
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=521435 n_nop=514755 n_act=1378 n_pre=1362 n_ref_event=0 n_req=3704 n_rd=3589 n_rd_L2_A=0 n_write=0 n_wr_bk=401 bw_util=0.0153
n_activity=66126 dram_eff=0.1207
bk0: 190a 518798i bk1: 198a 519037i bk2: 230a 518711i bk3: 205a 519219i bk4: 237a 517460i bk5: 155a 518494i bk6: 387a 514290i bk7: 337a 515652i bk8: 97a 519376i bk9: 221a 518481i bk10: 202a 518712i bk11: 206a 517958i bk12: 196a 517845i bk13: 168a 518936i bk14: 272a 516832i bk15: 288a 516840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.631749
Row_Buffer_Locality_read = 0.646141
Row_Buffer_Locality_write = 0.182609
Bank_Level_Parallism = 1.456028
Bank_Level_Parallism_Col = 1.282819
Bank_Level_Parallism_Ready = 1.054108
write_to_read_ratio_blp_rw_average = 0.095935
GrpLevelPara = 1.204965 

BW Util details:
bwutil = 0.015304 
total_CMD = 521435 
util_bw = 7980 
Wasted_Col = 20176 
Wasted_Row = 13605 
Idle = 479674 

BW Util Bottlenecks: 
RCDc_limit = 18386 
RCDWRc_limit = 678 
WTRc_limit = 1291 
RTWc_limit = 1666 
CCDLc_limit = 3498 
rwq = 0 
CCDLc_limit_alone = 3306 
WTRc_limit_alone = 1204 
RTWc_limit_alone = 1561 

Commands details: 
total_CMD = 521435 
n_nop = 514755 
Read = 3589 
Write = 0 
L2_Alloc = 0 
L2_WB = 401 
n_act = 1378 
n_pre = 1362 
n_ref = 0 
n_req = 3704 
total_req = 3990 

Dual Bus Interface Util: 
issued_total_row = 2740 
issued_total_col = 3990 
Row_Bus_Util =  0.005255 
CoL_Bus_Util = 0.007652 
Either_Row_CoL_Bus_Util = 0.012811 
Issued_on_Two_Bus_Simul_Util = 0.000096 
issued_two_Eff = 0.007485 
queue_avg = 0.064976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0649765
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=521435 n_nop=519256 n_act=425 n_pre=409 n_ref_event=0 n_req=1253 n_rd=1218 n_rd_L2_A=0 n_write=0 n_wr_bk=133 bw_util=0.005182
n_activity=25848 dram_eff=0.1045
bk0: 31a 520955i bk1: 121a 520104i bk2: 58a 520916i bk3: 84a 520906i bk4: 38a 521247i bk5: 120a 519277i bk6: 120a 519405i bk7: 72a 519989i bk8: 57a 520344i bk9: 109a 520025i bk10: 53a 520975i bk11: 20a 521219i bk12: 76a 520597i bk13: 77a 520111i bk14: 78a 520224i bk15: 104a 520293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.670391
Row_Buffer_Locality_read = 0.683087
Row_Buffer_Locality_write = 0.228571
Bank_Level_Parallism = 1.218814
Bank_Level_Parallism_Col = 1.137847
Bank_Level_Parallism_Ready = 1.019912
write_to_read_ratio_blp_rw_average = 0.093557
GrpLevelPara = 1.115278 

BW Util details:
bwutil = 0.005182 
total_CMD = 521435 
util_bw = 2702 
Wasted_Col = 7001 
Wasted_Row = 5060 
Idle = 506672 

BW Util Bottlenecks: 
RCDc_limit = 6039 
RCDWRc_limit = 220 
WTRc_limit = 286 
RTWc_limit = 377 
CCDLc_limit = 1095 
rwq = 0 
CCDLc_limit_alone = 1058 
WTRc_limit_alone = 263 
RTWc_limit_alone = 363 

Commands details: 
total_CMD = 521435 
n_nop = 519256 
Read = 1218 
Write = 0 
L2_Alloc = 0 
L2_WB = 133 
n_act = 425 
n_pre = 409 
n_ref = 0 
n_req = 1253 
total_req = 1351 

Dual Bus Interface Util: 
issued_total_row = 834 
issued_total_col = 1351 
Row_Bus_Util =  0.001599 
CoL_Bus_Util = 0.002591 
Either_Row_CoL_Bus_Util = 0.004179 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.002754 
queue_avg = 0.020754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0207543

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67288, Miss = 1244, Miss_rate = 0.018, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 62427, Miss = 1587, Miss_rate = 0.025, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 70518, Miss = 2788, Miss_rate = 0.040, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 51858, Miss = 1224, Miss_rate = 0.024, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[4]: Access = 70291, Miss = 2587, Miss_rate = 0.037, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[5]: Access = 55603, Miss = 2212, Miss_rate = 0.040, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[6]: Access = 63698, Miss = 1310, Miss_rate = 0.021, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[7]: Access = 64534, Miss = 1298, Miss_rate = 0.020, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[8]: Access = 75028, Miss = 1783, Miss_rate = 0.024, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[9]: Access = 50193, Miss = 1365, Miss_rate = 0.027, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[10]: Access = 59932, Miss = 713, Miss_rate = 0.012, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[11]: Access = 56872, Miss = 1395, Miss_rate = 0.025, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[12]: Access = 55722, Miss = 1340, Miss_rate = 0.024, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[13]: Access = 67105, Miss = 1602, Miss_rate = 0.024, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[14]: Access = 53759, Miss = 1197, Miss_rate = 0.022, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[15]: Access = 60669, Miss = 2301, Miss_rate = 0.038, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[16]: Access = 61257, Miss = 1074, Miss_rate = 0.018, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[17]: Access = 59952, Miss = 935, Miss_rate = 0.016, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[18]: Access = 64479, Miss = 3356, Miss_rate = 0.052, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[19]: Access = 61459, Miss = 903, Miss_rate = 0.015, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[20]: Access = 63980, Miss = 2498, Miss_rate = 0.039, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[21]: Access = 69370, Miss = 2205, Miss_rate = 0.032, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[22]: Access = 63543, Miss = 1193, Miss_rate = 0.019, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[23]: Access = 51278, Miss = 199, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1480815
L2_total_cache_misses = 38309
L2_total_cache_miss_rate = 0.0259
L2_total_cache_pending_hits = 2627
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1153198
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2596
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10604
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19084
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286681
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 453
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8168
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1185482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295333
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.203
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1480815
icnt_total_pkts_simt_to_mem=1480815
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.40476
	minimum = 5
	maximum = 75
Network latency average = 7.40476
	minimum = 5
	maximum = 75
Slowest packet = 2945517
Flit latency average = 7.40476
	minimum = 5
	maximum = 75
Slowest flit = 2945517
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0340974
	minimum = 0.0236845 (at node 21)
	maximum = 0.0465762 (at node 36)
Accepted packet rate average = 0.0340974
	minimum = 0.0236845 (at node 21)
	maximum = 0.0465762 (at node 36)
Injected flit rate average = 0.0340974
	minimum = 0.0236845 (at node 21)
	maximum = 0.0465762 (at node 36)
Accepted flit rate average= 0.0340974
	minimum = 0.0236845 (at node 21)
	maximum = 0.0465762 (at node 36)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 109.668 (17 samples)
	minimum = 5 (17 samples)
	maximum = 626.059 (17 samples)
Network latency average = 57.568 (17 samples)
	minimum = 5 (17 samples)
	maximum = 401.765 (17 samples)
Flit latency average = 57.568 (17 samples)
	minimum = 5 (17 samples)
	maximum = 401.765 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.0872571 (17 samples)
	minimum = 0.0648157 (17 samples)
	maximum = 0.180706 (17 samples)
Accepted packet rate average = 0.0872571 (17 samples)
	minimum = 0.0648157 (17 samples)
	maximum = 0.180706 (17 samples)
Injected flit rate average = 0.0872571 (17 samples)
	minimum = 0.0648157 (17 samples)
	maximum = 0.180706 (17 samples)
Accepted flit rate average = 0.0872571 (17 samples)
	minimum = 0.0648157 (17 samples)
	maximum = 0.180706 (17 samples)
Injected packet size average = 1 (17 samples)
Accepted packet size average = 1 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 8 sec (128 sec)
gpgpu_simulation_rate = 213204 (inst/sec)
gpgpu_simulation_rate = 2309 (cycle/sec)
gpgpu_silicon_slowdown = 613685x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cde8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cde0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe763cddc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cfdafb2f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 6018
gpu_sim_insn = 1114172
gpu_ipc =     185.1399
gpu_tot_sim_cycle = 301580
gpu_tot_sim_insn = 28404389
gpu_tot_ipc =      94.1852
gpu_tot_issued_cta = 2304
gpu_occupancy = 80.9858% 
gpu_tot_occupancy = 69.5791% 
max_total_param_size = 0
gpu_stall_dramfull = 15288
gpu_stall_icnt2sh    = 15072
partiton_level_parallism =       0.3443
partiton_level_parallism_total  =       4.9171
partiton_level_parallism_util =       8.9697
partiton_level_parallism_util_total  =       9.3468
L2_BW  =      15.6120 GB/Sec
L2_BW_total  =     222.9592 GB/Sec
gpu_total_sim_rate=218495

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1419, 1045, 1134, 1319, 1167, 1464, 914, 1253, 1409, 1562, 1352, 1241, 1189, 1486, 1121, 1254, 1375, 1337, 1591, 1484, 1697, 1750, 1475, 1739, 1464, 1299, 1389, 1685, 1267, 1497, 1562, 1374, 1224, 1288, 1093, 1049, 1312, 1268, 1071, 1027, 1278, 972, 1080, 1268, 1344, 1245, 1390, 1280, 1122, 1309, 1210, 1189, 1255, 1265, 1803, 1013, 1376, 1319, 1249, 1464, 1396, 1376, 1384, 1309, 
gpgpu_n_tot_thrd_icount = 71871712
gpgpu_n_tot_w_icount = 2245991
gpgpu_n_stall_shd_mem = 1574062
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1187530
gpgpu_n_mem_write_global = 295357
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3505644	W0_Idle:1825035	W0_Scoreboard:9517908	W1:478854	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
single_issue_nums: WS0:510605	WS1:508327	WS2:509734	WS3:512073	
dual_issue_nums: WS0:25731	WS1:25605	WS2:25546	WS3:25744	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9500240 {8:1187530,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11814280 {40:295357,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47501200 {40:1187530,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362856 {8:295357,}
maxmflatency = 1923 
max_icnt2mem_latency = 1794 
maxmrqlatency = 115 
max_icnt2sh_latency = 532 
averagemflatency = 569 
avg_icnt2mem_latency = 397 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 45 
mrq_lat_table:21747 	334 	425 	2057 	5588 	418 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	381487 	240950 	784680 	75770 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	115739 	102513 	53375 	63827 	66622 	104042 	275786 	693921 	7062 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	405385 	528889 	228914 	112631 	69282 	56465 	80805 	516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	218 	64 	137 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        12        17        17        21        17        16        45         7        23        13        17        12        13         8        26 
dram[1]:        13        14        26        18        18        11        13        10        14        11        12        10         7        11        12        10 
dram[2]:        16        17        21        17        22        17        24        21        14        11        16        13        21        18        22        13 
dram[3]:        15        17        10        14        12        14        11         5        10        15        12        12         5        17        12        17 
dram[4]:        11        13         6        12         9        10        24        16        10        11         8         9        14        12        19        19 
dram[5]:        11        20        10         9        23        25        23        17         8         6         5         8        16        10        15        16 
dram[6]:        14        12        17        22        13        20        13        16        14         9        16         8        14        14        13         7 
dram[7]:        19        17        17        10        16        21        10         9         8        15        11         7        13         8        10        17 
dram[8]:        11        14        19         9         8        12        13        12         5        11         0         6        10        13        11        11 
dram[9]:        34        15        10        14        10        21        13        19         6        16        23        17        52         8        14         9 
dram[10]:        32        23        17        22        12        16        16        12         8        15        17         8         7        10        17        22 
dram[11]:         6        16        13        32        22        14         9         6         6         8        24        11         8         9         9        12 
maximum service time to same row:
dram[0]:      9906     11360     13630      9232      9643      9043     11247     20691     10976      6287     11123     18231      7123      6376     17150      9932 
dram[1]:      8725      7263     13606     17868      8300     10464     10420     10570      7065     12308     10299      7066      6993      7123     13959     13083 
dram[2]:      9798      9477     13804     16516      9729     12742     15160     21155      9697      7116      7888     16104     21955     18535     11123      9339 
dram[3]:      6428      8722     13892      8038     12747     34506      9974     11215      7404      6926      8634     12336      7594     21907     40685      8211 
dram[4]:      7669      6973     22497      6505     10647     15413     11348     11059     17374     17102     10101     17029      8099      7140     20819     17145 
dram[5]:     13166      9570      6438      8115     11233     17928     11461     13854      8789      9498      9792      8634     24767     11642     13164     10794 
dram[6]:      8814     12815     12107     12653     19673     21374     12453      7010      7826      6983      9072      9493     21119     16336      7070     16506 
dram[7]:      7123     12524      6661     12216     17859      8124      6285      9455      7541      7770      7709      6828     13905      7538      9857      7878 
dram[8]:     11922     10245     35145     22566     13097     16067      9413     10186     11507      8632      9276     16925      8682      9168      7225     14667 
dram[9]:      7070     22066      9039     13249     13339     22140      7129     22588     26738      6985     16619      7087     21794      7782      6959     14940 
dram[10]:     11528      7625     11086     15163      7551      9262      7770      6308      7885      6877     12359      6211      6918      9203      6997     12346 
dram[11]:     21030     12091     29541     29576     51167     23291     10516     15333     22724     10190     27244      9377     15784      7201      9469     14554 
average row accesses per activate:
dram[0]:  3.301370  2.438596  3.187500  4.133333  3.415094  2.607143  4.088235  3.951220  2.337349  2.952381  4.444445  3.666667  2.746479  2.787500  2.586207  4.344828 
dram[1]:  2.383838  3.041096  4.500000  3.972222  2.524272  2.513514  2.822222  2.611111  3.000000  3.229508  2.531915  3.380952  2.579710  2.654546  2.944444  2.929825 
dram[2]:  2.793814  3.373626  2.300000  2.940476  3.178571  3.577465  2.540816  3.094340  2.836957  3.229508  3.500000  2.933333  3.704545  2.592592  2.580645  3.030303 
dram[3]:  2.908257  3.030303  2.619048  3.014493  4.307693  4.058824  2.423077  2.071429  2.486486  2.478261  2.592592  2.544118  3.357143  4.166667  7.833333  3.093023 
dram[4]:  2.738095  2.690476  2.424242  3.396552  2.550725  2.837838  2.779221  3.187500  2.480000  2.449275  2.566038  2.318182  3.050000  2.931818  3.093750  2.969697 
dram[5]:  3.301887  3.806452  2.650000  2.068965  2.644068  4.225806  3.333333  3.323529  3.190476  2.566667  1.923077  2.125000  3.272727  2.551724  3.404255  2.739130 
dram[6]:  2.659794  2.578947  3.326531  2.910714  2.700000  4.057143  2.652174  2.884615  2.533333  2.690909  3.192308  2.428571  3.192308  3.038461  3.093333  2.155555 
dram[7]:  2.597938  2.632353  3.473684  2.746667  2.883333  2.970588  2.612245  2.385714  2.729167  3.567568  2.519480  2.261539  2.968254  2.775000  2.666667  2.961539 
dram[8]:  3.069767  2.933333  7.500000  3.588235  2.885714  3.357143  2.488889  2.358490  1.973684  2.775000 18.000000  2.714286  3.000000  3.205882  2.489130  2.666667 
dram[9]:  3.220779  2.702128  2.576271  3.687500  3.056604  3.620690  2.672131  3.101449  2.928571  2.730769  3.315789  3.147727  7.181818  2.733333  3.013333  2.513514 
dram[10]:  3.396552  3.158730  3.545455  3.508475  2.709677  2.630769  2.335260  2.434483  2.272727  3.279412  3.029851  2.300000  2.275862  2.625000  2.575221  2.724771 
dram[11]:  2.583333  3.457143  4.615385  7.250000  6.500000  2.462963  2.403846  2.055556  1.900000  3.027778  7.571429  3.333333  4.210526  2.222222  2.666667  3.586207 
average row locality = 30603/10650 = 2.873521
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       241       137       143       173       176       141       134       155       193       247        80        99       194       222        69       110 
dram[1]:       232       221       201       135       250       183       240       180       267       196       112        68       176       146        95       162 
dram[2]:       263       307       236       240       261       248       229       314       259       197       119       174       163       210       149       192 
dram[3]:       308       195       158       197        50        63       123        87       183       171       137       173        45        47        47       133 
dram[4]:       228       223       158       189       172       105       194       134       184       167       136       153       183       129        86        89 
dram[5]:       174       112       104        57       147       127       142       109        66        76        50        32        72        72       155       122 
dram[6]:       256       240       151       151       125       133       242       222       189       148        83       100        77        73       229        94 
dram[7]:       238       166       256       202       164       185       123       159       130       130       193       147       176       109       189       153 
dram[8]:       131        88        58        58        96       181       221       244        75       111        18        19       138       104       226       166 
dram[9]:       211       123       152       235       150       101       156       211        38       134       250       274        79        82       224        91 
dram[10]:       190       198       230       205       237       155       387       337        97       221       202       206       196       168       272       288 
dram[11]:        31       121        58        84        38       120       120        72        57       109        53        20        76        77        78       104 
total dram reads = 29688
bank skew: 387/18 = 21.50
chip skew: 3589/1218 = 2.95
number of total write accesses:
dram[0]:         0         7        37        46        20        20        20        24         4         4         0         0         4         4        21        57 
dram[1]:        15         4        54        29        37        12        51        32         0         4        28        12         8         0        43        19 
dram[2]:        27         0        60        27        24        24        76        56         8         0        28         8         0         0        43        31 
dram[3]:        36        18        26        37        20        24        12         0         4         0        12         0         5        12         0         0 
dram[4]:         8        12         8        32        13         0        80        76         8         8         0         0         0         0        47        35 
dram[5]:         4        19         8        11        35        16        32        16         4         4         0         8         0         6        20        15 
dram[6]:         8        20        40        42        38        35         8        12         4         0         0         8        23        21        12        12 
dram[7]:        52        49        25        15        36        61        20        28         4         8         4         0        37         8        10         4 
dram[8]:         4         0         8        12        20        28        12        21         0         0         0         0         0        20        10         7 
dram[9]:       118        15         0         4        44        16        28        12        12        32         8        12         0         0         8         8 
dram[10]:        22         4        16         8        53        55        52        56        12         8         4         4         8         0        65        34 
dram[11]:         0         0         7         8         4        50        20         8         0         0         0         0        16        12         8         0 
total dram writes = 3396
min_bank_accesses = 0!
chip skew: 412/133 = 3.10
average mf latency per bank:
dram[0]:      12874     20420     17189     13200     12786     18400     18302     15485     24701     16255    133239    102316     44824     27593     27238     15972
dram[1]:      15250     14384     13199     17962     12618     14910     10880     12206     16292     21445     81809     59873     45235     65311     17493     13412
dram[2]:      12661      9519     11187     12284     11024     12711     10361      9518     18546     23197     76865     49755     34155     36648     14121     12863
dram[3]:       9478     14062     18235     13114     36201     35197     22023     28710     21736     25741     54439     48037    158144    133938     55418     20339
dram[4]:      14812     20457     21613     17259     15624     30899     11742     20534     31814     29840     64422    102666     61319     86636     20428     21743
dram[5]:      16782     28620     21014     37561     16068     16127     18702     24840     58489     47650    111264    135707    109262     78933     13788     24223
dram[6]:      13309     13667     15728     15256     17736     14290     11282     12111     57229     28285     45150     61534     57592     71608     12207     23719
dram[7]:      11534     15819     10367     11618     14042     13702     20656     14700     28899     32342     42556     30735     23131     40963     15275     16905
dram[8]:      24869     37800     32985     46360     27872     13773     11997     11241     59788     48963    324730    418325     34310     55436     10486     15404
dram[9]:       9049     21229     18684     11281     17214     21489     15014     14961     73228     25735     31221     27550     87498    109261     13400     19234
dram[10]:      18543     17349     14139     13742     10785     14436      7949      6470     44017     19282     34441     47182     47814     44293      9068     10256
dram[11]:      71771     22285     41746     31528     46169     16917     17696     37224     62175     35667    130784    339853     79750     75073     32699     25730
maximum mf latency per bank:
dram[0]:       1302      1281      1276      1274      1291      1605      1496      1743      1847      1918      1822      1870      1838      1589      1295      1299
dram[1]:       1319      1301      1304      1301      1318      1309      1755      1845      1882      1918      1817      1787      1787      1751      1329      1309
dram[2]:       1428      1345      1493      1409      1490      1509      1417      1644      1918      1847      1824      1785      1566      1561      1411      1428
dram[3]:       1025      1046      1102      1062      1354      1069      1799      1775      1923      1850      1859      1921      1698      1556      1008      1030
dram[4]:       1683      1620      1668      1632      1621      1674      1691      1647      1868      1857      1859      1822      1723      1801      1640      1688
dram[5]:       1049      1011      1177      1077      1223      1020      1354      1221      1917      1918      1882      1865      1531      1869      1197      1045
dram[6]:       1064      1039      1164      1058      1222      1005      1680      1838      1922      1847      1858      1923      1906      1867      1122      1018
dram[7]:       1070      1173      1104      1058      1172      1028      1203      1396      1916      1874      1877      1778      1835      1709      1089      1075
dram[8]:       1017      1175      1049      1051      1142      1211      1685      1698      1918      1916      1833      1858      1669      1879      1147      1053
dram[9]:       1036      1062      1014      1099      1155      1226      1524      1716      1871      1866      1870      1862      1457      1773      1073      1076
dram[10]:       1139      1175      1140      1159      1586      1098      1867      1253      1820      1845      1921      1865      1828      1858      1145      1168
dram[11]:       1007      1026      1023      1057      1039      1047      1148      1543      1850      1923      1862      1877      1692      1698      1007      1066
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=532051 n_nop=527620 n_act=842 n_pre=826 n_ref_event=94351246035616 n_req=2587 n_rd=2514 n_rd_L2_A=0 n_write=0 n_wr_bk=268 bw_util=0.01046
n_activity=48327 dram_eff=0.1151
bk0: 241a 529305i bk1: 137a 529833i bk2: 143a 529958i bk3: 173a 529980i bk4: 176a 530041i bk5: 141a 529709i bk6: 134a 530593i bk7: 155a 530370i bk8: 193a 528968i bk9: 247a 528872i bk10: 80a 531267i bk11: 99a 531014i bk12: 194a 529254i bk13: 222a 529011i bk14: 69a 530754i bk15: 110a 530534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.679938
Row_Buffer_Locality_read = 0.690533
Row_Buffer_Locality_write = 0.315068
Bank_Level_Parallism = 1.275529
Bank_Level_Parallism_Col = 0.671323
Bank_Level_Parallism_Ready = 1.032063
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.010458 
total_CMD = 532051 
util_bw = 5564 
Wasted_Col = 13619 
Wasted_Row = 9567 
Idle = 503301 

BW Util Bottlenecks: 
RCDc_limit = 11767 
RCDWRc_limit = 356 
WTRc_limit = 715 
RTWc_limit = 860 
CCDLc_limit = 2221 
rwq = 0 
CCDLc_limit_alone = 2170 
WTRc_limit_alone = 687 
RTWc_limit_alone = 837 

Commands details: 
total_CMD = 532051 
n_nop = 527620 
Read = 2514 
Write = 0 
L2_Alloc = 0 
L2_WB = 268 
n_act = 842 
n_pre = 826 
n_ref = 94351246035616 
n_req = 2587 
total_req = 2782 

Dual Bus Interface Util: 
issued_total_row = 1668 
issued_total_col = 2782 
Row_Bus_Util =  0.003135 
CoL_Bus_Util = 0.005229 
Either_Row_CoL_Bus_Util = 0.008328 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.004288 
queue_avg = 0.037021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0370209
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=532051 n_nop=526793 n_act=1044 n_pre=1028 n_ref_event=0 n_req=2956 n_rd=2864 n_rd_L2_A=0 n_write=0 n_wr_bk=348 bw_util=0.01207
n_activity=53884 dram_eff=0.1192
bk0: 232a 528235i bk1: 221a 529197i bk2: 201a 529737i bk3: 135a 530446i bk4: 250a 527944i bk5: 183a 529338i bk6: 240a 528402i bk7: 180a 529201i bk8: 267a 528381i bk9: 196a 529454i bk10: 112a 530082i bk11: 68a 531028i bk12: 176a 529289i bk13: 146a 529878i bk14: 95a 530447i bk15: 162a 529865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651556
Row_Buffer_Locality_read = 0.666201
Row_Buffer_Locality_write = 0.195652
Bank_Level_Parallism = 1.362898
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.048682
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.012074 
total_CMD = 532051 
util_bw = 6424 
Wasted_Col = 15962 
Wasted_Row = 11003 
Idle = 498662 

BW Util Bottlenecks: 
RCDc_limit = 14170 
RCDWRc_limit = 528 
WTRc_limit = 1118 
RTWc_limit = 895 
CCDLc_limit = 2811 
rwq = 0 
CCDLc_limit_alone = 2717 
WTRc_limit_alone = 1065 
RTWc_limit_alone = 854 

Commands details: 
total_CMD = 532051 
n_nop = 526793 
Read = 2864 
Write = 0 
L2_Alloc = 0 
L2_WB = 348 
n_act = 1044 
n_pre = 1028 
n_ref = 0 
n_req = 2956 
total_req = 3212 

Dual Bus Interface Util: 
issued_total_row = 2072 
issued_total_col = 3212 
Row_Bus_Util =  0.003894 
CoL_Bus_Util = 0.006037 
Either_Row_CoL_Bus_Util = 0.009883 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.004945 
queue_avg = 0.049508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0495084
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=532051 n_nop=525613 n_act=1258 n_pre=1242 n_ref_event=0 n_req=3669 n_rd=3561 n_rd_L2_A=0 n_write=0 n_wr_bk=412 bw_util=0.01493
n_activity=61998 dram_eff=0.1282
bk0: 263a 528263i bk1: 307a 528570i bk2: 236a 527392i bk3: 240a 528335i bk4: 261a 528569i bk5: 248a 528931i bk6: 229a 527830i bk7: 314a 527334i bk8: 259a 528129i bk9: 197a 529415i bk10: 119a 530237i bk11: 174a 529709i bk12: 163a 530297i bk13: 210a 528921i bk14: 149a 529366i bk15: 192a 529342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661216
Row_Buffer_Locality_read = 0.672283
Row_Buffer_Locality_write = 0.296296
Bank_Level_Parallism = 1.430776
Bank_Level_Parallism_Col = 1.269535
Bank_Level_Parallism_Ready = 1.065120
write_to_read_ratio_blp_rw_average = 0.095735
GrpLevelPara = 1.202721 

BW Util details:
bwutil = 0.014935 
total_CMD = 532051 
util_bw = 7946 
Wasted_Col = 19151 
Wasted_Row = 12461 
Idle = 492493 

BW Util Bottlenecks: 
RCDc_limit = 16884 
RCDWRc_limit = 530 
WTRc_limit = 1317 
RTWc_limit = 1552 
CCDLc_limit = 3417 
rwq = 0 
CCDLc_limit_alone = 3252 
WTRc_limit_alone = 1226 
RTWc_limit_alone = 1478 

Commands details: 
total_CMD = 532051 
n_nop = 525613 
Read = 3561 
Write = 0 
L2_Alloc = 0 
L2_WB = 412 
n_act = 1258 
n_pre = 1242 
n_ref = 0 
n_req = 3669 
total_req = 3973 

Dual Bus Interface Util: 
issued_total_row = 2500 
issued_total_col = 3973 
Row_Bus_Util =  0.004699 
CoL_Bus_Util = 0.007467 
Either_Row_CoL_Bus_Util = 0.012100 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.005436 
queue_avg = 0.065293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0652926
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=532051 n_nop=528179 n_act=786 n_pre=770 n_ref_event=0 n_req=2173 n_rd=2117 n_rd_L2_A=0 n_write=0 n_wr_bk=206 bw_util=0.008732
n_activity=44126 dram_eff=0.1053
bk0: 308a 527863i bk1: 195a 529347i bk2: 158a 529446i bk3: 197a 529147i bk4: 50a 531307i bk5: 63a 531247i bk6: 123a 530117i bk7: 87a 530465i bk8: 183a 529258i bk9: 171a 529509i bk10: 137a 529892i bk11: 173a 529440i bk12: 45a 531411i bk13: 47a 531572i bk14: 47a 531833i bk15: 133a 530540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.645191
Row_Buffer_Locality_read = 0.656590
Row_Buffer_Locality_write = 0.214286
Bank_Level_Parallism = 1.244005
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.035897
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.008732 
total_CMD = 532051 
util_bw = 4646 
Wasted_Col = 12489 
Wasted_Row = 9433 
Idle = 505483 

BW Util Bottlenecks: 
RCDc_limit = 11078 
RCDWRc_limit = 326 
WTRc_limit = 573 
RTWc_limit = 456 
CCDLc_limit = 1784 
rwq = 0 
CCDLc_limit_alone = 1721 
WTRc_limit_alone = 540 
RTWc_limit_alone = 426 

Commands details: 
total_CMD = 532051 
n_nop = 528179 
Read = 2117 
Write = 0 
L2_Alloc = 0 
L2_WB = 206 
n_act = 786 
n_pre = 770 
n_ref = 0 
n_req = 2173 
total_req = 2323 

Dual Bus Interface Util: 
issued_total_row = 1556 
issued_total_col = 2323 
Row_Bus_Util =  0.002925 
CoL_Bus_Util = 0.004366 
Either_Row_CoL_Bus_Util = 0.007277 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001808 
queue_avg = 0.034955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0349553
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=532051 n_nop=527296 n_act=970 n_pre=954 n_ref_event=0 n_req=2614 n_rd=2530 n_rd_L2_A=0 n_write=0 n_wr_bk=327 bw_util=0.01074
n_activity=50360 dram_eff=0.1135
bk0: 228a 528831i bk1: 223a 528911i bk2: 158a 529498i bk3: 189a 529703i bk4: 172a 529362i bk5: 105a 530523i bk6: 194a 528778i bk7: 134a 529895i bk8: 184a 529269i bk9: 167a 529252i bk10: 136a 529939i bk11: 153a 529559i bk12: 183a 529704i bk13: 129a 530370i bk14: 86a 530501i bk15: 89a 530613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.634660
Row_Buffer_Locality_read = 0.646245
Row_Buffer_Locality_write = 0.285714
Bank_Level_Parallism = 1.326394
Bank_Level_Parallism_Col = 1.181406
Bank_Level_Parallism_Ready = 1.036754
write_to_read_ratio_blp_rw_average = 0.093388
GrpLevelPara = 1.151359 

BW Util details:
bwutil = 0.010740 
total_CMD = 532051 
util_bw = 5714 
Wasted_Col = 15069 
Wasted_Row = 10280 
Idle = 500988 

BW Util Bottlenecks: 
RCDc_limit = 13441 
RCDWRc_limit = 459 
WTRc_limit = 716 
RTWc_limit = 795 
CCDLc_limit = 2430 
rwq = 0 
CCDLc_limit_alone = 2359 
WTRc_limit_alone = 672 
RTWc_limit_alone = 768 

Commands details: 
total_CMD = 532051 
n_nop = 527296 
Read = 2530 
Write = 0 
L2_Alloc = 0 
L2_WB = 327 
n_act = 970 
n_pre = 954 
n_ref = 0 
n_req = 2614 
total_req = 2857 

Dual Bus Interface Util: 
issued_total_row = 1924 
issued_total_col = 2857 
Row_Bus_Util =  0.003616 
CoL_Bus_Util = 0.005370 
Either_Row_CoL_Bus_Util = 0.008937 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.005468 
queue_avg = 0.044368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0443679
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=532051 n_nop=529115 n_act=572 n_pre=556 n_ref_event=0 n_req=1669 n_rd=1617 n_rd_L2_A=0 n_write=0 n_wr_bk=198 bw_util=0.006823
n_activity=33135 dram_eff=0.1096
bk0: 174a 529955i bk1: 112a 530672i bk2: 104a 530561i bk3: 57a 530866i bk4: 147a 529732i bk5: 127a 530757i bk6: 142a 530101i bk7: 109a 530645i bk8: 66a 531182i bk9: 76a 530867i bk10: 50a 531096i bk11: 32a 531418i bk12: 72a 531253i bk13: 72a 531039i bk14: 155a 530192i bk15: 122a 530389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.665069
Row_Buffer_Locality_read = 0.677798
Row_Buffer_Locality_write = 0.269231
Bank_Level_Parallism = 1.245917
Bank_Level_Parallism_Col = 1.130183
Bank_Level_Parallism_Ready = 1.031233
write_to_read_ratio_blp_rw_average = 0.103191
GrpLevelPara = 1.090014 

BW Util details:
bwutil = 0.006823 
total_CMD = 532051 
util_bw = 3630 
Wasted_Col = 9350 
Wasted_Row = 6477 
Idle = 512594 

BW Util Bottlenecks: 
RCDc_limit = 8054 
RCDWRc_limit = 293 
WTRc_limit = 301 
RTWc_limit = 518 
CCDLc_limit = 1519 
rwq = 0 
CCDLc_limit_alone = 1446 
WTRc_limit_alone = 285 
RTWc_limit_alone = 461 

Commands details: 
total_CMD = 532051 
n_nop = 529115 
Read = 1617 
Write = 0 
L2_Alloc = 0 
L2_WB = 198 
n_act = 572 
n_pre = 556 
n_ref = 0 
n_req = 1669 
total_req = 1815 

Dual Bus Interface Util: 
issued_total_row = 1128 
issued_total_col = 1815 
Row_Bus_Util =  0.002120 
CoL_Bus_Util = 0.003411 
Either_Row_CoL_Bus_Util = 0.005518 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.002384 
queue_avg = 0.024001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0240015
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=532051 n_nop=527421 n_act=936 n_pre=920 n_ref_event=0 n_req=2589 n_rd=2513 n_rd_L2_A=0 n_write=0 n_wr_bk=283 bw_util=0.01051
n_activity=49776 dram_eff=0.1123
bk0: 256a 528374i bk1: 240a 528372i bk2: 151a 529689i bk3: 151a 529522i bk4: 125a 529980i bk5: 133a 530533i bk6: 242a 528577i bk7: 222a 528990i bk8: 189a 529041i bk9: 148a 529777i bk10: 83a 530865i bk11: 100a 530405i bk12: 77a 530862i bk13: 73a 531049i bk14: 229a 529167i bk15: 94a 530425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643878
Row_Buffer_Locality_read = 0.656188
Row_Buffer_Locality_write = 0.236842
Bank_Level_Parallism = 1.338942
Bank_Level_Parallism_Col = 1.203340
Bank_Level_Parallism_Ready = 1.036273
write_to_read_ratio_blp_rw_average = 0.084994
GrpLevelPara = 1.158344 

BW Util details:
bwutil = 0.010510 
total_CMD = 532051 
util_bw = 5592 
Wasted_Col = 14498 
Wasted_Row = 10096 
Idle = 501865 

BW Util Bottlenecks: 
RCDc_limit = 12983 
RCDWRc_limit = 410 
WTRc_limit = 833 
RTWc_limit = 882 
CCDLc_limit = 2176 
rwq = 0 
CCDLc_limit_alone = 2075 
WTRc_limit_alone = 786 
RTWc_limit_alone = 828 

Commands details: 
total_CMD = 532051 
n_nop = 527421 
Read = 2513 
Write = 0 
L2_Alloc = 0 
L2_WB = 283 
n_act = 936 
n_pre = 920 
n_ref = 0 
n_req = 2589 
total_req = 2796 

Dual Bus Interface Util: 
issued_total_row = 1856 
issued_total_col = 2796 
Row_Bus_Util =  0.003488 
CoL_Bus_Util = 0.005255 
Either_Row_CoL_Bus_Util = 0.008702 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.004752 
queue_avg = 0.038652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0386523
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=532051 n_nop=526938 n_act=1032 n_pre=1016 n_ref_event=0 n_req=2819 n_rd=2720 n_rd_L2_A=0 n_write=0 n_wr_bk=361 bw_util=0.01158
n_activity=54007 dram_eff=0.1141
bk0: 238a 528218i bk1: 166a 529027i bk2: 256a 529084i bk3: 202a 528907i bk4: 164a 529521i bk5: 185a 529136i bk6: 123a 529935i bk7: 159a 529120i bk8: 130a 530153i bk9: 130a 530549i bk10: 193a 529052i bk11: 147a 529715i bk12: 176a 529374i bk13: 109a 530318i bk14: 189a 529260i bk15: 153a 529996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639234
Row_Buffer_Locality_read = 0.652206
Row_Buffer_Locality_write = 0.282828
Bank_Level_Parallism = 1.341013
Bank_Level_Parallism_Col = 1.212050
Bank_Level_Parallism_Ready = 1.050016
write_to_read_ratio_blp_rw_average = 0.102067
GrpLevelPara = 1.157570 

BW Util details:
bwutil = 0.011582 
total_CMD = 532051 
util_bw = 6162 
Wasted_Col = 16146 
Wasted_Row = 11175 
Idle = 498568 

BW Util Bottlenecks: 
RCDc_limit = 14201 
RCDWRc_limit = 508 
WTRc_limit = 1145 
RTWc_limit = 1055 
CCDLc_limit = 2646 
rwq = 0 
CCDLc_limit_alone = 2491 
WTRc_limit_alone = 1057 
RTWc_limit_alone = 988 

Commands details: 
total_CMD = 532051 
n_nop = 526938 
Read = 2720 
Write = 0 
L2_Alloc = 0 
L2_WB = 361 
n_act = 1032 
n_pre = 1016 
n_ref = 0 
n_req = 2819 
total_req = 3081 

Dual Bus Interface Util: 
issued_total_row = 2048 
issued_total_col = 3081 
Row_Bus_Util =  0.003849 
CoL_Bus_Util = 0.005791 
Either_Row_CoL_Bus_Util = 0.009610 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.003129 
queue_avg = 0.048884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0488844
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=532051 n_nop=528561 n_act=719 n_pre=703 n_ref_event=0 n_req=1971 n_rd=1934 n_rd_L2_A=0 n_write=0 n_wr_bk=142 bw_util=0.007804
n_activity=40245 dram_eff=0.1032
bk0: 131a 530272i bk1: 88a 530866i bk2: 58a 531709i bk3: 58a 531381i bk4: 96a 530695i bk5: 181a 529815i bk6: 221a 528596i bk7: 244a 527900i bk8: 75a 530530i bk9: 111a 530425i bk10: 18a 531904i bk11: 19a 531841i bk12: 138a 530420i bk13: 104a 530697i bk14: 226a 528674i bk15: 166a 529552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641806
Row_Buffer_Locality_read = 0.649431
Row_Buffer_Locality_write = 0.243243
Bank_Level_Parallism = 1.268324
Bank_Level_Parallism_Col = 1.145294
Bank_Level_Parallism_Ready = 1.020604
write_to_read_ratio_blp_rw_average = 0.068159
GrpLevelPara = 1.122142 

BW Util details:
bwutil = 0.007804 
total_CMD = 532051 
util_bw = 4152 
Wasted_Col = 11285 
Wasted_Row = 8190 
Idle = 508424 

BW Util Bottlenecks: 
RCDc_limit = 10353 
RCDWRc_limit = 215 
WTRc_limit = 338 
RTWc_limit = 465 
CCDLc_limit = 1564 
rwq = 0 
CCDLc_limit_alone = 1528 
WTRc_limit_alone = 322 
RTWc_limit_alone = 445 

Commands details: 
total_CMD = 532051 
n_nop = 528561 
Read = 1934 
Write = 0 
L2_Alloc = 0 
L2_WB = 142 
n_act = 719 
n_pre = 703 
n_ref = 0 
n_req = 1971 
total_req = 2076 

Dual Bus Interface Util: 
issued_total_row = 1422 
issued_total_col = 2076 
Row_Bus_Util =  0.002673 
CoL_Bus_Util = 0.003902 
Either_Row_CoL_Bus_Util = 0.006560 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.002292 
queue_avg = 0.029608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0296081
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=532051 n_nop=527541 n_act=857 n_pre=841 n_ref_event=0 n_req=2599 n_rd=2511 n_rd_L2_A=0 n_write=0 n_wr_bk=317 bw_util=0.01063
n_activity=49363 dram_eff=0.1146
bk0: 211a 528612i bk1: 123a 530160i bk2: 152a 529782i bk3: 235a 529469i bk4: 150a 529779i bk5: 101a 530772i bk6: 156a 529641i bk7: 211a 529381i bk8: 38a 531393i bk9: 134a 529973i bk10: 250a 529105i bk11: 274a 528612i bk12: 79a 531447i bk13: 82a 530881i bk14: 224a 529243i bk15: 91a 530607i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.676029
Row_Buffer_Locality_read = 0.688172
Row_Buffer_Locality_write = 0.329545
Bank_Level_Parallism = 1.251490
Bank_Level_Parallism_Col = 1.144789
Bank_Level_Parallism_Ready = 1.031294
write_to_read_ratio_blp_rw_average = 0.101951
GrpLevelPara = 1.109564 

BW Util details:
bwutil = 0.010631 
total_CMD = 532051 
util_bw = 5656 
Wasted_Col = 14178 
Wasted_Row = 9927 
Idle = 502290 

BW Util Bottlenecks: 
RCDc_limit = 11955 
RCDWRc_limit = 455 
WTRc_limit = 590 
RTWc_limit = 752 
CCDLc_limit = 2530 
rwq = 0 
CCDLc_limit_alone = 2476 
WTRc_limit_alone = 566 
RTWc_limit_alone = 722 

Commands details: 
total_CMD = 532051 
n_nop = 527541 
Read = 2511 
Write = 0 
L2_Alloc = 0 
L2_WB = 317 
n_act = 857 
n_pre = 841 
n_ref = 0 
n_req = 2599 
total_req = 2828 

Dual Bus Interface Util: 
issued_total_row = 1698 
issued_total_col = 2828 
Row_Bus_Util =  0.003191 
CoL_Bus_Util = 0.005315 
Either_Row_CoL_Bus_Util = 0.008477 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.003548 
queue_avg = 0.041005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0410055
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=532051 n_nop=525371 n_act=1378 n_pre=1362 n_ref_event=0 n_req=3704 n_rd=3589 n_rd_L2_A=0 n_write=0 n_wr_bk=401 bw_util=0.015
n_activity=66126 dram_eff=0.1207
bk0: 190a 529414i bk1: 198a 529653i bk2: 230a 529327i bk3: 205a 529835i bk4: 237a 528076i bk5: 155a 529110i bk6: 387a 524906i bk7: 337a 526268i bk8: 97a 529992i bk9: 221a 529097i bk10: 202a 529328i bk11: 206a 528574i bk12: 196a 528461i bk13: 168a 529552i bk14: 272a 527448i bk15: 288a 527456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.631749
Row_Buffer_Locality_read = 0.646141
Row_Buffer_Locality_write = 0.182609
Bank_Level_Parallism = 1.456028
Bank_Level_Parallism_Col = 1.282819
Bank_Level_Parallism_Ready = 1.054108
write_to_read_ratio_blp_rw_average = 0.095935
GrpLevelPara = 1.204965 

BW Util details:
bwutil = 0.014999 
total_CMD = 532051 
util_bw = 7980 
Wasted_Col = 20176 
Wasted_Row = 13605 
Idle = 490290 

BW Util Bottlenecks: 
RCDc_limit = 18386 
RCDWRc_limit = 678 
WTRc_limit = 1291 
RTWc_limit = 1666 
CCDLc_limit = 3498 
rwq = 0 
CCDLc_limit_alone = 3306 
WTRc_limit_alone = 1204 
RTWc_limit_alone = 1561 

Commands details: 
total_CMD = 532051 
n_nop = 525371 
Read = 3589 
Write = 0 
L2_Alloc = 0 
L2_WB = 401 
n_act = 1378 
n_pre = 1362 
n_ref = 0 
n_req = 3704 
total_req = 3990 

Dual Bus Interface Util: 
issued_total_row = 2740 
issued_total_col = 3990 
Row_Bus_Util =  0.005150 
CoL_Bus_Util = 0.007499 
Either_Row_CoL_Bus_Util = 0.012555 
Issued_on_Two_Bus_Simul_Util = 0.000094 
issued_two_Eff = 0.007485 
queue_avg = 0.063680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.06368
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=532051 n_nop=529872 n_act=425 n_pre=409 n_ref_event=0 n_req=1253 n_rd=1218 n_rd_L2_A=0 n_write=0 n_wr_bk=133 bw_util=0.005078
n_activity=25848 dram_eff=0.1045
bk0: 31a 531571i bk1: 121a 530720i bk2: 58a 531532i bk3: 84a 531522i bk4: 38a 531863i bk5: 120a 529893i bk6: 120a 530021i bk7: 72a 530605i bk8: 57a 530960i bk9: 109a 530641i bk10: 53a 531591i bk11: 20a 531835i bk12: 76a 531213i bk13: 77a 530727i bk14: 78a 530840i bk15: 104a 530909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.670391
Row_Buffer_Locality_read = 0.683087
Row_Buffer_Locality_write = 0.228571
Bank_Level_Parallism = 1.218814
Bank_Level_Parallism_Col = 1.137847
Bank_Level_Parallism_Ready = 1.019912
write_to_read_ratio_blp_rw_average = 0.093557
GrpLevelPara = 1.115278 

BW Util details:
bwutil = 0.005078 
total_CMD = 532051 
util_bw = 2702 
Wasted_Col = 7001 
Wasted_Row = 5060 
Idle = 517288 

BW Util Bottlenecks: 
RCDc_limit = 6039 
RCDWRc_limit = 220 
WTRc_limit = 286 
RTWc_limit = 377 
CCDLc_limit = 1095 
rwq = 0 
CCDLc_limit_alone = 1058 
WTRc_limit_alone = 263 
RTWc_limit_alone = 363 

Commands details: 
total_CMD = 532051 
n_nop = 529872 
Read = 1218 
Write = 0 
L2_Alloc = 0 
L2_WB = 133 
n_act = 425 
n_pre = 409 
n_ref = 0 
n_req = 1253 
total_req = 1351 

Dual Bus Interface Util: 
issued_total_row = 834 
issued_total_col = 1351 
Row_Bus_Util =  0.001568 
CoL_Bus_Util = 0.002539 
Either_Row_CoL_Bus_Util = 0.004095 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.002754 
queue_avg = 0.020340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0203402

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67365, Miss = 1244, Miss_rate = 0.018, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 62521, Miss = 1587, Miss_rate = 0.025, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 70598, Miss = 2788, Miss_rate = 0.039, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 51945, Miss = 1224, Miss_rate = 0.024, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[4]: Access = 70383, Miss = 2587, Miss_rate = 0.037, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[5]: Access = 55683, Miss = 2212, Miss_rate = 0.040, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[6]: Access = 63775, Miss = 1310, Miss_rate = 0.021, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[7]: Access = 64627, Miss = 1298, Miss_rate = 0.020, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[8]: Access = 75128, Miss = 1783, Miss_rate = 0.024, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[9]: Access = 50257, Miss = 1365, Miss_rate = 0.027, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[10]: Access = 60008, Miss = 713, Miss_rate = 0.012, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[11]: Access = 56968, Miss = 1395, Miss_rate = 0.024, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[12]: Access = 55786, Miss = 1340, Miss_rate = 0.024, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[13]: Access = 67199, Miss = 1602, Miss_rate = 0.024, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[14]: Access = 53823, Miss = 1197, Miss_rate = 0.022, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[15]: Access = 60794, Miss = 2301, Miss_rate = 0.038, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[16]: Access = 61353, Miss = 1074, Miss_rate = 0.018, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[17]: Access = 60061, Miss = 935, Miss_rate = 0.016, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[18]: Access = 64579, Miss = 3356, Miss_rate = 0.052, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[19]: Access = 61524, Miss = 903, Miss_rate = 0.015, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[20]: Access = 64081, Miss = 2498, Miss_rate = 0.039, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[21]: Access = 69463, Miss = 2205, Miss_rate = 0.032, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[22]: Access = 63623, Miss = 1193, Miss_rate = 0.019, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[23]: Access = 51343, Miss = 199, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1482887
L2_total_cache_misses = 38309
L2_total_cache_miss_rate = 0.0258
L2_total_cache_pending_hits = 2627
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1155246
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2596
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10604
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19084
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286705
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 453
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8168
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1187530
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295357
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.199
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1482887
icnt_total_pkts_simt_to_mem=1482887
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.6453
	minimum = 5
	maximum = 73
Network latency average = 16.6453
	minimum = 5
	maximum = 73
Slowest packet = 2963214
Flit latency average = 16.6453
	minimum = 5
	maximum = 73
Slowest flit = 2963214
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0132423
	minimum = 0.0106348 (at node 0)
	maximum = 0.020771 (at node 43)
Accepted packet rate average = 0.0132423
	minimum = 0.0106348 (at node 0)
	maximum = 0.020771 (at node 43)
Injected flit rate average = 0.0132423
	minimum = 0.0106348 (at node 0)
	maximum = 0.020771 (at node 43)
Accepted flit rate average= 0.0132423
	minimum = 0.0106348 (at node 0)
	maximum = 0.020771 (at node 43)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 104.5 (18 samples)
	minimum = 5 (18 samples)
	maximum = 595.333 (18 samples)
Network latency average = 55.2946 (18 samples)
	minimum = 5 (18 samples)
	maximum = 383.5 (18 samples)
Flit latency average = 55.2946 (18 samples)
	minimum = 5 (18 samples)
	maximum = 383.5 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.0831452 (18 samples)
	minimum = 0.0618057 (18 samples)
	maximum = 0.171821 (18 samples)
Accepted packet rate average = 0.0831452 (18 samples)
	minimum = 0.0618057 (18 samples)
	maximum = 0.171821 (18 samples)
Injected flit rate average = 0.0831452 (18 samples)
	minimum = 0.0618057 (18 samples)
	maximum = 0.171821 (18 samples)
Accepted flit rate average = 0.0831452 (18 samples)
	minimum = 0.0618057 (18 samples)
	maximum = 0.171821 (18 samples)
Injected packet size average = 1 (18 samples)
Accepted packet size average = 1 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 10 sec (130 sec)
gpgpu_simulation_rate = 218495 (inst/sec)
gpgpu_simulation_rate = 2319 (cycle/sec)
gpgpu_silicon_slowdown = 611039x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe763ce50..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cfdafb2dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 6979
gpu_sim_insn = 1245357
gpu_ipc =     178.4435
gpu_tot_sim_cycle = 308559
gpu_tot_sim_insn = 29649746
gpu_tot_ipc =      96.0910
gpu_tot_issued_cta = 2432
gpu_occupancy = 74.7825% 
gpu_tot_occupancy = 69.6147% 
max_total_param_size = 0
gpu_stall_dramfull = 15288
gpu_stall_icnt2sh    = 15072
partiton_level_parallism =       0.2980
partiton_level_parallism_total  =       4.8126
partiton_level_parallism_util =       8.3200
partiton_level_parallism_util_total  =       9.3452
L2_BW  =      13.5142 GB/Sec
L2_BW_total  =     218.2219 GB/Sec
gpu_total_sim_rate=224619

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 2432, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1461, 1087, 1176, 1361, 1209, 1506, 956, 1295, 1451, 1604, 1394, 1283, 1231, 1528, 1163, 1296, 1396, 1358, 1612, 1504, 1718, 1771, 1496, 1760, 1485, 1320, 1410, 1706, 1288, 1517, 1583, 1395, 1245, 1309, 1114, 1070, 1333, 1289, 1092, 1048, 1299, 993, 1101, 1289, 1365, 1266, 1411, 1301, 1143, 1330, 1231, 1210, 1276, 1286, 1824, 1034, 1396, 1340, 1270, 1485, 1417, 1397, 1405, 1330, 
gpgpu_n_tot_thrd_icount = 73188544
gpgpu_n_tot_w_icount = 2287142
gpgpu_n_stall_shd_mem = 1574062
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1189604
gpgpu_n_mem_write_global = 295363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3542641	W0_Idle:1835911	W0_Scoreboard:9547985	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
single_issue_nums: WS0:519905	WS1:517656	WS2:518984	WS3:521359	
dual_issue_nums: WS0:26231	WS1:26111	WS2:26041	WS3:26236	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9516832 {8:1189604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11814520 {40:295363,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47584160 {40:1189604,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362904 {8:295363,}
maxmflatency = 1923 
max_icnt2mem_latency = 1794 
maxmrqlatency = 115 
max_icnt2sh_latency = 532 
averagemflatency = 568 
avg_icnt2mem_latency = 397 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 45 
mrq_lat_table:21749 	334 	425 	2057 	5588 	418 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	383565 	240952 	784680 	75770 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	116070 	102830 	53885 	64663 	66708 	104042 	275786 	693921 	7062 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	407465 	528889 	228914 	112631 	69282 	56465 	80805 	516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	221 	64 	137 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        12        17        17        21        17        16        45         7        23        13        17        12        13         8        26 
dram[1]:        13        14        26        18        18        11        13        10        14        11        12        10         7        11        12        10 
dram[2]:        16        17        21        17        22        17        24        21        14        11        16        13        21        18        22        13 
dram[3]:        15        17        10        14        12        14        11         5        10        15        12        12         5        17        12        17 
dram[4]:        11        13         6        12         9        10        24        16        10        11         8         9        14        12        19        19 
dram[5]:        11        20        10         9        23        25        23        17         8         6         5         8        16        10        15        16 
dram[6]:        14        12        17        22        13        20        13        16        14         9        16         8        14        14        13         7 
dram[7]:        19        17        17        10        16        21        10         9         8        15        11         7        13         8        10        17 
dram[8]:        11        14        19         9         8        12        13        12         5        11         0         6        10        13        11        11 
dram[9]:        34        15        10        14        10        21        13        19         6        16        23        17        52         8        14         9 
dram[10]:        32        23        17        22        12        16        16        12         8        15        17         8         7        10        17        22 
dram[11]:         6        16        13        32        22        14         9         6         6         8        24        11         8         9         9        12 
maximum service time to same row:
dram[0]:      9906     11360     13630      9232      9643      9043     11247     20691     10976      6287     11123     18231      7123      6376     17150      9932 
dram[1]:      8725      7263     13606     17868      8300     10464     10420     10570      7065     12308     10299      7066      6993      7123     13959     13083 
dram[2]:      9798      9477     13804     16516      9729     12742     15160     21155      9697      7116      7888     16104     21955     18535     11123      9339 
dram[3]:      6428      8722     13892      8038     12747     34506      9974     11215      7404      6926      8634     12336      7594     21907     40685      8211 
dram[4]:      7669      6973     22497      6505     10647     15413     11348     11059     17374     17102     10101     17029      8099      7140     20819     17145 
dram[5]:     13166      9570      6438      8115     11233     17928     11461     13854      8789      9498      9792      8634     24767     11642     13164     10794 
dram[6]:      8814     12815     12107     12653     19673     21374     12453      7010      7826      6983      9072      9493     21119     16336      7070     16506 
dram[7]:      7123     12524      6661     12216     17859      8124      6285      9455      7541      7770      7709      6828     13905      7538      9857      7878 
dram[8]:     11922     10245     35145     22566     13097     16067      9413     10186     11507      8632      9276     16925      8682      9168      7225     14667 
dram[9]:      7070     22066      9039     13249     13339     22140      7129     22588     26738      6985     16619      7087     21794      7782      6959     14940 
dram[10]:     11528      7625     11086     15163      7551      9262      7770      6308      7885      6877     12359      6211      6918      9203      6997     12346 
dram[11]:     21030     12091     29541     29576     51167     23291     10516     15333     22724     10190     27244      9377     15784      7201      9469     14554 
average row accesses per activate:
dram[0]:  3.301370  2.438596  3.187500  4.133333  3.415094  2.607143  4.088235  3.951220  2.337349  2.952381  4.444445  3.666667  2.746479  2.787500  2.586207  4.344828 
dram[1]:  2.383838  3.041096  4.500000  3.972222  2.524272  2.513514  2.802198  2.611111  3.000000  3.229508  2.531915  3.380952  2.579710  2.654546  2.944444  2.929825 
dram[2]:  2.793814  3.373626  2.300000  2.940476  3.178571  3.577465  2.540816  3.094340  2.836957  3.229508  3.500000  2.933333  3.704545  2.592592  2.580645  3.030303 
dram[3]:  2.908257  3.030303  2.619048  3.014493  4.307693  4.058824  2.423077  2.071429  2.486486  2.478261  2.592592  2.544118  3.357143  4.166667  7.833333  3.093023 
dram[4]:  2.738095  2.690476  2.424242  3.396552  2.550725  2.837838  2.779221  3.187500  2.480000  2.449275  2.566038  2.318182  3.050000  2.931818  3.093750  2.969697 
dram[5]:  3.301887  3.806452  2.650000  2.068965  2.644068  4.225806  3.333333  3.323529  3.190476  2.566667  1.923077  2.125000  3.272727  2.551724  3.404255  2.739130 
dram[6]:  2.659794  2.578947  3.326531  2.910714  2.700000  4.057143  2.652174  2.884615  2.533333  2.690909  3.192308  2.428571  3.192308  3.038461  3.093333  2.155555 
dram[7]:  2.597938  2.632353  3.473684  2.746667  2.883333  2.970588  2.612245  2.385714  2.729167  3.567568  2.519480  2.261539  2.968254  2.775000  2.666667  2.961539 
dram[8]:  3.069767  2.933333  7.500000  3.588235  2.885714  3.357143  2.488889  2.358490  1.973684  2.775000 18.000000  2.714286  3.000000  3.205882  2.489130  2.666667 
dram[9]:  3.220779  2.702128  2.576271  3.687500  3.056604  3.620690  2.672131  3.071429  2.928571  2.730769  3.315789  3.147727  7.181818  2.733333  3.013333  2.513514 
dram[10]:  3.396552  3.158730  3.545455  3.508475  2.709677  2.630769  2.335260  2.434483  2.272727  3.279412  3.029851  2.300000  2.275862  2.625000  2.575221  2.724771 
dram[11]:  2.583333  3.457143  4.615385  7.250000  6.500000  2.462963  2.403846  2.055556  1.900000  3.027778  7.571429  3.333333  4.210526  2.222222  2.666667  3.586207 
average row locality = 30605/10652 = 2.873169
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       241       137       143       173       176       141       134       155       193       247        80        99       194       222        69       110 
dram[1]:       232       221       201       135       250       183       241       180       267       196       112        68       176       146        95       162 
dram[2]:       263       307       236       240       261       248       229       314       259       197       119       174       163       210       149       192 
dram[3]:       308       195       158       197        50        63       123        87       183       171       137       173        45        47        47       133 
dram[4]:       228       223       158       189       172       105       194       134       184       167       136       153       183       129        86        89 
dram[5]:       174       112       104        57       147       127       142       109        66        76        50        32        72        72       155       122 
dram[6]:       256       240       151       151       125       133       242       222       189       148        83       100        77        73       229        94 
dram[7]:       238       166       256       202       164       185       123       159       130       130       193       147       176       109       189       153 
dram[8]:       131        88        58        58        96       181       221       244        75       111        18        19       138       104       226       166 
dram[9]:       211       123       152       235       150       101       156       212        38       134       250       274        79        82       224        91 
dram[10]:       190       198       230       205       237       155       387       337        97       221       202       206       196       168       272       288 
dram[11]:        31       121        58        84        38       120       120        72        57       109        53        20        76        77        78       104 
total dram reads = 29690
bank skew: 387/18 = 21.50
chip skew: 3589/1218 = 2.95
number of total write accesses:
dram[0]:         0         7        37        46        20        20        20        24         4         4         0         0         4         4        21        57 
dram[1]:        15         4        54        29        37        12        51        32         0         4        28        12         8         0        43        19 
dram[2]:        27         0        60        27        24        24        76        56         8         0        28         8         0         0        43        31 
dram[3]:        36        18        26        37        20        24        12         0         4         0        12         0         5        12         0         0 
dram[4]:         8        12         8        32        13         0        80        76         8         8         0         0         0         0        47        35 
dram[5]:         4        19         8        11        35        16        32        16         4         4         0         8         0         6        20        15 
dram[6]:         8        20        40        42        38        35         8        12         4         0         0         8        23        21        12        12 
dram[7]:        52        49        25        15        36        61        20        28         4         8         4         0        37         8        10         4 
dram[8]:         4         0         8        12        20        28        12        21         0         0         0         0         0        20        10         7 
dram[9]:       118        15         0         4        44        16        28        12        12        32         8        12         0         0         8         8 
dram[10]:        22         4        16         8        53        55        52        56        12         8         4         4         8         0        65        34 
dram[11]:         0         0         7         8         4        50        20         8         0         0         0         0        16        12         8         0 
total dram writes = 3396
min_bank_accesses = 0!
chip skew: 412/133 = 3.10
average mf latency per bank:
dram[0]:      12874     20420     17189     13200     12801     18425     18341     15574     24701     16255    133239    102316     44824     27593     27238     15972
dram[1]:      15250     14384     13199     17962     12628     14919     10878     12233     16292     21445     81809     59873     45235     65313     17493     13412
dram[2]:      12661      9520     11187     12284     11024     12733     10386      9554     18546     23197     76865     49755     34155     36649     14121     12863
dram[3]:       9478     14062     18235     13114     36250     35231     22132     28826     21737     25741     54439     48037    158144    133938     55418     20339
dram[4]:      14812     20457     21613     17261     15643     30922     11784     20579     31814     29840     64423    102666     61319     86636     20428     21743
dram[5]:      16782     28620     21016     37561     16080     16144     18756     24935     58489     47650    111264    135707    109262     78933     13788     24223
dram[6]:      13309     13667     15728     15256     17762     14303     11330     12172     57229     28285     45150     61534     57592     71608     12207     23719
dram[7]:      11534     15819     10367     11618     14067     13721     20725     14751     28899     32342     42557     30735     23131     40963     15275     16907
dram[8]:      24869     37800     32985     46360     27911     13781     12039     11266     59788     48963    324730    418325     34310     55437     10486     15404
dram[9]:       9049     21229     18684     11281     17226     21519     15082     14947     73228     25735     31221     27550     87500    109261     13400     19234
dram[10]:      18543     17349     14139     13742     10803     14448      7978      6490     44017     19282     34441     47182     47814     44294      9068     10256
dram[11]:      71771     22285     41750     31528     46195     16940     17763     37362     62175     35667    130784    339853     79750     75073     32699     25730
maximum mf latency per bank:
dram[0]:       1302      1281      1276      1274      1291      1605      1496      1743      1847      1918      1822      1870      1838      1589      1295      1299
dram[1]:       1319      1301      1304      1301      1318      1309      1755      1845      1882      1918      1817      1787      1787      1751      1329      1309
dram[2]:       1428      1345      1493      1409      1490      1509      1417      1644      1918      1847      1824      1785      1566      1561      1411      1428
dram[3]:       1025      1046      1102      1062      1354      1069      1799      1775      1923      1850      1859      1921      1698      1556      1008      1030
dram[4]:       1683      1620      1668      1632      1621      1674      1691      1647      1868      1857      1859      1822      1723      1801      1640      1688
dram[5]:       1049      1011      1177      1077      1223      1020      1354      1221      1917      1918      1882      1865      1531      1869      1197      1045
dram[6]:       1064      1039      1164      1058      1222      1005      1680      1838      1922      1847      1858      1923      1906      1867      1122      1018
dram[7]:       1070      1173      1104      1058      1172      1028      1203      1396      1916      1874      1877      1778      1835      1709      1089      1075
dram[8]:       1017      1175      1049      1051      1142      1211      1685      1698      1918      1916      1833      1858      1669      1879      1147      1053
dram[9]:       1036      1062      1014      1099      1155      1226      1524      1716      1871      1866      1870      1862      1457      1773      1073      1076
dram[10]:       1139      1175      1140      1159      1586      1098      1867      1253      1820      1845      1921      1865      1828      1858      1145      1168
dram[11]:       1007      1026      1023      1057      1039      1047      1148      1543      1850      1923      1862      1877      1692      1698      1007      1066
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=544363 n_nop=539932 n_act=842 n_pre=826 n_ref_event=94351246035616 n_req=2587 n_rd=2514 n_rd_L2_A=0 n_write=0 n_wr_bk=268 bw_util=0.01022
n_activity=48327 dram_eff=0.1151
bk0: 241a 541617i bk1: 137a 542145i bk2: 143a 542270i bk3: 173a 542292i bk4: 176a 542353i bk5: 141a 542021i bk6: 134a 542905i bk7: 155a 542682i bk8: 193a 541280i bk9: 247a 541184i bk10: 80a 543579i bk11: 99a 543326i bk12: 194a 541566i bk13: 222a 541323i bk14: 69a 543066i bk15: 110a 542846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.679938
Row_Buffer_Locality_read = 0.690533
Row_Buffer_Locality_write = 0.315068
Bank_Level_Parallism = 1.275529
Bank_Level_Parallism_Col = 0.671323
Bank_Level_Parallism_Ready = 1.032063
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.010221 
total_CMD = 544363 
util_bw = 5564 
Wasted_Col = 13619 
Wasted_Row = 9567 
Idle = 515613 

BW Util Bottlenecks: 
RCDc_limit = 11767 
RCDWRc_limit = 356 
WTRc_limit = 715 
RTWc_limit = 860 
CCDLc_limit = 2221 
rwq = 0 
CCDLc_limit_alone = 2170 
WTRc_limit_alone = 687 
RTWc_limit_alone = 837 

Commands details: 
total_CMD = 544363 
n_nop = 539932 
Read = 2514 
Write = 0 
L2_Alloc = 0 
L2_WB = 268 
n_act = 842 
n_pre = 826 
n_ref = 94351246035616 
n_req = 2587 
total_req = 2782 

Dual Bus Interface Util: 
issued_total_row = 1668 
issued_total_col = 2782 
Row_Bus_Util =  0.003064 
CoL_Bus_Util = 0.005111 
Either_Row_CoL_Bus_Util = 0.008140 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.004288 
queue_avg = 0.036184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0361836
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=544363 n_nop=539102 n_act=1045 n_pre=1029 n_ref_event=0 n_req=2957 n_rd=2865 n_rd_L2_A=0 n_write=0 n_wr_bk=348 bw_util=0.0118
n_activity=53952 dram_eff=0.1191
bk0: 232a 540547i bk1: 221a 541509i bk2: 201a 542049i bk3: 135a 542758i bk4: 250a 540256i bk5: 183a 541650i bk6: 241a 540682i bk7: 180a 541513i bk8: 267a 540693i bk9: 196a 541766i bk10: 112a 542394i bk11: 68a 543340i bk12: 176a 541601i bk13: 146a 542190i bk14: 95a 542759i bk15: 162a 542177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651336
Row_Buffer_Locality_read = 0.665969
Row_Buffer_Locality_write = 0.195652
Bank_Level_Parallism = 1.362526
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.048667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011805 
total_CMD = 544363 
util_bw = 6426 
Wasted_Col = 15978 
Wasted_Row = 11019 
Idle = 510940 

BW Util Bottlenecks: 
RCDc_limit = 14186 
RCDWRc_limit = 528 
WTRc_limit = 1118 
RTWc_limit = 895 
CCDLc_limit = 2811 
rwq = 0 
CCDLc_limit_alone = 2717 
WTRc_limit_alone = 1065 
RTWc_limit_alone = 854 

Commands details: 
total_CMD = 544363 
n_nop = 539102 
Read = 2865 
Write = 0 
L2_Alloc = 0 
L2_WB = 348 
n_act = 1045 
n_pre = 1029 
n_ref = 0 
n_req = 2957 
total_req = 3213 

Dual Bus Interface Util: 
issued_total_row = 2074 
issued_total_col = 3213 
Row_Bus_Util =  0.003810 
CoL_Bus_Util = 0.005902 
Either_Row_CoL_Bus_Util = 0.009665 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.004942 
queue_avg = 0.048389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0483887
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=544363 n_nop=537925 n_act=1258 n_pre=1242 n_ref_event=0 n_req=3669 n_rd=3561 n_rd_L2_A=0 n_write=0 n_wr_bk=412 bw_util=0.0146
n_activity=61998 dram_eff=0.1282
bk0: 263a 540575i bk1: 307a 540882i bk2: 236a 539704i bk3: 240a 540647i bk4: 261a 540881i bk5: 248a 541243i bk6: 229a 540142i bk7: 314a 539646i bk8: 259a 540441i bk9: 197a 541727i bk10: 119a 542549i bk11: 174a 542021i bk12: 163a 542609i bk13: 210a 541233i bk14: 149a 541678i bk15: 192a 541654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661216
Row_Buffer_Locality_read = 0.672283
Row_Buffer_Locality_write = 0.296296
Bank_Level_Parallism = 1.430776
Bank_Level_Parallism_Col = 1.269535
Bank_Level_Parallism_Ready = 1.065120
write_to_read_ratio_blp_rw_average = 0.095735
GrpLevelPara = 1.202721 

BW Util details:
bwutil = 0.014597 
total_CMD = 544363 
util_bw = 7946 
Wasted_Col = 19151 
Wasted_Row = 12461 
Idle = 504805 

BW Util Bottlenecks: 
RCDc_limit = 16884 
RCDWRc_limit = 530 
WTRc_limit = 1317 
RTWc_limit = 1552 
CCDLc_limit = 3417 
rwq = 0 
CCDLc_limit_alone = 3252 
WTRc_limit_alone = 1226 
RTWc_limit_alone = 1478 

Commands details: 
total_CMD = 544363 
n_nop = 537925 
Read = 3561 
Write = 0 
L2_Alloc = 0 
L2_WB = 412 
n_act = 1258 
n_pre = 1242 
n_ref = 0 
n_req = 3669 
total_req = 3973 

Dual Bus Interface Util: 
issued_total_row = 2500 
issued_total_col = 3973 
Row_Bus_Util =  0.004593 
CoL_Bus_Util = 0.007298 
Either_Row_CoL_Bus_Util = 0.011827 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.005436 
queue_avg = 0.063816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0638159
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=544363 n_nop=540491 n_act=786 n_pre=770 n_ref_event=0 n_req=2173 n_rd=2117 n_rd_L2_A=0 n_write=0 n_wr_bk=206 bw_util=0.008535
n_activity=44126 dram_eff=0.1053
bk0: 308a 540175i bk1: 195a 541659i bk2: 158a 541758i bk3: 197a 541459i bk4: 50a 543619i bk5: 63a 543559i bk6: 123a 542429i bk7: 87a 542777i bk8: 183a 541570i bk9: 171a 541821i bk10: 137a 542204i bk11: 173a 541752i bk12: 45a 543723i bk13: 47a 543884i bk14: 47a 544145i bk15: 133a 542852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.645191
Row_Buffer_Locality_read = 0.656590
Row_Buffer_Locality_write = 0.214286
Bank_Level_Parallism = 1.244005
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.035897
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.008535 
total_CMD = 544363 
util_bw = 4646 
Wasted_Col = 12489 
Wasted_Row = 9433 
Idle = 517795 

BW Util Bottlenecks: 
RCDc_limit = 11078 
RCDWRc_limit = 326 
WTRc_limit = 573 
RTWc_limit = 456 
CCDLc_limit = 1784 
rwq = 0 
CCDLc_limit_alone = 1721 
WTRc_limit_alone = 540 
RTWc_limit_alone = 426 

Commands details: 
total_CMD = 544363 
n_nop = 540491 
Read = 2117 
Write = 0 
L2_Alloc = 0 
L2_WB = 206 
n_act = 786 
n_pre = 770 
n_ref = 0 
n_req = 2173 
total_req = 2323 

Dual Bus Interface Util: 
issued_total_row = 1556 
issued_total_col = 2323 
Row_Bus_Util =  0.002858 
CoL_Bus_Util = 0.004267 
Either_Row_CoL_Bus_Util = 0.007113 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001808 
queue_avg = 0.034165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0341647
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=544363 n_nop=539608 n_act=970 n_pre=954 n_ref_event=0 n_req=2614 n_rd=2530 n_rd_L2_A=0 n_write=0 n_wr_bk=327 bw_util=0.0105
n_activity=50360 dram_eff=0.1135
bk0: 228a 541143i bk1: 223a 541223i bk2: 158a 541810i bk3: 189a 542015i bk4: 172a 541674i bk5: 105a 542835i bk6: 194a 541090i bk7: 134a 542207i bk8: 184a 541581i bk9: 167a 541564i bk10: 136a 542251i bk11: 153a 541871i bk12: 183a 542016i bk13: 129a 542682i bk14: 86a 542813i bk15: 89a 542925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.634660
Row_Buffer_Locality_read = 0.646245
Row_Buffer_Locality_write = 0.285714
Bank_Level_Parallism = 1.326394
Bank_Level_Parallism_Col = 1.181406
Bank_Level_Parallism_Ready = 1.036754
write_to_read_ratio_blp_rw_average = 0.093388
GrpLevelPara = 1.151359 

BW Util details:
bwutil = 0.010497 
total_CMD = 544363 
util_bw = 5714 
Wasted_Col = 15069 
Wasted_Row = 10280 
Idle = 513300 

BW Util Bottlenecks: 
RCDc_limit = 13441 
RCDWRc_limit = 459 
WTRc_limit = 716 
RTWc_limit = 795 
CCDLc_limit = 2430 
rwq = 0 
CCDLc_limit_alone = 2359 
WTRc_limit_alone = 672 
RTWc_limit_alone = 768 

Commands details: 
total_CMD = 544363 
n_nop = 539608 
Read = 2530 
Write = 0 
L2_Alloc = 0 
L2_WB = 327 
n_act = 970 
n_pre = 954 
n_ref = 0 
n_req = 2614 
total_req = 2857 

Dual Bus Interface Util: 
issued_total_row = 1924 
issued_total_col = 2857 
Row_Bus_Util =  0.003534 
CoL_Bus_Util = 0.005248 
Either_Row_CoL_Bus_Util = 0.008735 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.005468 
queue_avg = 0.043364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0433644
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=544363 n_nop=541427 n_act=572 n_pre=556 n_ref_event=0 n_req=1669 n_rd=1617 n_rd_L2_A=0 n_write=0 n_wr_bk=198 bw_util=0.006668
n_activity=33135 dram_eff=0.1096
bk0: 174a 542267i bk1: 112a 542984i bk2: 104a 542873i bk3: 57a 543178i bk4: 147a 542044i bk5: 127a 543069i bk6: 142a 542413i bk7: 109a 542957i bk8: 66a 543494i bk9: 76a 543179i bk10: 50a 543408i bk11: 32a 543730i bk12: 72a 543565i bk13: 72a 543351i bk14: 155a 542504i bk15: 122a 542701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.665069
Row_Buffer_Locality_read = 0.677798
Row_Buffer_Locality_write = 0.269231
Bank_Level_Parallism = 1.245917
Bank_Level_Parallism_Col = 1.130183
Bank_Level_Parallism_Ready = 1.031233
write_to_read_ratio_blp_rw_average = 0.103191
GrpLevelPara = 1.090014 

BW Util details:
bwutil = 0.006668 
total_CMD = 544363 
util_bw = 3630 
Wasted_Col = 9350 
Wasted_Row = 6477 
Idle = 524906 

BW Util Bottlenecks: 
RCDc_limit = 8054 
RCDWRc_limit = 293 
WTRc_limit = 301 
RTWc_limit = 518 
CCDLc_limit = 1519 
rwq = 0 
CCDLc_limit_alone = 1446 
WTRc_limit_alone = 285 
RTWc_limit_alone = 461 

Commands details: 
total_CMD = 544363 
n_nop = 541427 
Read = 1617 
Write = 0 
L2_Alloc = 0 
L2_WB = 198 
n_act = 572 
n_pre = 556 
n_ref = 0 
n_req = 1669 
total_req = 1815 

Dual Bus Interface Util: 
issued_total_row = 1128 
issued_total_col = 1815 
Row_Bus_Util =  0.002072 
CoL_Bus_Util = 0.003334 
Either_Row_CoL_Bus_Util = 0.005393 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.002384 
queue_avg = 0.023459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0234586
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=544363 n_nop=539733 n_act=936 n_pre=920 n_ref_event=0 n_req=2589 n_rd=2513 n_rd_L2_A=0 n_write=0 n_wr_bk=283 bw_util=0.01027
n_activity=49776 dram_eff=0.1123
bk0: 256a 540686i bk1: 240a 540684i bk2: 151a 542001i bk3: 151a 541834i bk4: 125a 542292i bk5: 133a 542845i bk6: 242a 540889i bk7: 222a 541302i bk8: 189a 541353i bk9: 148a 542089i bk10: 83a 543177i bk11: 100a 542717i bk12: 77a 543174i bk13: 73a 543361i bk14: 229a 541479i bk15: 94a 542737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643878
Row_Buffer_Locality_read = 0.656188
Row_Buffer_Locality_write = 0.236842
Bank_Level_Parallism = 1.338942
Bank_Level_Parallism_Col = 1.203340
Bank_Level_Parallism_Ready = 1.036273
write_to_read_ratio_blp_rw_average = 0.084994
GrpLevelPara = 1.158344 

BW Util details:
bwutil = 0.010273 
total_CMD = 544363 
util_bw = 5592 
Wasted_Col = 14498 
Wasted_Row = 10096 
Idle = 514177 

BW Util Bottlenecks: 
RCDc_limit = 12983 
RCDWRc_limit = 410 
WTRc_limit = 833 
RTWc_limit = 882 
CCDLc_limit = 2176 
rwq = 0 
CCDLc_limit_alone = 2075 
WTRc_limit_alone = 786 
RTWc_limit_alone = 828 

Commands details: 
total_CMD = 544363 
n_nop = 539733 
Read = 2513 
Write = 0 
L2_Alloc = 0 
L2_WB = 283 
n_act = 936 
n_pre = 920 
n_ref = 0 
n_req = 2589 
total_req = 2796 

Dual Bus Interface Util: 
issued_total_row = 1856 
issued_total_col = 2796 
Row_Bus_Util =  0.003409 
CoL_Bus_Util = 0.005136 
Either_Row_CoL_Bus_Util = 0.008505 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.004752 
queue_avg = 0.037778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0377781
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=544363 n_nop=539250 n_act=1032 n_pre=1016 n_ref_event=0 n_req=2819 n_rd=2720 n_rd_L2_A=0 n_write=0 n_wr_bk=361 bw_util=0.01132
n_activity=54007 dram_eff=0.1141
bk0: 238a 540530i bk1: 166a 541339i bk2: 256a 541396i bk3: 202a 541219i bk4: 164a 541833i bk5: 185a 541448i bk6: 123a 542247i bk7: 159a 541432i bk8: 130a 542465i bk9: 130a 542861i bk10: 193a 541364i bk11: 147a 542027i bk12: 176a 541686i bk13: 109a 542630i bk14: 189a 541572i bk15: 153a 542308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639234
Row_Buffer_Locality_read = 0.652206
Row_Buffer_Locality_write = 0.282828
Bank_Level_Parallism = 1.341013
Bank_Level_Parallism_Col = 1.212050
Bank_Level_Parallism_Ready = 1.050016
write_to_read_ratio_blp_rw_average = 0.102067
GrpLevelPara = 1.157570 

BW Util details:
bwutil = 0.011320 
total_CMD = 544363 
util_bw = 6162 
Wasted_Col = 16146 
Wasted_Row = 11175 
Idle = 510880 

BW Util Bottlenecks: 
RCDc_limit = 14201 
RCDWRc_limit = 508 
WTRc_limit = 1145 
RTWc_limit = 1055 
CCDLc_limit = 2646 
rwq = 0 
CCDLc_limit_alone = 2491 
WTRc_limit_alone = 1057 
RTWc_limit_alone = 988 

Commands details: 
total_CMD = 544363 
n_nop = 539250 
Read = 2720 
Write = 0 
L2_Alloc = 0 
L2_WB = 361 
n_act = 1032 
n_pre = 1016 
n_ref = 0 
n_req = 2819 
total_req = 3081 

Dual Bus Interface Util: 
issued_total_row = 2048 
issued_total_col = 3081 
Row_Bus_Util =  0.003762 
CoL_Bus_Util = 0.005660 
Either_Row_CoL_Bus_Util = 0.009393 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.003129 
queue_avg = 0.047779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0477788
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=544363 n_nop=540873 n_act=719 n_pre=703 n_ref_event=0 n_req=1971 n_rd=1934 n_rd_L2_A=0 n_write=0 n_wr_bk=142 bw_util=0.007627
n_activity=40245 dram_eff=0.1032
bk0: 131a 542584i bk1: 88a 543178i bk2: 58a 544021i bk3: 58a 543693i bk4: 96a 543007i bk5: 181a 542127i bk6: 221a 540908i bk7: 244a 540212i bk8: 75a 542842i bk9: 111a 542737i bk10: 18a 544216i bk11: 19a 544153i bk12: 138a 542732i bk13: 104a 543009i bk14: 226a 540986i bk15: 166a 541864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641806
Row_Buffer_Locality_read = 0.649431
Row_Buffer_Locality_write = 0.243243
Bank_Level_Parallism = 1.268324
Bank_Level_Parallism_Col = 1.145294
Bank_Level_Parallism_Ready = 1.020604
write_to_read_ratio_blp_rw_average = 0.068159
GrpLevelPara = 1.122142 

BW Util details:
bwutil = 0.007627 
total_CMD = 544363 
util_bw = 4152 
Wasted_Col = 11285 
Wasted_Row = 8190 
Idle = 520736 

BW Util Bottlenecks: 
RCDc_limit = 10353 
RCDWRc_limit = 215 
WTRc_limit = 338 
RTWc_limit = 465 
CCDLc_limit = 1564 
rwq = 0 
CCDLc_limit_alone = 1528 
WTRc_limit_alone = 322 
RTWc_limit_alone = 445 

Commands details: 
total_CMD = 544363 
n_nop = 540873 
Read = 1934 
Write = 0 
L2_Alloc = 0 
L2_WB = 142 
n_act = 719 
n_pre = 703 
n_ref = 0 
n_req = 1971 
total_req = 2076 

Dual Bus Interface Util: 
issued_total_row = 1422 
issued_total_col = 2076 
Row_Bus_Util =  0.002612 
CoL_Bus_Util = 0.003814 
Either_Row_CoL_Bus_Util = 0.006411 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.002292 
queue_avg = 0.028938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0289384
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=544363 n_nop=539850 n_act=858 n_pre=842 n_ref_event=0 n_req=2600 n_rd=2512 n_rd_L2_A=0 n_write=0 n_wr_bk=317 bw_util=0.01039
n_activity=49431 dram_eff=0.1145
bk0: 211a 540924i bk1: 123a 542472i bk2: 152a 542094i bk3: 235a 541781i bk4: 150a 542091i bk5: 101a 543084i bk6: 156a 541954i bk7: 212a 541661i bk8: 38a 543704i bk9: 134a 542284i bk10: 250a 541417i bk11: 274a 540924i bk12: 79a 543759i bk13: 82a 543193i bk14: 224a 541555i bk15: 91a 542919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675769
Row_Buffer_Locality_read = 0.687898
Row_Buffer_Locality_write = 0.329545
Bank_Level_Parallism = 1.251199
Bank_Level_Parallism_Col = 1.144659
Bank_Level_Parallism_Ready = 1.031283
write_to_read_ratio_blp_rw_average = 0.101859
GrpLevelPara = 1.109466 

BW Util details:
bwutil = 0.010394 
total_CMD = 544363 
util_bw = 5658 
Wasted_Col = 14194 
Wasted_Row = 9943 
Idle = 514568 

BW Util Bottlenecks: 
RCDc_limit = 11971 
RCDWRc_limit = 455 
WTRc_limit = 590 
RTWc_limit = 752 
CCDLc_limit = 2530 
rwq = 0 
CCDLc_limit_alone = 2476 
WTRc_limit_alone = 566 
RTWc_limit_alone = 722 

Commands details: 
total_CMD = 544363 
n_nop = 539850 
Read = 2512 
Write = 0 
L2_Alloc = 0 
L2_WB = 317 
n_act = 858 
n_pre = 842 
n_ref = 0 
n_req = 2600 
total_req = 2829 

Dual Bus Interface Util: 
issued_total_row = 1700 
issued_total_col = 2829 
Row_Bus_Util =  0.003123 
CoL_Bus_Util = 0.005197 
Either_Row_CoL_Bus_Util = 0.008290 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.003545 
queue_avg = 0.040078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.040078
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=544363 n_nop=537683 n_act=1378 n_pre=1362 n_ref_event=0 n_req=3704 n_rd=3589 n_rd_L2_A=0 n_write=0 n_wr_bk=401 bw_util=0.01466
n_activity=66126 dram_eff=0.1207
bk0: 190a 541726i bk1: 198a 541965i bk2: 230a 541639i bk3: 205a 542147i bk4: 237a 540388i bk5: 155a 541422i bk6: 387a 537218i bk7: 337a 538580i bk8: 97a 542304i bk9: 221a 541409i bk10: 202a 541640i bk11: 206a 540886i bk12: 196a 540773i bk13: 168a 541864i bk14: 272a 539760i bk15: 288a 539768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.631749
Row_Buffer_Locality_read = 0.646141
Row_Buffer_Locality_write = 0.182609
Bank_Level_Parallism = 1.456028
Bank_Level_Parallism_Col = 1.282819
Bank_Level_Parallism_Ready = 1.054108
write_to_read_ratio_blp_rw_average = 0.095935
GrpLevelPara = 1.204965 

BW Util details:
bwutil = 0.014659 
total_CMD = 544363 
util_bw = 7980 
Wasted_Col = 20176 
Wasted_Row = 13605 
Idle = 502602 

BW Util Bottlenecks: 
RCDc_limit = 18386 
RCDWRc_limit = 678 
WTRc_limit = 1291 
RTWc_limit = 1666 
CCDLc_limit = 3498 
rwq = 0 
CCDLc_limit_alone = 3306 
WTRc_limit_alone = 1204 
RTWc_limit_alone = 1561 

Commands details: 
total_CMD = 544363 
n_nop = 537683 
Read = 3589 
Write = 0 
L2_Alloc = 0 
L2_WB = 401 
n_act = 1378 
n_pre = 1362 
n_ref = 0 
n_req = 3704 
total_req = 3990 

Dual Bus Interface Util: 
issued_total_row = 2740 
issued_total_col = 3990 
Row_Bus_Util =  0.005033 
CoL_Bus_Util = 0.007330 
Either_Row_CoL_Bus_Util = 0.012271 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.007485 
queue_avg = 0.062240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0622397
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=544363 n_nop=542184 n_act=425 n_pre=409 n_ref_event=0 n_req=1253 n_rd=1218 n_rd_L2_A=0 n_write=0 n_wr_bk=133 bw_util=0.004964
n_activity=25848 dram_eff=0.1045
bk0: 31a 543883i bk1: 121a 543032i bk2: 58a 543844i bk3: 84a 543834i bk4: 38a 544175i bk5: 120a 542205i bk6: 120a 542333i bk7: 72a 542917i bk8: 57a 543272i bk9: 109a 542953i bk10: 53a 543903i bk11: 20a 544147i bk12: 76a 543525i bk13: 77a 543039i bk14: 78a 543152i bk15: 104a 543221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.670391
Row_Buffer_Locality_read = 0.683087
Row_Buffer_Locality_write = 0.228571
Bank_Level_Parallism = 1.218814
Bank_Level_Parallism_Col = 1.137847
Bank_Level_Parallism_Ready = 1.019912
write_to_read_ratio_blp_rw_average = 0.093557
GrpLevelPara = 1.115278 

BW Util details:
bwutil = 0.004964 
total_CMD = 544363 
util_bw = 2702 
Wasted_Col = 7001 
Wasted_Row = 5060 
Idle = 529600 

BW Util Bottlenecks: 
RCDc_limit = 6039 
RCDWRc_limit = 220 
WTRc_limit = 286 
RTWc_limit = 377 
CCDLc_limit = 1095 
rwq = 0 
CCDLc_limit_alone = 1058 
WTRc_limit_alone = 263 
RTWc_limit_alone = 363 

Commands details: 
total_CMD = 544363 
n_nop = 542184 
Read = 1218 
Write = 0 
L2_Alloc = 0 
L2_WB = 133 
n_act = 425 
n_pre = 409 
n_ref = 0 
n_req = 1253 
total_req = 1351 

Dual Bus Interface Util: 
issued_total_row = 834 
issued_total_col = 1351 
Row_Bus_Util =  0.001532 
CoL_Bus_Util = 0.002482 
Either_Row_CoL_Bus_Util = 0.004003 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.002754 
queue_avg = 0.019880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0198801

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67465, Miss = 1244, Miss_rate = 0.018, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 62602, Miss = 1587, Miss_rate = 0.025, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 70664, Miss = 2788, Miss_rate = 0.039, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 52011, Miss = 1225, Miss_rate = 0.024, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[4]: Access = 70460, Miss = 2587, Miss_rate = 0.037, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[5]: Access = 55778, Miss = 2212, Miss_rate = 0.040, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[6]: Access = 63868, Miss = 1310, Miss_rate = 0.021, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[7]: Access = 64728, Miss = 1298, Miss_rate = 0.020, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[8]: Access = 75225, Miss = 1783, Miss_rate = 0.024, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[9]: Access = 50331, Miss = 1365, Miss_rate = 0.027, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[10]: Access = 60068, Miss = 713, Miss_rate = 0.012, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[11]: Access = 57076, Miss = 1395, Miss_rate = 0.024, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[12]: Access = 55886, Miss = 1340, Miss_rate = 0.024, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[13]: Access = 67299, Miss = 1602, Miss_rate = 0.024, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[14]: Access = 53940, Miss = 1197, Miss_rate = 0.022, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[15]: Access = 60864, Miss = 2301, Miss_rate = 0.038, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[16]: Access = 61438, Miss = 1074, Miss_rate = 0.017, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[17]: Access = 60121, Miss = 935, Miss_rate = 0.016, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[18]: Access = 64680, Miss = 3356, Miss_rate = 0.052, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[19]: Access = 61610, Miss = 904, Miss_rate = 0.015, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[20]: Access = 64176, Miss = 2498, Miss_rate = 0.039, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[21]: Access = 69553, Miss = 2205, Miss_rate = 0.032, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[22]: Access = 63703, Miss = 1193, Miss_rate = 0.019, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[23]: Access = 51421, Miss = 199, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1484967
L2_total_cache_misses = 38311
L2_total_cache_miss_rate = 0.0258
L2_total_cache_pending_hits = 2627
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1157318
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2596
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10605
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19085
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286711
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 453
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8168
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1189604
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295363
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.195
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1484967
icnt_total_pkts_simt_to_mem=1484967
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.6012
	minimum = 5
	maximum = 76
Network latency average = 16.6012
	minimum = 5
	maximum = 76
Slowest packet = 2967303
Flit latency average = 16.6012
	minimum = 5
	maximum = 76
Slowest flit = 2967303
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.011463
	minimum = 0.00859722 (at node 38)
	maximum = 0.0167646 (at node 42)
Accepted packet rate average = 0.011463
	minimum = 0.00859722 (at node 38)
	maximum = 0.0167646 (at node 42)
Injected flit rate average = 0.011463
	minimum = 0.00859722 (at node 38)
	maximum = 0.0167646 (at node 42)
Accepted flit rate average= 0.011463
	minimum = 0.00859722 (at node 38)
	maximum = 0.0167646 (at node 42)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 99.8737 (19 samples)
	minimum = 5 (19 samples)
	maximum = 568 (19 samples)
Network latency average = 53.2581 (19 samples)
	minimum = 5 (19 samples)
	maximum = 367.316 (19 samples)
Flit latency average = 53.2581 (19 samples)
	minimum = 5 (19 samples)
	maximum = 367.316 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.0793724 (19 samples)
	minimum = 0.0590052 (19 samples)
	maximum = 0.16366 (19 samples)
Accepted packet rate average = 0.0793724 (19 samples)
	minimum = 0.0590052 (19 samples)
	maximum = 0.16366 (19 samples)
Injected flit rate average = 0.0793724 (19 samples)
	minimum = 0.0590052 (19 samples)
	maximum = 0.16366 (19 samples)
Accepted flit rate average = 0.0793724 (19 samples)
	minimum = 0.0590052 (19 samples)
	maximum = 0.16366 (19 samples)
Injected packet size average = 1 (19 samples)
Accepted packet size average = 1 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 12 sec (132 sec)
gpgpu_simulation_rate = 224619 (inst/sec)
gpgpu_simulation_rate = 2337 (cycle/sec)
gpgpu_silicon_slowdown = 606332x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cdf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cde8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe763cde0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe763cddc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cfdafb2f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 5922
gpu_sim_insn = 1114112
gpu_ipc =     188.1310
gpu_tot_sim_cycle = 314481
gpu_tot_sim_insn = 30763858
gpu_tot_ipc =      97.8242
gpu_tot_issued_cta = 2560
gpu_occupancy = 83.7104% 
gpu_tot_occupancy = 69.6859% 
max_total_param_size = 0
gpu_stall_dramfull = 15288
gpu_stall_icnt2sh    = 15072
partiton_level_parallism =       0.3458
partiton_level_parallism_total  =       4.7285
partiton_level_parallism_util =       7.7871
partiton_level_parallism_util_total  =       9.3427
L2_BW  =      15.6813 GB/Sec
L2_BW_total  =     214.4079 GB/Sec
gpu_total_sim_rate=229581

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 2560, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1499, 1125, 1214, 1398, 1247, 1544, 994, 1333, 1489, 1642, 1432, 1320, 1269, 1565, 1201, 1334, 1415, 1377, 1630, 1523, 1737, 1790, 1515, 1779, 1504, 1339, 1429, 1725, 1307, 1536, 1602, 1414, 1264, 1328, 1133, 1089, 1352, 1308, 1111, 1066, 1318, 1012, 1120, 1308, 1384, 1285, 1430, 1320, 1162, 1349, 1250, 1229, 1295, 1305, 1843, 1053, 1415, 1359, 1289, 1504, 1436, 1416, 1424, 1348, 
gpgpu_n_tot_thrd_icount = 74368192
gpgpu_n_tot_w_icount = 2324006
gpgpu_n_stall_shd_mem = 1574062
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1191652
gpgpu_n_mem_write_global = 295363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3568550	W0_Idle:1837033	W0_Scoreboard:9573071	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
single_issue_nums: WS0:528131	WS1:525888	WS2:527214	WS3:529605	
dual_issue_nums: WS0:26726	WS1:26603	WS2:26534	WS3:26721	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9533216 {8:1191652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11814520 {40:295363,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47666080 {40:1191652,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362904 {8:295363,}
maxmflatency = 1923 
max_icnt2mem_latency = 1794 
maxmrqlatency = 115 
max_icnt2sh_latency = 532 
averagemflatency = 568 
avg_icnt2mem_latency = 397 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 45 
mrq_lat_table:21749 	334 	425 	2057 	5588 	418 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	385613 	240952 	784680 	75770 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	116404 	103167 	54390 	65493 	66750 	104042 	275786 	693921 	7062 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	409508 	528894 	228914 	112631 	69282 	56465 	80805 	516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	222 	64 	137 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        12        17        17        21        17        16        45         7        23        13        17        12        13         8        26 
dram[1]:        13        14        26        18        18        11        13        10        14        11        12        10         7        11        12        10 
dram[2]:        16        17        21        17        22        17        24        21        14        11        16        13        21        18        22        13 
dram[3]:        15        17        10        14        12        14        11         5        10        15        12        12         5        17        12        17 
dram[4]:        11        13         6        12         9        10        24        16        10        11         8         9        14        12        19        19 
dram[5]:        11        20        10         9        23        25        23        17         8         6         5         8        16        10        15        16 
dram[6]:        14        12        17        22        13        20        13        16        14         9        16         8        14        14        13         7 
dram[7]:        19        17        17        10        16        21        10         9         8        15        11         7        13         8        10        17 
dram[8]:        11        14        19         9         8        12        13        12         5        11         0         6        10        13        11        11 
dram[9]:        34        15        10        14        10        21        13        19         6        16        23        17        52         8        14         9 
dram[10]:        32        23        17        22        12        16        16        12         8        15        17         8         7        10        17        22 
dram[11]:         6        16        13        32        22        14         9         6         6         8        24        11         8         9         9        12 
maximum service time to same row:
dram[0]:      9906     11360     13630      9232      9643      9043     11247     20691     10976      6287     11123     18231      7123      6376     17150      9932 
dram[1]:      8725      7263     13606     17868      8300     10464     10420     10570      7065     12308     10299      7066      6993      7123     13959     13083 
dram[2]:      9798      9477     13804     16516      9729     12742     15160     21155      9697      7116      7888     16104     21955     18535     11123      9339 
dram[3]:      6428      8722     13892      8038     12747     34506      9974     11215      7404      6926      8634     12336      7594     21907     40685      8211 
dram[4]:      7669      6973     22497      6505     10647     15413     11348     11059     17374     17102     10101     17029      8099      7140     20819     17145 
dram[5]:     13166      9570      6438      8115     11233     17928     11461     13854      8789      9498      9792      8634     24767     11642     13164     10794 
dram[6]:      8814     12815     12107     12653     19673     21374     12453      7010      7826      6983      9072      9493     21119     16336      7070     16506 
dram[7]:      7123     12524      6661     12216     17859      8124      6285      9455      7541      7770      7709      6828     13905      7538      9857      7878 
dram[8]:     11922     10245     35145     22566     13097     16067      9413     10186     11507      8632      9276     16925      8682      9168      7225     14667 
dram[9]:      7070     22066      9039     13249     13339     22140      7129     22588     26738      6985     16619      7087     21794      7782      6959     14940 
dram[10]:     11528      7625     11086     15163      7551      9262      7770      6308      7885      6877     12359      6211      6918      9203      6997     12346 
dram[11]:     21030     12091     29541     29576     51167     23291     10516     15333     22724     10190     27244      9377     15784      7201      9469     14554 
average row accesses per activate:
dram[0]:  3.301370  2.438596  3.187500  4.133333  3.415094  2.607143  4.088235  3.951220  2.337349  2.952381  4.444445  3.666667  2.746479  2.787500  2.586207  4.344828 
dram[1]:  2.383838  3.041096  4.500000  3.972222  2.524272  2.513514  2.802198  2.611111  3.000000  3.229508  2.531915  3.380952  2.579710  2.654546  2.944444  2.929825 
dram[2]:  2.793814  3.373626  2.300000  2.940476  3.178571  3.577465  2.540816  3.094340  2.836957  3.229508  3.500000  2.933333  3.704545  2.592592  2.580645  3.030303 
dram[3]:  2.908257  3.030303  2.619048  3.014493  4.307693  4.058824  2.423077  2.071429  2.486486  2.478261  2.592592  2.544118  3.357143  4.166667  7.833333  3.093023 
dram[4]:  2.738095  2.690476  2.424242  3.396552  2.550725  2.837838  2.779221  3.187500  2.480000  2.449275  2.566038  2.318182  3.050000  2.931818  3.093750  2.969697 
dram[5]:  3.301887  3.806452  2.650000  2.068965  2.644068  4.225806  3.333333  3.323529  3.190476  2.566667  1.923077  2.125000  3.272727  2.551724  3.404255  2.739130 
dram[6]:  2.659794  2.578947  3.326531  2.910714  2.700000  4.057143  2.652174  2.884615  2.533333  2.690909  3.192308  2.428571  3.192308  3.038461  3.093333  2.155555 
dram[7]:  2.597938  2.632353  3.473684  2.746667  2.883333  2.970588  2.612245  2.385714  2.729167  3.567568  2.519480  2.261539  2.968254  2.775000  2.666667  2.961539 
dram[8]:  3.069767  2.933333  7.500000  3.588235  2.885714  3.357143  2.488889  2.358490  1.973684  2.775000 18.000000  2.714286  3.000000  3.205882  2.489130  2.666667 
dram[9]:  3.220779  2.702128  2.576271  3.687500  3.056604  3.620690  2.672131  3.071429  2.928571  2.730769  3.315789  3.147727  7.181818  2.733333  3.013333  2.513514 
dram[10]:  3.396552  3.158730  3.545455  3.508475  2.709677  2.630769  2.335260  2.434483  2.272727  3.279412  3.029851  2.300000  2.275862  2.625000  2.575221  2.724771 
dram[11]:  2.583333  3.457143  4.615385  7.250000  6.500000  2.462963  2.403846  2.055556  1.900000  3.027778  7.571429  3.333333  4.210526  2.222222  2.666667  3.586207 
average row locality = 30605/10652 = 2.873169
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       241       137       143       173       176       141       134       155       193       247        80        99       194       222        69       110 
dram[1]:       232       221       201       135       250       183       241       180       267       196       112        68       176       146        95       162 
dram[2]:       263       307       236       240       261       248       229       314       259       197       119       174       163       210       149       192 
dram[3]:       308       195       158       197        50        63       123        87       183       171       137       173        45        47        47       133 
dram[4]:       228       223       158       189       172       105       194       134       184       167       136       153       183       129        86        89 
dram[5]:       174       112       104        57       147       127       142       109        66        76        50        32        72        72       155       122 
dram[6]:       256       240       151       151       125       133       242       222       189       148        83       100        77        73       229        94 
dram[7]:       238       166       256       202       164       185       123       159       130       130       193       147       176       109       189       153 
dram[8]:       131        88        58        58        96       181       221       244        75       111        18        19       138       104       226       166 
dram[9]:       211       123       152       235       150       101       156       212        38       134       250       274        79        82       224        91 
dram[10]:       190       198       230       205       237       155       387       337        97       221       202       206       196       168       272       288 
dram[11]:        31       121        58        84        38       120       120        72        57       109        53        20        76        77        78       104 
total dram reads = 29690
bank skew: 387/18 = 21.50
chip skew: 3589/1218 = 2.95
number of total write accesses:
dram[0]:         0         7        37        46        20        20        20        24         4         4         0         0         4         4        21        57 
dram[1]:        15         4        54        29        37        12        51        32         0         4        28        12         8         0        43        19 
dram[2]:        27         0        60        27        24        24        76        56         8         0        28         8         0         0        43        31 
dram[3]:        36        18        26        37        20        24        12         0         4         0        12         0         5        12         0         0 
dram[4]:         8        12         8        32        13         0        80        76         8         8         0         0         0         0        47        35 
dram[5]:         4        19         8        11        35        16        32        16         4         4         0         8         0         6        20        15 
dram[6]:         8        20        40        42        38        35         8        12         4         0         0         8        23        21        12        12 
dram[7]:        52        49        25        15        36        61        20        28         4         8         4         0        37         8        10         4 
dram[8]:         4         0         8        12        20        28        12        21         0         0         0         0         0        20        10         7 
dram[9]:       118        15         0         4        44        16        28        12        12        32         8        12         0         0         8         8 
dram[10]:        22         4        16         8        53        55        52        56        12         8         4         4         8         0        65        34 
dram[11]:         0         0         7         8         4        50        20         8         0         0         0         0        16        12         8         0 
total dram writes = 3396
min_bank_accesses = 0!
chip skew: 412/133 = 3.10
average mf latency per bank:
dram[0]:      12874     20420     17189     13200     12801     18425     18341     15574     24765     16294    133270    102338     44824     27593     27238     15972
dram[1]:      15250     14384     13199     17962     12628     14919     10878     12233     16325     21490     81832     59931     45235     65313     17493     13412
dram[2]:      12661      9520     11187     12284     11024     12733     10386      9554     18578     23250     76900     49768     34155     36649     14121     12863
dram[3]:       9478     14062     18235     13114     36250     35231     22132     28826     21786     25798     54467     48056    158144    133938     55418     20339
dram[4]:      14812     20457     21613     17261     15643     30922     11784     20579     31860     29898     64447    102689     61319     86636     20428     21743
dram[5]:      16782     28620     21016     37561     16080     16144     18756     24935     58644     47764    111308    135799    109262     78933     13788     24223
dram[6]:      13309     13667     15728     15256     17762     14303     11330     12172     57286     28357     45164     61552     57592     71608     12207     23719
dram[7]:      11534     15819     10367     11618     14067     13721     20725     14751     28973     32417     42591     30751     23131     40963     15275     16907
dram[8]:      24869     37800     32985     46360     27911     13781     12039     11266     59939     49117    324849    418426     34310     55437     10486     15404
dram[9]:       9049     21229     18684     11281     17226     21519     15082     14947     73420     25790     31232     27568     87500    109261     13400     19234
dram[10]:      18543     17349     14139     13742     10803     14448      7978      6490     44127     19322     34455     47209     47814     44294      9068     10256
dram[11]:      71771     22285     41750     31528     46195     16940     17763     37362     62315     35740    130856    340015     79750     75073     32699     25730
maximum mf latency per bank:
dram[0]:       1302      1281      1276      1274      1291      1605      1496      1743      1847      1918      1822      1870      1838      1589      1295      1299
dram[1]:       1319      1301      1304      1301      1318      1309      1755      1845      1882      1918      1817      1787      1787      1751      1329      1309
dram[2]:       1428      1345      1493      1409      1490      1509      1417      1644      1918      1847      1824      1785      1566      1561      1411      1428
dram[3]:       1025      1046      1102      1062      1354      1069      1799      1775      1923      1850      1859      1921      1698      1556      1008      1030
dram[4]:       1683      1620      1668      1632      1621      1674      1691      1647      1868      1857      1859      1822      1723      1801      1640      1688
dram[5]:       1049      1011      1177      1077      1223      1020      1354      1221      1917      1918      1882      1865      1531      1869      1197      1045
dram[6]:       1064      1039      1164      1058      1222      1005      1680      1838      1922      1847      1858      1923      1906      1867      1122      1018
dram[7]:       1070      1173      1104      1058      1172      1028      1203      1396      1916      1874      1877      1778      1835      1709      1089      1075
dram[8]:       1017      1175      1049      1051      1142      1211      1685      1698      1918      1916      1833      1858      1669      1879      1147      1053
dram[9]:       1036      1062      1014      1099      1155      1226      1524      1716      1871      1866      1870      1862      1457      1773      1073      1076
dram[10]:       1139      1175      1140      1159      1586      1098      1867      1253      1820      1845      1921      1865      1828      1858      1145      1168
dram[11]:       1007      1026      1023      1057      1039      1047      1148      1543      1850      1923      1862      1877      1692      1698      1007      1066
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=554810 n_nop=550379 n_act=842 n_pre=826 n_ref_event=94351246035616 n_req=2587 n_rd=2514 n_rd_L2_A=0 n_write=0 n_wr_bk=268 bw_util=0.01003
n_activity=48327 dram_eff=0.1151
bk0: 241a 552064i bk1: 137a 552592i bk2: 143a 552717i bk3: 173a 552739i bk4: 176a 552800i bk5: 141a 552468i bk6: 134a 553352i bk7: 155a 553129i bk8: 193a 551727i bk9: 247a 551631i bk10: 80a 554026i bk11: 99a 553773i bk12: 194a 552013i bk13: 222a 551770i bk14: 69a 553513i bk15: 110a 553293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.679938
Row_Buffer_Locality_read = 0.690533
Row_Buffer_Locality_write = 0.315068
Bank_Level_Parallism = 1.275529
Bank_Level_Parallism_Col = 0.671323
Bank_Level_Parallism_Ready = 1.032063
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.010029 
total_CMD = 554810 
util_bw = 5564 
Wasted_Col = 13619 
Wasted_Row = 9567 
Idle = 526060 

BW Util Bottlenecks: 
RCDc_limit = 11767 
RCDWRc_limit = 356 
WTRc_limit = 715 
RTWc_limit = 860 
CCDLc_limit = 2221 
rwq = 0 
CCDLc_limit_alone = 2170 
WTRc_limit_alone = 687 
RTWc_limit_alone = 837 

Commands details: 
total_CMD = 554810 
n_nop = 550379 
Read = 2514 
Write = 0 
L2_Alloc = 0 
L2_WB = 268 
n_act = 842 
n_pre = 826 
n_ref = 94351246035616 
n_req = 2587 
total_req = 2782 

Dual Bus Interface Util: 
issued_total_row = 1668 
issued_total_col = 2782 
Row_Bus_Util =  0.003006 
CoL_Bus_Util = 0.005014 
Either_Row_CoL_Bus_Util = 0.007987 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.004288 
queue_avg = 0.035502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0355022
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=554810 n_nop=549549 n_act=1045 n_pre=1029 n_ref_event=0 n_req=2957 n_rd=2865 n_rd_L2_A=0 n_write=0 n_wr_bk=348 bw_util=0.01158
n_activity=53952 dram_eff=0.1191
bk0: 232a 550994i bk1: 221a 551956i bk2: 201a 552496i bk3: 135a 553205i bk4: 250a 550703i bk5: 183a 552097i bk6: 241a 551129i bk7: 180a 551960i bk8: 267a 551140i bk9: 196a 552213i bk10: 112a 552841i bk11: 68a 553787i bk12: 176a 552048i bk13: 146a 552637i bk14: 95a 553206i bk15: 162a 552624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651336
Row_Buffer_Locality_read = 0.665969
Row_Buffer_Locality_write = 0.195652
Bank_Level_Parallism = 1.362526
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.048667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011582 
total_CMD = 554810 
util_bw = 6426 
Wasted_Col = 15978 
Wasted_Row = 11019 
Idle = 521387 

BW Util Bottlenecks: 
RCDc_limit = 14186 
RCDWRc_limit = 528 
WTRc_limit = 1118 
RTWc_limit = 895 
CCDLc_limit = 2811 
rwq = 0 
CCDLc_limit_alone = 2717 
WTRc_limit_alone = 1065 
RTWc_limit_alone = 854 

Commands details: 
total_CMD = 554810 
n_nop = 549549 
Read = 2865 
Write = 0 
L2_Alloc = 0 
L2_WB = 348 
n_act = 1045 
n_pre = 1029 
n_ref = 0 
n_req = 2957 
total_req = 3213 

Dual Bus Interface Util: 
issued_total_row = 2074 
issued_total_col = 3213 
Row_Bus_Util =  0.003738 
CoL_Bus_Util = 0.005791 
Either_Row_CoL_Bus_Util = 0.009483 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.004942 
queue_avg = 0.047478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0474775
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=554810 n_nop=548372 n_act=1258 n_pre=1242 n_ref_event=0 n_req=3669 n_rd=3561 n_rd_L2_A=0 n_write=0 n_wr_bk=412 bw_util=0.01432
n_activity=61998 dram_eff=0.1282
bk0: 263a 551022i bk1: 307a 551329i bk2: 236a 550151i bk3: 240a 551094i bk4: 261a 551328i bk5: 248a 551690i bk6: 229a 550589i bk7: 314a 550093i bk8: 259a 550888i bk9: 197a 552174i bk10: 119a 552996i bk11: 174a 552468i bk12: 163a 553056i bk13: 210a 551680i bk14: 149a 552125i bk15: 192a 552101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661216
Row_Buffer_Locality_read = 0.672283
Row_Buffer_Locality_write = 0.296296
Bank_Level_Parallism = 1.430776
Bank_Level_Parallism_Col = 1.269535
Bank_Level_Parallism_Ready = 1.065120
write_to_read_ratio_blp_rw_average = 0.095735
GrpLevelPara = 1.202721 

BW Util details:
bwutil = 0.014322 
total_CMD = 554810 
util_bw = 7946 
Wasted_Col = 19151 
Wasted_Row = 12461 
Idle = 515252 

BW Util Bottlenecks: 
RCDc_limit = 16884 
RCDWRc_limit = 530 
WTRc_limit = 1317 
RTWc_limit = 1552 
CCDLc_limit = 3417 
rwq = 0 
CCDLc_limit_alone = 3252 
WTRc_limit_alone = 1226 
RTWc_limit_alone = 1478 

Commands details: 
total_CMD = 554810 
n_nop = 548372 
Read = 3561 
Write = 0 
L2_Alloc = 0 
L2_WB = 412 
n_act = 1258 
n_pre = 1242 
n_ref = 0 
n_req = 3669 
total_req = 3973 

Dual Bus Interface Util: 
issued_total_row = 2500 
issued_total_col = 3973 
Row_Bus_Util =  0.004506 
CoL_Bus_Util = 0.007161 
Either_Row_CoL_Bus_Util = 0.011604 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.005436 
queue_avg = 0.062614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0626142
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=554810 n_nop=550938 n_act=786 n_pre=770 n_ref_event=0 n_req=2173 n_rd=2117 n_rd_L2_A=0 n_write=0 n_wr_bk=206 bw_util=0.008374
n_activity=44126 dram_eff=0.1053
bk0: 308a 550622i bk1: 195a 552106i bk2: 158a 552205i bk3: 197a 551906i bk4: 50a 554066i bk5: 63a 554006i bk6: 123a 552876i bk7: 87a 553224i bk8: 183a 552017i bk9: 171a 552268i bk10: 137a 552651i bk11: 173a 552199i bk12: 45a 554170i bk13: 47a 554331i bk14: 47a 554592i bk15: 133a 553299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.645191
Row_Buffer_Locality_read = 0.656590
Row_Buffer_Locality_write = 0.214286
Bank_Level_Parallism = 1.244005
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.035897
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.008374 
total_CMD = 554810 
util_bw = 4646 
Wasted_Col = 12489 
Wasted_Row = 9433 
Idle = 528242 

BW Util Bottlenecks: 
RCDc_limit = 11078 
RCDWRc_limit = 326 
WTRc_limit = 573 
RTWc_limit = 456 
CCDLc_limit = 1784 
rwq = 0 
CCDLc_limit_alone = 1721 
WTRc_limit_alone = 540 
RTWc_limit_alone = 426 

Commands details: 
total_CMD = 554810 
n_nop = 550938 
Read = 2117 
Write = 0 
L2_Alloc = 0 
L2_WB = 206 
n_act = 786 
n_pre = 770 
n_ref = 0 
n_req = 2173 
total_req = 2323 

Dual Bus Interface Util: 
issued_total_row = 1556 
issued_total_col = 2323 
Row_Bus_Util =  0.002805 
CoL_Bus_Util = 0.004187 
Either_Row_CoL_Bus_Util = 0.006979 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001808 
queue_avg = 0.033521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0335214
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=554810 n_nop=550055 n_act=970 n_pre=954 n_ref_event=0 n_req=2614 n_rd=2530 n_rd_L2_A=0 n_write=0 n_wr_bk=327 bw_util=0.0103
n_activity=50360 dram_eff=0.1135
bk0: 228a 551590i bk1: 223a 551670i bk2: 158a 552257i bk3: 189a 552462i bk4: 172a 552121i bk5: 105a 553282i bk6: 194a 551537i bk7: 134a 552654i bk8: 184a 552028i bk9: 167a 552011i bk10: 136a 552698i bk11: 153a 552318i bk12: 183a 552463i bk13: 129a 553129i bk14: 86a 553260i bk15: 89a 553372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.634660
Row_Buffer_Locality_read = 0.646245
Row_Buffer_Locality_write = 0.285714
Bank_Level_Parallism = 1.326394
Bank_Level_Parallism_Col = 1.181406
Bank_Level_Parallism_Ready = 1.036754
write_to_read_ratio_blp_rw_average = 0.093388
GrpLevelPara = 1.151359 

BW Util details:
bwutil = 0.010299 
total_CMD = 554810 
util_bw = 5714 
Wasted_Col = 15069 
Wasted_Row = 10280 
Idle = 523747 

BW Util Bottlenecks: 
RCDc_limit = 13441 
RCDWRc_limit = 459 
WTRc_limit = 716 
RTWc_limit = 795 
CCDLc_limit = 2430 
rwq = 0 
CCDLc_limit_alone = 2359 
WTRc_limit_alone = 672 
RTWc_limit_alone = 768 

Commands details: 
total_CMD = 554810 
n_nop = 550055 
Read = 2530 
Write = 0 
L2_Alloc = 0 
L2_WB = 327 
n_act = 970 
n_pre = 954 
n_ref = 0 
n_req = 2614 
total_req = 2857 

Dual Bus Interface Util: 
issued_total_row = 1924 
issued_total_col = 2857 
Row_Bus_Util =  0.003468 
CoL_Bus_Util = 0.005150 
Either_Row_CoL_Bus_Util = 0.008571 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.005468 
queue_avg = 0.042548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0425479
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=554810 n_nop=551874 n_act=572 n_pre=556 n_ref_event=0 n_req=1669 n_rd=1617 n_rd_L2_A=0 n_write=0 n_wr_bk=198 bw_util=0.006543
n_activity=33135 dram_eff=0.1096
bk0: 174a 552714i bk1: 112a 553431i bk2: 104a 553320i bk3: 57a 553625i bk4: 147a 552491i bk5: 127a 553516i bk6: 142a 552860i bk7: 109a 553404i bk8: 66a 553941i bk9: 76a 553626i bk10: 50a 553855i bk11: 32a 554177i bk12: 72a 554012i bk13: 72a 553798i bk14: 155a 552951i bk15: 122a 553148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.665069
Row_Buffer_Locality_read = 0.677798
Row_Buffer_Locality_write = 0.269231
Bank_Level_Parallism = 1.245917
Bank_Level_Parallism_Col = 1.130183
Bank_Level_Parallism_Ready = 1.031233
write_to_read_ratio_blp_rw_average = 0.103191
GrpLevelPara = 1.090014 

BW Util details:
bwutil = 0.006543 
total_CMD = 554810 
util_bw = 3630 
Wasted_Col = 9350 
Wasted_Row = 6477 
Idle = 535353 

BW Util Bottlenecks: 
RCDc_limit = 8054 
RCDWRc_limit = 293 
WTRc_limit = 301 
RTWc_limit = 518 
CCDLc_limit = 1519 
rwq = 0 
CCDLc_limit_alone = 1446 
WTRc_limit_alone = 285 
RTWc_limit_alone = 461 

Commands details: 
total_CMD = 554810 
n_nop = 551874 
Read = 1617 
Write = 0 
L2_Alloc = 0 
L2_WB = 198 
n_act = 572 
n_pre = 556 
n_ref = 0 
n_req = 1669 
total_req = 1815 

Dual Bus Interface Util: 
issued_total_row = 1128 
issued_total_col = 1815 
Row_Bus_Util =  0.002033 
CoL_Bus_Util = 0.003271 
Either_Row_CoL_Bus_Util = 0.005292 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.002384 
queue_avg = 0.023017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0230169
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=554810 n_nop=550180 n_act=936 n_pre=920 n_ref_event=0 n_req=2589 n_rd=2513 n_rd_L2_A=0 n_write=0 n_wr_bk=283 bw_util=0.01008
n_activity=49776 dram_eff=0.1123
bk0: 256a 551133i bk1: 240a 551131i bk2: 151a 552448i bk3: 151a 552281i bk4: 125a 552739i bk5: 133a 553292i bk6: 242a 551336i bk7: 222a 551749i bk8: 189a 551800i bk9: 148a 552536i bk10: 83a 553624i bk11: 100a 553164i bk12: 77a 553621i bk13: 73a 553808i bk14: 229a 551926i bk15: 94a 553184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643878
Row_Buffer_Locality_read = 0.656188
Row_Buffer_Locality_write = 0.236842
Bank_Level_Parallism = 1.338942
Bank_Level_Parallism_Col = 1.203340
Bank_Level_Parallism_Ready = 1.036273
write_to_read_ratio_blp_rw_average = 0.084994
GrpLevelPara = 1.158344 

BW Util details:
bwutil = 0.010079 
total_CMD = 554810 
util_bw = 5592 
Wasted_Col = 14498 
Wasted_Row = 10096 
Idle = 524624 

BW Util Bottlenecks: 
RCDc_limit = 12983 
RCDWRc_limit = 410 
WTRc_limit = 833 
RTWc_limit = 882 
CCDLc_limit = 2176 
rwq = 0 
CCDLc_limit_alone = 2075 
WTRc_limit_alone = 786 
RTWc_limit_alone = 828 

Commands details: 
total_CMD = 554810 
n_nop = 550180 
Read = 2513 
Write = 0 
L2_Alloc = 0 
L2_WB = 283 
n_act = 936 
n_pre = 920 
n_ref = 0 
n_req = 2589 
total_req = 2796 

Dual Bus Interface Util: 
issued_total_row = 1856 
issued_total_col = 2796 
Row_Bus_Util =  0.003345 
CoL_Bus_Util = 0.005040 
Either_Row_CoL_Bus_Util = 0.008345 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.004752 
queue_avg = 0.037067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0370667
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=554810 n_nop=549697 n_act=1032 n_pre=1016 n_ref_event=0 n_req=2819 n_rd=2720 n_rd_L2_A=0 n_write=0 n_wr_bk=361 bw_util=0.01111
n_activity=54007 dram_eff=0.1141
bk0: 238a 550977i bk1: 166a 551786i bk2: 256a 551843i bk3: 202a 551666i bk4: 164a 552280i bk5: 185a 551895i bk6: 123a 552694i bk7: 159a 551879i bk8: 130a 552912i bk9: 130a 553308i bk10: 193a 551811i bk11: 147a 552474i bk12: 176a 552133i bk13: 109a 553077i bk14: 189a 552019i bk15: 153a 552755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639234
Row_Buffer_Locality_read = 0.652206
Row_Buffer_Locality_write = 0.282828
Bank_Level_Parallism = 1.341013
Bank_Level_Parallism_Col = 1.212050
Bank_Level_Parallism_Ready = 1.050016
write_to_read_ratio_blp_rw_average = 0.102067
GrpLevelPara = 1.157570 

BW Util details:
bwutil = 0.011107 
total_CMD = 554810 
util_bw = 6162 
Wasted_Col = 16146 
Wasted_Row = 11175 
Idle = 521327 

BW Util Bottlenecks: 
RCDc_limit = 14201 
RCDWRc_limit = 508 
WTRc_limit = 1145 
RTWc_limit = 1055 
CCDLc_limit = 2646 
rwq = 0 
CCDLc_limit_alone = 2491 
WTRc_limit_alone = 1057 
RTWc_limit_alone = 988 

Commands details: 
total_CMD = 554810 
n_nop = 549697 
Read = 2720 
Write = 0 
L2_Alloc = 0 
L2_WB = 361 
n_act = 1032 
n_pre = 1016 
n_ref = 0 
n_req = 2819 
total_req = 3081 

Dual Bus Interface Util: 
issued_total_row = 2048 
issued_total_col = 3081 
Row_Bus_Util =  0.003691 
CoL_Bus_Util = 0.005553 
Either_Row_CoL_Bus_Util = 0.009216 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.003129 
queue_avg = 0.046879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0468791
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=554810 n_nop=551320 n_act=719 n_pre=703 n_ref_event=0 n_req=1971 n_rd=1934 n_rd_L2_A=0 n_write=0 n_wr_bk=142 bw_util=0.007484
n_activity=40245 dram_eff=0.1032
bk0: 131a 553031i bk1: 88a 553625i bk2: 58a 554468i bk3: 58a 554140i bk4: 96a 553454i bk5: 181a 552574i bk6: 221a 551355i bk7: 244a 550659i bk8: 75a 553289i bk9: 111a 553184i bk10: 18a 554663i bk11: 19a 554600i bk12: 138a 553179i bk13: 104a 553456i bk14: 226a 551433i bk15: 166a 552311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641806
Row_Buffer_Locality_read = 0.649431
Row_Buffer_Locality_write = 0.243243
Bank_Level_Parallism = 1.268324
Bank_Level_Parallism_Col = 1.145294
Bank_Level_Parallism_Ready = 1.020604
write_to_read_ratio_blp_rw_average = 0.068159
GrpLevelPara = 1.122142 

BW Util details:
bwutil = 0.007484 
total_CMD = 554810 
util_bw = 4152 
Wasted_Col = 11285 
Wasted_Row = 8190 
Idle = 531183 

BW Util Bottlenecks: 
RCDc_limit = 10353 
RCDWRc_limit = 215 
WTRc_limit = 338 
RTWc_limit = 465 
CCDLc_limit = 1564 
rwq = 0 
CCDLc_limit_alone = 1528 
WTRc_limit_alone = 322 
RTWc_limit_alone = 445 

Commands details: 
total_CMD = 554810 
n_nop = 551320 
Read = 1934 
Write = 0 
L2_Alloc = 0 
L2_WB = 142 
n_act = 719 
n_pre = 703 
n_ref = 0 
n_req = 1971 
total_req = 2076 

Dual Bus Interface Util: 
issued_total_row = 1422 
issued_total_col = 2076 
Row_Bus_Util =  0.002563 
CoL_Bus_Util = 0.003742 
Either_Row_CoL_Bus_Util = 0.006290 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.002292 
queue_avg = 0.028394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0283935
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=554810 n_nop=550297 n_act=858 n_pre=842 n_ref_event=0 n_req=2600 n_rd=2512 n_rd_L2_A=0 n_write=0 n_wr_bk=317 bw_util=0.0102
n_activity=49431 dram_eff=0.1145
bk0: 211a 551371i bk1: 123a 552919i bk2: 152a 552541i bk3: 235a 552228i bk4: 150a 552538i bk5: 101a 553531i bk6: 156a 552401i bk7: 212a 552108i bk8: 38a 554151i bk9: 134a 552731i bk10: 250a 551864i bk11: 274a 551371i bk12: 79a 554206i bk13: 82a 553640i bk14: 224a 552002i bk15: 91a 553366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675769
Row_Buffer_Locality_read = 0.687898
Row_Buffer_Locality_write = 0.329545
Bank_Level_Parallism = 1.251199
Bank_Level_Parallism_Col = 1.144659
Bank_Level_Parallism_Ready = 1.031283
write_to_read_ratio_blp_rw_average = 0.101859
GrpLevelPara = 1.109466 

BW Util details:
bwutil = 0.010198 
total_CMD = 554810 
util_bw = 5658 
Wasted_Col = 14194 
Wasted_Row = 9943 
Idle = 525015 

BW Util Bottlenecks: 
RCDc_limit = 11971 
RCDWRc_limit = 455 
WTRc_limit = 590 
RTWc_limit = 752 
CCDLc_limit = 2530 
rwq = 0 
CCDLc_limit_alone = 2476 
WTRc_limit_alone = 566 
RTWc_limit_alone = 722 

Commands details: 
total_CMD = 554810 
n_nop = 550297 
Read = 2512 
Write = 0 
L2_Alloc = 0 
L2_WB = 317 
n_act = 858 
n_pre = 842 
n_ref = 0 
n_req = 2600 
total_req = 2829 

Dual Bus Interface Util: 
issued_total_row = 1700 
issued_total_col = 2829 
Row_Bus_Util =  0.003064 
CoL_Bus_Util = 0.005099 
Either_Row_CoL_Bus_Util = 0.008134 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.003545 
queue_avg = 0.039323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0393234
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=554810 n_nop=548130 n_act=1378 n_pre=1362 n_ref_event=0 n_req=3704 n_rd=3589 n_rd_L2_A=0 n_write=0 n_wr_bk=401 bw_util=0.01438
n_activity=66126 dram_eff=0.1207
bk0: 190a 552173i bk1: 198a 552412i bk2: 230a 552086i bk3: 205a 552594i bk4: 237a 550835i bk5: 155a 551869i bk6: 387a 547665i bk7: 337a 549027i bk8: 97a 552751i bk9: 221a 551856i bk10: 202a 552087i bk11: 206a 551333i bk12: 196a 551220i bk13: 168a 552311i bk14: 272a 550207i bk15: 288a 550215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.631749
Row_Buffer_Locality_read = 0.646141
Row_Buffer_Locality_write = 0.182609
Bank_Level_Parallism = 1.456028
Bank_Level_Parallism_Col = 1.282819
Bank_Level_Parallism_Ready = 1.054108
write_to_read_ratio_blp_rw_average = 0.095935
GrpLevelPara = 1.204965 

BW Util details:
bwutil = 0.014383 
total_CMD = 554810 
util_bw = 7980 
Wasted_Col = 20176 
Wasted_Row = 13605 
Idle = 513049 

BW Util Bottlenecks: 
RCDc_limit = 18386 
RCDWRc_limit = 678 
WTRc_limit = 1291 
RTWc_limit = 1666 
CCDLc_limit = 3498 
rwq = 0 
CCDLc_limit_alone = 3306 
WTRc_limit_alone = 1204 
RTWc_limit_alone = 1561 

Commands details: 
total_CMD = 554810 
n_nop = 548130 
Read = 3589 
Write = 0 
L2_Alloc = 0 
L2_WB = 401 
n_act = 1378 
n_pre = 1362 
n_ref = 0 
n_req = 3704 
total_req = 3990 

Dual Bus Interface Util: 
issued_total_row = 2740 
issued_total_col = 3990 
Row_Bus_Util =  0.004939 
CoL_Bus_Util = 0.007192 
Either_Row_CoL_Bus_Util = 0.012040 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.007485 
queue_avg = 0.061068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0610678
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=554810 n_nop=552631 n_act=425 n_pre=409 n_ref_event=0 n_req=1253 n_rd=1218 n_rd_L2_A=0 n_write=0 n_wr_bk=133 bw_util=0.00487
n_activity=25848 dram_eff=0.1045
bk0: 31a 554330i bk1: 121a 553479i bk2: 58a 554291i bk3: 84a 554281i bk4: 38a 554622i bk5: 120a 552652i bk6: 120a 552780i bk7: 72a 553364i bk8: 57a 553719i bk9: 109a 553400i bk10: 53a 554350i bk11: 20a 554594i bk12: 76a 553972i bk13: 77a 553486i bk14: 78a 553599i bk15: 104a 553668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.670391
Row_Buffer_Locality_read = 0.683087
Row_Buffer_Locality_write = 0.228571
Bank_Level_Parallism = 1.218814
Bank_Level_Parallism_Col = 1.137847
Bank_Level_Parallism_Ready = 1.019912
write_to_read_ratio_blp_rw_average = 0.093557
GrpLevelPara = 1.115278 

BW Util details:
bwutil = 0.004870 
total_CMD = 554810 
util_bw = 2702 
Wasted_Col = 7001 
Wasted_Row = 5060 
Idle = 540047 

BW Util Bottlenecks: 
RCDc_limit = 6039 
RCDWRc_limit = 220 
WTRc_limit = 286 
RTWc_limit = 377 
CCDLc_limit = 1095 
rwq = 0 
CCDLc_limit_alone = 1058 
WTRc_limit_alone = 263 
RTWc_limit_alone = 363 

Commands details: 
total_CMD = 554810 
n_nop = 552631 
Read = 1218 
Write = 0 
L2_Alloc = 0 
L2_WB = 133 
n_act = 425 
n_pre = 409 
n_ref = 0 
n_req = 1253 
total_req = 1351 

Dual Bus Interface Util: 
issued_total_row = 834 
issued_total_col = 1351 
Row_Bus_Util =  0.001503 
CoL_Bus_Util = 0.002435 
Either_Row_CoL_Bus_Util = 0.003927 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.002754 
queue_avg = 0.019506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0195058

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67541, Miss = 1244, Miss_rate = 0.018, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 62694, Miss = 1587, Miss_rate = 0.025, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 70744, Miss = 2788, Miss_rate = 0.039, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 52095, Miss = 1225, Miss_rate = 0.024, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[4]: Access = 70552, Miss = 2587, Miss_rate = 0.037, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[5]: Access = 55858, Miss = 2212, Miss_rate = 0.040, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[6]: Access = 63944, Miss = 1310, Miss_rate = 0.020, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[7]: Access = 64820, Miss = 1298, Miss_rate = 0.020, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[8]: Access = 75325, Miss = 1783, Miss_rate = 0.024, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[9]: Access = 50395, Miss = 1365, Miss_rate = 0.027, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[10]: Access = 60144, Miss = 713, Miss_rate = 0.012, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[11]: Access = 57168, Miss = 1395, Miss_rate = 0.024, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[12]: Access = 55950, Miss = 1340, Miss_rate = 0.024, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[13]: Access = 67387, Miss = 1602, Miss_rate = 0.024, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[14]: Access = 54004, Miss = 1197, Miss_rate = 0.022, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[15]: Access = 60988, Miss = 2301, Miss_rate = 0.038, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[16]: Access = 61534, Miss = 1074, Miss_rate = 0.017, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[17]: Access = 60229, Miss = 935, Miss_rate = 0.016, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[18]: Access = 64780, Miss = 3356, Miss_rate = 0.052, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[19]: Access = 61674, Miss = 904, Miss_rate = 0.015, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[20]: Access = 64276, Miss = 2498, Miss_rate = 0.039, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[21]: Access = 69645, Miss = 2205, Miss_rate = 0.032, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[22]: Access = 63783, Miss = 1193, Miss_rate = 0.019, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[23]: Access = 51485, Miss = 199, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1487015
L2_total_cache_misses = 38311
L2_total_cache_miss_rate = 0.0258
L2_total_cache_pending_hits = 2627
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1159366
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2596
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10605
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19085
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286711
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 453
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8168
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1191652
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295363
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.192
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1487015
icnt_total_pkts_simt_to_mem=1487015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.6428
	minimum = 5
	maximum = 69
Network latency average = 15.6428
	minimum = 5
	maximum = 69
Slowest packet = 2971641
Flit latency average = 15.6428
	minimum = 5
	maximum = 69
Slowest flit = 2971641
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0133011
	minimum = 0.0108072 (at node 1)
	maximum = 0.0209389 (at node 43)
Accepted packet rate average = 0.0133011
	minimum = 0.0108072 (at node 1)
	maximum = 0.0209389 (at node 43)
Injected flit rate average = 0.0133011
	minimum = 0.0108072 (at node 1)
	maximum = 0.0209389 (at node 43)
Accepted flit rate average= 0.0133011
	minimum = 0.0108072 (at node 1)
	maximum = 0.0209389 (at node 43)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 95.6621 (20 samples)
	minimum = 5 (20 samples)
	maximum = 543.05 (20 samples)
Network latency average = 51.3773 (20 samples)
	minimum = 5 (20 samples)
	maximum = 352.4 (20 samples)
Flit latency average = 51.3773 (20 samples)
	minimum = 5 (20 samples)
	maximum = 352.4 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.0760688 (20 samples)
	minimum = 0.0565953 (20 samples)
	maximum = 0.156524 (20 samples)
Accepted packet rate average = 0.0760688 (20 samples)
	minimum = 0.0565953 (20 samples)
	maximum = 0.156524 (20 samples)
Injected flit rate average = 0.0760688 (20 samples)
	minimum = 0.0565953 (20 samples)
	maximum = 0.156524 (20 samples)
Accepted flit rate average = 0.0760688 (20 samples)
	minimum = 0.0565953 (20 samples)
	maximum = 0.156524 (20 samples)
Injected packet size average = 1 (20 samples)
Accepted packet size average = 1 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 14 sec (134 sec)
gpgpu_simulation_rate = 229581 (inst/sec)
gpgpu_simulation_rate = 2346 (cycle/sec)
gpgpu_silicon_slowdown = 604006x
Kernel Executed 10 times
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
