! sccs_id %Z% %M% %I% %G% %U%
!
!	VeriBest Design Capture system configuration file.
!
!
!		VBDC units per inch, Controls database resolution, 1000.0 is
!		0.001", 254.0 is 0.1mm resolution. etc.
*EUI			 500.00

!	Default grid for new schematics.
*GRID_DEFAULT           0.1in

!		Users natural units, inches/mm. All dimensions inside VBDC
!		will be entered in these units.
!		NOTE: If this is changed to mm, EUI's above must be changed
!		to a multiple of 2.54.
*NATURAL_UNITS		inches


!		Overscore character. When this character appears at the end of
!		a text string it will overscore the whole string. When it
!		precedes a character it will overscore the next character.
*OVERSCORE		~

!		Rotate attached text when symbols are rotated yes/no/legible.
!		If entry is 'yes' text is rotated rigidly with the symbol, if
!		'legible' the text is either horizontal or rotated 90 degrees
!		vertically - it is never upside down or reading downwards. if
!		'no' the text is always horizontal.
*ROTATE_TEXT		legible

!		Auto increment reference designators yes/no
*REF_DES_INCR		no

!		Allow any angle wiring. yes/no
*ANY_ANGLE_WIRING	no

!		Add slot information to Symbol Device Place
*SLOT_INFORMATION 	no
!		Text justification of text from a symbol pin.  x, y
*TEXT_PIN_JUST	  	0.032in, 0.012in

!		When creating a hierarchical component to represent a block,
!		VBDC can either create it as a hierarchical block (whose
!		graphics are a simple rectangle but may have additional pins
!		added and may be resized) or a hierarchical symbol (which may
!		contain any graphics but the pins and size are fixed). Valid
!		entries are block/symbol.
*HIER_COMPONENT_TYPE	block

!		Minimum object spacings.  WIRE_WIRE_SPACING is reserved for
!		future use.
*PIN_PIN_SPACING	0.20in		!pin-pin
*WIRE_CELL_SPACING	0.14in		!wire-symbol
*CELL_CELL_SPACING	0.14in		!symbol-symbol
*WIRE_WIRE_SPACING	0.14in		!wire-wire

!		Default length of pin stubs. These are the projections from the
!		symbol body upon which pins are placed.
*PIN_STUB_LENGTH	0.2in


!		The distance from the top pin to the symbol top edge and the
!		bottom pin to the symbol bottom edge should not exceed
!		this value
*PIN_TO_EDGE_LEN	0.2in

!		Size of state diagram objects
*STATE_RADIUS		0.48in		!radius of a state's circle
*ARROW_LENGTH		0.16in		!length of arrowhead on transition

!		Default prefixes for invented names. The block instance name
!		is manufactured from the nested circuit name, it has the
!		BLKREF_PREFIX prepended (define it as "" if no prefix required)
!		and an integer appended (to make it unique).
*SIGNAL_NET_PREFIX	XSIG		!invented signal name prefix
*BUS_PREFIX		XBUS		!invented bus name prefix
*CCTREF_PREFIX		XCMP		!invented instance name prefix
*BLKREF_PREFIX		""		!block name prefix - use "" for none
*PHYREF_PREFIX          XREF            !invented reference designator prefix
*STATE_PREFIX		S		!invented state name prefix

!		Symbol names assumed by VBDC.
*RIPPER_CELL 		 ESROPE		!bus ripper symbol
*EDGE_CONNECTOR 	 ESPL1		!edge connector
*OFF_PAGE_CONNECTOR	 CON_INTER_O	!off page connector
*OFF_PAGE_CONNECTOR_BUS	 CON_INTER_O	!off page connector attached to a bus
*ONTO_PAGE_CONNECTOR	 CON_INTER_I	!onto page connector
*ONTO_PAGE_CONNECTOR_BUS CON_INTER_I	!onto page connector attached to a bus
*HIER_OUTPUT_CONN	 CON_HIER_O	!hierarchical output connector
*HIER_OUTPUT_CONN_BUS	 CON_HIER_O	!hierarchical output connector on a bus
*HIER_INPUT_CONN	 CON_HIER_I	!hierarchical input connector
*HIER_INPUT_CONN_BUS     CON_HIER_I	!hierarchical input connector on a bus
*HIER_BIDIR_CONN	 CON_HIER_BI	!hierarchical bidirectional connector
*HIER_BIDIR_CONN_BUS     CON_HIER_BI	!hierarchical bidir connector on a bus

!		Define the symbol types. Names are user definable, DEFAULT is
!		default type when creating a cell.
*CELLTYPE 	0 	"Unknown"
*CELLTYPE 	1 	"Drawing format" 
*CELLTYPE 	2 	"Edge connector"
*CELLTYPE 	3 	"Intra page connector"
*CELLTYPE 	4 	"Inter page connector"
*CELLTYPE 	5 	"Hierarchical connector"
*CELLTYPE 	6 	"Physical connector"
*CELLTYPE 	7 	"Discrete"	
*CELLTYPE 	8 	"Ground tap"
*CELLTYPE 	9 	"Positive tap"
*CELLTYPE 	10 	"Negative tap"
*CELLTYPE 	11 	"IC"			DEFAULT
*CELLTYPE 	12 	"Logic gate"
*CELLTYPE 	13 	"Primitive gate"
*CELLTYPE 	15 	"Passive Discrete"
*CELLTYPE 	16 	"Active Discrete"
*CELLTYPE 	22 	"Conditional Output"
*CELLTYPE 	23 	"Decision Box"
*CELLTYPE 	26 	"State"
*CELLTYPE 	27 	"Hierarchical Block"
*CELLTYPE 	28 	"Hierarchical Symbol"
*CELLTYPE 	29 	"Bus ripper symbol"
*CELLTYPE 	30 	"Other component"
*CELLTYPE 	31 	"Pseudo component"

!		Define the drawing formats. Syntax after keyword is page
!		size name, followed by symbol name for the drawing outline.
!		DEFAULT is default page size when creating a new drawing.
!		Edit this list as appropriate.
*DWG_FORMAT	A		A
*DWG_FORMAT	"A (vertical)"	AV
*DWG_FORMAT	B		B
*DWG_FORMAT	C		C 
*DWG_FORMAT	D		D       DEFAULT
*DWG_FORMAT	E		E
*DWG_FORMAT	F		F

!               Define the line styles to be used. The first four styles
!               should not be changed. The remaining line styles are available
!		to be changed by the user. The first column of number is the
!		line style number, the second column is the name of the line
!		style that will appear in the various menus when linestyles are
!		requested and the third column is the bit pattern (in pixels)
!		for the 'on' and 'off' pieces of the line.
!
!		number	name			bit pattern
!
*LINESTYLE 	0	Solid			1			
*LINESTYLE 	1	Dotted			4,6
*LINESTYLE 	2	Dashed			21,8
*LINESTYLE 	3	Chained			11,8,2,8
*LINESTYLE 	4	Linestyle5		4,4
*LINESTYLE 	5	Linestyle6		5,5
*LINESTYLE 	6	Linestyle7		6,6
*LINESTYLE 	7	Linestyle8		7,7
*LINESTYLE 	8	Linestyle9		8,8
*LINESTYLE 	9	Linestyle10		9,9
*LINESTYLE 	10	Linestyle11		10,10
*LINESTYLE 	11	Linestyle12		11,11
*LINESTYLE 	12	Linestyle13		12,12
*LINESTYLE 	13	Linestyle14		13,13
*LINESTYLE 	14	Linestyle15		14,14
*LINESTYLE 	15	Linestyle16		15,15

!		Default color and width for each VBDC object. 
!		Width may be specified in either inches or mm,
!		the marker styles are point (0), plus (1), asterisk (2), circle
!		(3), cross (4). Set the width of the Bus Solder Dot to zero to
!		prevent them from being drawn.
*DEFAULT_WIRES          "Wires"			COLOR=2	 WIDTH=0.012in
*DEFAULT_BUSES  	"Buses"			COLOR=6	 WIDTH=0.030in
*DEFAULT_SYMBOL_GFX     "Symbol/state graphics" COLOR=3  WIDTH=0.012in
*DEFAULT_SCH_BLK_GFX    "Schematic Block"	COLOR=3	 WIDTH=0.030in
*DEFAULT_VHDL_BLK_GFX   "VHDL Block"     	COLOR=2	 WIDTH=0.030in
*DEFAULT_DEF_BLK_GFX    "Deffered Block"     	COLOR=6	 WIDTH=0.030in
*DEFAULT_VER_BLK_GFX    "Verilog Block"     	COLOR=4	 WIDTH=0.030in
*DEFAULT_SDE_BLK_GFX    "State Block"     	COLOR=5	 WIDTH=0.030in
*DEFAULT_SFC_BLK_GFX    "Flowchart Block"     	COLOR=11 WIDTH=0.030in
*DEFAULT_TT_BLK_GFX     "Truth Table Block"    	COLOR=15 WIDTH=0.030in
*DEFAULT_DIS_BLK_GFX    "Discard Block"     	COLOR=1	 WIDTH=0.030in
*DEFAULT_TRANSITION     "Transitions"         	COLOR=2	 WIDTH=0.012in
*DEFAULT_LOOSE_GFX      "Loose graphics"     	COLOR=5	 WIDTH=0.012in
*DEFAULT_BREAKPOINT_GFX "Breakpoint graphics"	COLOR=5	 WIDTH=0.012in
*DEFAULT_SYMBOL_PINS    "Symbol pins"		COLOR=5	 WIDTH=0.030in
*DEFAULT_HIGHLIGHT_COL  "Highlight color"	COLOR=4
*DEFAULT_SELECT_COL     "Selected object"	COLOR=7
*DEFAULT_INSTANCE_COL   "Instance Property"	COLOR=5
*DEFAULT_SOLDER_DOT     "Solder dot"		COLOR=3  STYLE=3  WIDTH=0.02in
*DEFAULT_BUS_SOLDER_DOT "Bus Solder dot"	COLOR=3  STYLE=3  WIDTH=0.0in
*DEFAULT_FLOAT_WIRE_END "Floating wire end"	COLOR=4	 STYLE=2  WIDTH=0.03in
*DEFAULT_GRID           "Grid"			COLOR=7	 STYLE=1  WIDTH=0.02in

!
!		Default color table 
!
!			Red		Green	Blue
!			---		-----	-----
*COLOR_0	0		0		0		! black
*COLOR_1	0		0		255		! blue
*COLOR_2	0		255		0		! green
*COLOR_3	0		255		255		! cyan
*COLOR_4	255		0		0		! red
*COLOR_5	255		0		255		! magenta
*COLOR_6	255		255		0		! yellow
*COLOR_7	255		255		255		! white
*COLOR_8	128		128		128		! dark gray
*COLOR_9	0		0		128		! dark blue
*COLOR_10	0		128		0		! dark green
*COLOR_11	0		128		128		! dark cyan
*COLOR_12	128		0		0		! dark red
*COLOR_13	128		0		128		! dark magenta
*COLOR_14	128		128		0		! dark yellow
*COLOR_15	192		192		192		! light gray
