--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml i2c_via_uart.twx i2c_via_uart.ncd -o i2c_via_uart.twr
i2c_via_uart.pcf -ucf system_pins.ucf

Design file:              i2c_via_uart.ncd
Physical constraint file: i2c_via_uart.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 34533 paths analyzed, 4233 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.922ns.
--------------------------------------------------------------------------------

Paths for end point eI2C_SLAVE/sOSHW_REG_2 (SLICE_X4Y73.C6), 138 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.562ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.286 - 0.311)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 to eI2C_SLAVE/sOSHW_REG_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y75.AQ      Tcko                  0.430   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd8
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X7Y74.A2       net (fanout=10)       1.917   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X7Y74.A        Tilo                  0.259   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>7
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1511
    SLICE_X8Y75.B3       net (fanout=3)        0.897   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>151
    SLICE_X8Y75.B        Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT12
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>41
    SLICE_X7Y76.C4       net (fanout=16)       0.891   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>4
    SLICE_X7Y76.C        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT62
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT63
    SLICE_X3Y72.A2       net (fanout=1)        1.325   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT62
    SLICE_X3Y72.A        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT61
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT67
    SLICE_X4Y73.C6       net (fanout=1)        0.741   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT66
    SLICE_X4Y73.CLK      Tas                   0.349   eI2C_SLAVE/sOSHW_REG<2>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT615
                                                       eI2C_SLAVE/sOSHW_REG_2
    -------------------------------------------------  ---------------------------
    Total                                      7.562ns (1.791ns logic, 5.771ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.009ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.286 - 0.308)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 to eI2C_SLAVE/sOSHW_REG_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y74.BQ      Tcko                  0.476   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X9Y72.A4       net (fanout=11)       1.422   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X9Y72.A        Tilo                  0.259   eI2C_SLAVE/sMODE_FF_1
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1331
    SLICE_X5Y73.B1       net (fanout=3)        1.079   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>133
    SLICE_X5Y73.B        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT75
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>131
    SLICE_X3Y72.C2       net (fanout=16)       1.162   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>13
    SLICE_X3Y72.C        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT61
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT61
    SLICE_X3Y72.A1       net (fanout=1)        0.744   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT6
    SLICE_X3Y72.A        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT61
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT67
    SLICE_X4Y73.C6       net (fanout=1)        0.741   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT66
    SLICE_X4Y73.CLK      Tas                   0.349   eI2C_SLAVE/sOSHW_REG<2>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT615
                                                       eI2C_SLAVE/sOSHW_REG_2
    -------------------------------------------------  ---------------------------
    Total                                      7.009ns (1.861ns logic, 5.148ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.940ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.286 - 0.308)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 to eI2C_SLAVE/sOSHW_REG_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y74.BQ      Tcko                  0.476   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X9Y72.A4       net (fanout=11)       1.422   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X9Y72.A        Tilo                  0.259   eI2C_SLAVE/sMODE_FF_1
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1331
    SLICE_X6Y73.A6       net (fanout=3)        0.643   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>133
    SLICE_X6Y73.A        Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT410
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>171
    SLICE_X3Y75.B2       net (fanout=16)       1.521   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>17
    SLICE_X3Y75.B        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT63
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT64
    SLICE_X3Y72.A3       net (fanout=1)        0.757   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT63
    SLICE_X3Y72.A        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT61
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT67
    SLICE_X4Y73.C6       net (fanout=1)        0.741   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT66
    SLICE_X4Y73.CLK      Tas                   0.349   eI2C_SLAVE/sOSHW_REG<2>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT615
                                                       eI2C_SLAVE/sOSHW_REG_2
    -------------------------------------------------  ---------------------------
    Total                                      6.940ns (1.856ns logic, 5.084ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_SLAVE/sOSHW_REG_3 (SLICE_X7Y72.A1), 138 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.450ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.284 - 0.311)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 to eI2C_SLAVE/sOSHW_REG_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y75.AQ      Tcko                  0.430   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd8
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X7Y74.A2       net (fanout=10)       1.917   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X7Y74.A        Tilo                  0.259   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>7
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1511
    SLICE_X8Y75.B3       net (fanout=3)        0.897   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>151
    SLICE_X8Y75.B        Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT12
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>41
    SLICE_X7Y76.A5       net (fanout=16)       0.801   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>4
    SLICE_X7Y76.A        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT62
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT53
    SLICE_X2Y74.A3       net (fanout=1)        0.922   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT52
    SLICE_X2Y74.A        Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT51
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT57
    SLICE_X7Y72.A1       net (fanout=1)        1.103   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT56
    SLICE_X7Y72.CLK      Tas                   0.373   eI2C_SLAVE/sOSHW_REG<4>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT515
                                                       eI2C_SLAVE/sOSHW_REG_3
    -------------------------------------------------  ---------------------------
    Total                                      7.450ns (1.810ns logic, 5.640ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.090ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.284 - 0.308)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 to eI2C_SLAVE/sOSHW_REG_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y74.BQ      Tcko                  0.476   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X9Y72.A4       net (fanout=11)       1.422   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X9Y72.A        Tilo                  0.259   eI2C_SLAVE/sMODE_FF_1
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1331
    SLICE_X5Y73.B1       net (fanout=3)        1.079   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>133
    SLICE_X5Y73.B        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT75
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>131
    SLICE_X2Y74.C3       net (fanout=16)       1.044   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>13
    SLICE_X2Y74.C        Tilo                  0.255   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT51
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT51
    SLICE_X2Y74.A1       net (fanout=1)        0.566   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT5
    SLICE_X2Y74.A        Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT51
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT57
    SLICE_X7Y72.A1       net (fanout=1)        1.103   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT56
    SLICE_X7Y72.CLK      Tas                   0.373   eI2C_SLAVE/sOSHW_REG<4>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT515
                                                       eI2C_SLAVE/sOSHW_REG_3
    -------------------------------------------------  ---------------------------
    Total                                      7.090ns (1.876ns logic, 5.214ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sADDR_REG_0_1 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.991ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.284 - 0.303)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sADDR_REG_0_1 to eI2C_SLAVE/sOSHW_REG_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y73.AQ       Tcko                  0.430   eI2C_SLAVE/sADDR_REG_0_2
                                                       eI2C_SLAVE/sADDR_REG_0_1
    SLICE_X9Y72.A1       net (fanout=4)        1.369   eI2C_SLAVE/sADDR_REG_0_1
    SLICE_X9Y72.A        Tilo                  0.259   eI2C_SLAVE/sMODE_FF_1
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1331
    SLICE_X5Y73.B1       net (fanout=3)        1.079   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>133
    SLICE_X5Y73.B        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT75
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>131
    SLICE_X2Y74.C3       net (fanout=16)       1.044   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>13
    SLICE_X2Y74.C        Tilo                  0.255   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT51
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT51
    SLICE_X2Y74.A1       net (fanout=1)        0.566   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT5
    SLICE_X2Y74.A        Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT51
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT57
    SLICE_X7Y72.A1       net (fanout=1)        1.103   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT56
    SLICE_X7Y72.CLK      Tas                   0.373   eI2C_SLAVE/sOSHW_REG<4>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT515
                                                       eI2C_SLAVE/sOSHW_REG_3
    -------------------------------------------------  ---------------------------
    Total                                      6.991ns (1.830ns logic, 5.161ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_2 (SLICE_X49Y41.CE), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_13 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.134ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.286 - 0.307)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_13 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y43.BQ      Tcko                  0.430   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<13>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_13
    SLICE_X47Y43.C1      net (fanout=2)        0.716   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<13>
    SLICE_X47Y43.C       Tilo                  0.259   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<13>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
    SLICE_X48Y40.C5      net (fanout=15)       0.734   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>
    SLICE_X48Y40.C       Tilo                  0.255   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>3
    SLICE_X39Y56.C3      net (fanout=2)        2.150   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/sCMD_PERIOD_TC
    SLICE_X39Y56.C       Tilo                  0.259   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv2
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv4
    SLICE_X49Y41.CE      net (fanout=4)        1.923   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv
    SLICE_X49Y41.CLK     Tceck                 0.408   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<3>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_2
    -------------------------------------------------  ---------------------------
    Total                                      7.134ns (1.611ns logic, 5.523ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_11 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.990ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.186 - 0.202)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_11 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y43.DQ      Tcko                  0.430   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<11>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_11
    SLICE_X47Y43.C3      net (fanout=2)        0.572   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<11>
    SLICE_X47Y43.C       Tilo                  0.259   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<13>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
    SLICE_X48Y40.C5      net (fanout=15)       0.734   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>
    SLICE_X48Y40.C       Tilo                  0.255   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>3
    SLICE_X39Y56.C3      net (fanout=2)        2.150   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/sCMD_PERIOD_TC
    SLICE_X39Y56.C       Tilo                  0.259   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv2
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv4
    SLICE_X49Y41.CE      net (fanout=4)        1.923   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv
    SLICE_X49Y41.CLK     Tceck                 0.408   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<3>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_2
    -------------------------------------------------  ---------------------------
    Total                                      6.990ns (1.611ns logic, 5.379ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_9 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.952ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.186 - 0.202)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_9 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y43.BQ      Tcko                  0.430   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<11>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_9
    SLICE_X47Y43.C4      net (fanout=2)        0.534   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<9>
    SLICE_X47Y43.C       Tilo                  0.259   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<13>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
    SLICE_X48Y40.C5      net (fanout=15)       0.734   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>
    SLICE_X48Y40.C       Tilo                  0.255   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>3
    SLICE_X39Y56.C3      net (fanout=2)        2.150   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/sCMD_PERIOD_TC
    SLICE_X39Y56.C       Tilo                  0.259   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv2
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv4
    SLICE_X49Y41.CE      net (fanout=4)        1.923   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv
    SLICE_X49Y41.CLK     Tceck                 0.408   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<3>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_2
    -------------------------------------------------  ---------------------------
    Total                                      6.952ns (1.611ns logic, 5.341ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3 (SLICE_X28Y77.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_2 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_2 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.CQ      Tcko                  0.200   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR<2>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_2
    SLICE_X28Y77.C5      net (fanout=19)       0.077   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR<2>
    SLICE_X28Y77.CLK     Tah         (-Th)    -0.121   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR<2>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3_dpot
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.321ns logic, 0.077ns route)
                                                       (80.7% logic, 19.3% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/eCLK_FREQ_DIV/sCLK_CNT_4 (SLICE_X24Y73.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/eCLK_FREQ_DIV/sCLK_CNT_3 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/eCLK_FREQ_DIV/sCLK_CNT_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/eCLK_FREQ_DIV/sCLK_CNT_3 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/eCLK_FREQ_DIV/sCLK_CNT_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y73.BQ      Tcko                  0.200   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eCLK_FREQ_DIV/sCLK_CNT<3>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eCLK_FREQ_DIV/sCLK_CNT_3
    SLICE_X24Y73.B5      net (fanout=4)        0.079   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eCLK_FREQ_DIV/sCLK_CNT<3>
    SLICE_X24Y73.CLK     Tah         (-Th)    -0.121   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eCLK_FREQ_DIV/sCLK_CNT<3>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eCLK_FREQ_DIV/Mcount_sCLK_CNT_xor<4>11
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eCLK_FREQ_DIV/sCLK_CNT_4
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.321ns logic, 0.079ns route)
                                                       (80.3% logic, 19.8% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/sBYTE_EN_CNT_2 (SLICE_X39Y61.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/sBYTE_EN_CNT_1 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/sBYTE_EN_CNT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/sBYTE_EN_CNT_1 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/sBYTE_EN_CNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y61.CQ      Tcko                  0.198   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/sBYTE_EN_CNT<1>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/sBYTE_EN_CNT_1
    SLICE_X39Y61.C5      net (fanout=1)        0.052   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/sBYTE_EN_CNT<1>
    SLICE_X39Y61.CLK     Tah         (-Th)    -0.155   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/sBYTE_EN_CNT<1>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/Mcount_sBYTE_EN_CNT_xor<2>11
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eLCD_DRIVER/sBYTE_EN_CNT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT<3>/CLK
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT_0/CK
  Location pin: SLICE_X26Y73.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT<3>/SR
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT_0/SR
  Location pin: SLICE_X26Y73.SR
  Clock network: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/inRST_inv
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT<3>/CLK
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT_1/CK
  Location pin: SLICE_X26Y73.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    7.922|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 34533 paths, 0 nets, and 6145 connections

Design statistics:
   Minimum period:   7.922ns{1}   (Maximum frequency: 126.231MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 05 11:17:27 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



