ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.ITM_SendChar,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	ITM_SendChar:
  25              	.LVL0:
  26              	.LFB69:
  27              		.file 2 "Drivers/CMSIS/Include/core_cm3.h"
   1:Drivers/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm3.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm3.h **** /*
   8:Drivers/CMSIS/Include/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm3.h ****  *
  10:Drivers/CMSIS/Include/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm3.h ****  *
  12:Drivers/CMSIS/Include/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm3.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm3.h ****  *
  16:Drivers/CMSIS/Include/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm3.h ****  *
  18:Drivers/CMSIS/Include/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm3.h ****  */
  24:Drivers/CMSIS/Include/core_cm3.h **** 
  25:Drivers/CMSIS/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm3.h **** #endif
  30:Drivers/CMSIS/Include/core_cm3.h **** 
  31:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 2


  32:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm3.h **** 
  34:Drivers/CMSIS/Include/core_cm3.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm3.h **** 
  36:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm3.h **** #endif
  39:Drivers/CMSIS/Include/core_cm3.h **** 
  40:Drivers/CMSIS/Include/core_cm3.h **** /**
  41:Drivers/CMSIS/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm3.h **** 
  44:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm3.h **** 
  47:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm3.h **** 
  50:Drivers/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm3.h ****  */
  53:Drivers/CMSIS/Include/core_cm3.h **** 
  54:Drivers/CMSIS/Include/core_cm3.h **** 
  55:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm3.h **** /**
  59:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup Cortex_M3
  60:Drivers/CMSIS/Include/core_cm3.h ****   @{
  61:Drivers/CMSIS/Include/core_cm3.h ****  */
  62:Drivers/CMSIS/Include/core_cm3.h **** 
  63:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm3.h **** 
  65:Drivers/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm3.h **** 
  71:Drivers/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm3.h **** 
  73:Drivers/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm3.h **** */
  76:Drivers/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm3.h **** 
  78:Drivers/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm3.h **** 
  83:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm3.h **** 
  88:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 3


  89:Drivers/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm3.h **** 
  93:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm3.h **** 
  98:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm3.h **** 
 103:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm3.h **** 
 108:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm3.h **** 
 113:Drivers/CMSIS/Include/core_cm3.h **** #endif
 114:Drivers/CMSIS/Include/core_cm3.h **** 
 115:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm3.h **** 
 117:Drivers/CMSIS/Include/core_cm3.h **** 
 118:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm3.h **** }
 120:Drivers/CMSIS/Include/core_cm3.h **** #endif
 121:Drivers/CMSIS/Include/core_cm3.h **** 
 122:Drivers/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm3.h **** 
 124:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm3.h **** 
 126:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm3.h **** 
 129:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm3.h **** #endif
 132:Drivers/CMSIS/Include/core_cm3.h **** 
 133:Drivers/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 136:Drivers/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm3.h **** 
 140:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm3.h **** 
 145:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 4


 146:Drivers/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 147:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm3.h **** 
 150:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:Drivers/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm3.h **** #endif
 155:Drivers/CMSIS/Include/core_cm3.h **** 
 156:Drivers/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:Drivers/CMSIS/Include/core_cm3.h **** /**
 158:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:Drivers/CMSIS/Include/core_cm3.h **** 
 160:Drivers/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:Drivers/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:Drivers/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:Drivers/CMSIS/Include/core_cm3.h **** */
 164:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 165:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:Drivers/CMSIS/Include/core_cm3.h **** #else
 167:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:Drivers/CMSIS/Include/core_cm3.h **** #endif
 169:Drivers/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:Drivers/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:Drivers/CMSIS/Include/core_cm3.h **** 
 172:Drivers/CMSIS/Include/core_cm3.h **** /* following defines should be used for structure members */
 173:Drivers/CMSIS/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:Drivers/CMSIS/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:Drivers/CMSIS/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:Drivers/CMSIS/Include/core_cm3.h **** 
 177:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:Drivers/CMSIS/Include/core_cm3.h **** 
 179:Drivers/CMSIS/Include/core_cm3.h **** 
 180:Drivers/CMSIS/Include/core_cm3.h **** 
 181:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 182:Drivers/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 183:Drivers/CMSIS/Include/core_cm3.h ****   Core Register contain:
 184:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register
 185:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 186:Drivers/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 187:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 188:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 189:Drivers/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 190:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 191:Drivers/CMSIS/Include/core_cm3.h **** /**
 192:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:Drivers/CMSIS/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:Drivers/CMSIS/Include/core_cm3.h **** */
 195:Drivers/CMSIS/Include/core_cm3.h **** 
 196:Drivers/CMSIS/Include/core_cm3.h **** /**
 197:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Core Register type definitions.
 200:Drivers/CMSIS/Include/core_cm3.h ****   @{
 201:Drivers/CMSIS/Include/core_cm3.h ****  */
 202:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 5


 203:Drivers/CMSIS/Include/core_cm3.h **** /**
 204:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 205:Drivers/CMSIS/Include/core_cm3.h ****  */
 206:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 207:Drivers/CMSIS/Include/core_cm3.h **** {
 208:Drivers/CMSIS/Include/core_cm3.h ****   struct
 209:Drivers/CMSIS/Include/core_cm3.h ****   {
 210:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:Drivers/CMSIS/Include/core_cm3.h **** } APSR_Type;
 219:Drivers/CMSIS/Include/core_cm3.h **** 
 220:Drivers/CMSIS/Include/core_cm3.h **** /* APSR Register Definitions */
 221:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 222:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm3.h **** 
 224:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm3.h **** 
 227:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm3.h **** 
 230:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm3.h **** 
 233:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm3.h **** 
 236:Drivers/CMSIS/Include/core_cm3.h **** 
 237:Drivers/CMSIS/Include/core_cm3.h **** /**
 238:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm3.h ****  */
 240:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm3.h **** {
 242:Drivers/CMSIS/Include/core_cm3.h ****   struct
 243:Drivers/CMSIS/Include/core_cm3.h ****   {
 244:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm3.h **** 
 250:Drivers/CMSIS/Include/core_cm3.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm3.h **** 
 254:Drivers/CMSIS/Include/core_cm3.h **** 
 255:Drivers/CMSIS/Include/core_cm3.h **** /**
 256:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm3.h ****  */
 258:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm3.h **** {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 6


 260:Drivers/CMSIS/Include/core_cm3.h ****   struct
 261:Drivers/CMSIS/Include/core_cm3.h ****   {
 262:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:Drivers/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 276:Drivers/CMSIS/Include/core_cm3.h **** 
 277:Drivers/CMSIS/Include/core_cm3.h **** /* xPSR Register Definitions */
 278:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm3.h **** 
 281:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm3.h **** 
 284:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm3.h **** 
 287:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm3.h **** 
 290:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm3.h **** 
 293:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:Drivers/CMSIS/Include/core_cm3.h **** 
 296:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:Drivers/CMSIS/Include/core_cm3.h **** 
 299:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:Drivers/CMSIS/Include/core_cm3.h **** 
 302:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:Drivers/CMSIS/Include/core_cm3.h **** 
 305:Drivers/CMSIS/Include/core_cm3.h **** 
 306:Drivers/CMSIS/Include/core_cm3.h **** /**
 307:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:Drivers/CMSIS/Include/core_cm3.h ****  */
 309:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 310:Drivers/CMSIS/Include/core_cm3.h **** {
 311:Drivers/CMSIS/Include/core_cm3.h ****   struct
 312:Drivers/CMSIS/Include/core_cm3.h ****   {
 313:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 7


 317:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 318:Drivers/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 319:Drivers/CMSIS/Include/core_cm3.h **** 
 320:Drivers/CMSIS/Include/core_cm3.h **** /* CONTROL Register Definitions */
 321:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:Drivers/CMSIS/Include/core_cm3.h **** 
 324:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:Drivers/CMSIS/Include/core_cm3.h **** 
 327:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:Drivers/CMSIS/Include/core_cm3.h **** 
 329:Drivers/CMSIS/Include/core_cm3.h **** 
 330:Drivers/CMSIS/Include/core_cm3.h **** /**
 331:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:Drivers/CMSIS/Include/core_cm3.h ****   @{
 335:Drivers/CMSIS/Include/core_cm3.h ****  */
 336:Drivers/CMSIS/Include/core_cm3.h **** 
 337:Drivers/CMSIS/Include/core_cm3.h **** /**
 338:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:Drivers/CMSIS/Include/core_cm3.h ****  */
 340:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 341:Drivers/CMSIS/Include/core_cm3.h **** {
 342:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:Drivers/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 356:Drivers/CMSIS/Include/core_cm3.h **** 
 357:Drivers/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:Drivers/CMSIS/Include/core_cm3.h **** 
 361:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:Drivers/CMSIS/Include/core_cm3.h **** 
 363:Drivers/CMSIS/Include/core_cm3.h **** 
 364:Drivers/CMSIS/Include/core_cm3.h **** /**
 365:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:Drivers/CMSIS/Include/core_cm3.h ****   @{
 369:Drivers/CMSIS/Include/core_cm3.h ****  */
 370:Drivers/CMSIS/Include/core_cm3.h **** 
 371:Drivers/CMSIS/Include/core_cm3.h **** /**
 372:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:Drivers/CMSIS/Include/core_cm3.h ****  */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 8


 374:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 375:Drivers/CMSIS/Include/core_cm3.h **** {
 376:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 393:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:Drivers/CMSIS/Include/core_cm3.h **** } SCB_Type;
 398:Drivers/CMSIS/Include/core_cm3.h **** 
 399:Drivers/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm3.h **** 
 403:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm3.h **** 
 406:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm3.h **** 
 409:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm3.h **** 
 412:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm3.h **** 
 415:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:Drivers/CMSIS/Include/core_cm3.h **** 
 419:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:Drivers/CMSIS/Include/core_cm3.h **** 
 422:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm3.h **** 
 425:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm3.h **** 
 428:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 9


 431:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 432:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm3.h **** 
 434:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm3.h **** 
 437:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:Drivers/CMSIS/Include/core_cm3.h **** 
 440:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:Drivers/CMSIS/Include/core_cm3.h **** 
 443:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:Drivers/CMSIS/Include/core_cm3.h **** 
 446:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm3.h **** 
 451:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm3.h **** #else
 454:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:Drivers/CMSIS/Include/core_cm3.h **** #endif
 457:Drivers/CMSIS/Include/core_cm3.h **** 
 458:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:Drivers/CMSIS/Include/core_cm3.h **** 
 462:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:Drivers/CMSIS/Include/core_cm3.h **** 
 465:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm3.h **** 
 468:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm3.h **** 
 471:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm3.h **** 
 474:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm3.h **** 
 477:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm3.h **** 
 480:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 481:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm3.h **** 
 484:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm3.h **** 
 487:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 10


 488:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm3.h **** 
 490:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm3.h **** 
 494:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm3.h **** 
 497:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm3.h **** 
 500:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm3.h **** 
 503:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm3.h **** 
 506:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm3.h **** 
 509:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm3.h **** 
 513:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm3.h **** 
 516:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm3.h **** 
 519:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm3.h **** 
 522:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm3.h **** 
 525:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm3.h **** 
 528:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm3.h **** 
 531:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm3.h **** 
 534:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm3.h **** 
 537:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm3.h **** 
 540:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm3.h **** 
 543:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 11


 545:Drivers/CMSIS/Include/core_cm3.h **** 
 546:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm3.h **** 
 549:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm3.h **** 
 552:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm3.h **** 
 556:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm3.h **** 
 559:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm3.h **** 
 562:Drivers/CMSIS/Include/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm3.h **** 
 566:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm3.h **** 
 569:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm3.h **** 
 572:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm3.h **** 
 575:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm3.h **** 
 578:Drivers/CMSIS/Include/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm3.h **** 
 582:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm3.h **** 
 585:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm3.h **** 
 588:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm3.h **** 
 591:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm3.h **** 
 594:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm3.h **** 
 597:Drivers/CMSIS/Include/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm3.h **** 
 601:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 12


 602:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm3.h **** 
 604:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm3.h **** 
 607:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm3.h **** 
 610:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm3.h **** 
 613:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm3.h **** 
 616:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm3.h **** 
 620:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm3.h **** 
 623:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm3.h **** 
 626:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm3.h **** 
 630:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm3.h **** 
 633:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm3.h **** 
 636:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm3.h **** 
 639:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm3.h **** 
 642:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:Drivers/CMSIS/Include/core_cm3.h **** 
 644:Drivers/CMSIS/Include/core_cm3.h **** 
 645:Drivers/CMSIS/Include/core_cm3.h **** /**
 646:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 648:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:Drivers/CMSIS/Include/core_cm3.h ****   @{
 650:Drivers/CMSIS/Include/core_cm3.h ****  */
 651:Drivers/CMSIS/Include/core_cm3.h **** 
 652:Drivers/CMSIS/Include/core_cm3.h **** /**
 653:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:Drivers/CMSIS/Include/core_cm3.h ****  */
 655:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 656:Drivers/CMSIS/Include/core_cm3.h **** {
 657:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 13


 659:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 660:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 661:Drivers/CMSIS/Include/core_cm3.h **** #else
 662:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:Drivers/CMSIS/Include/core_cm3.h **** #endif
 664:Drivers/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 665:Drivers/CMSIS/Include/core_cm3.h **** 
 666:Drivers/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:Drivers/CMSIS/Include/core_cm3.h **** 
 670:Drivers/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:Drivers/CMSIS/Include/core_cm3.h **** 
 672:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:Drivers/CMSIS/Include/core_cm3.h **** 
 675:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:Drivers/CMSIS/Include/core_cm3.h **** 
 678:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:Drivers/CMSIS/Include/core_cm3.h **** 
 681:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:Drivers/CMSIS/Include/core_cm3.h **** 
 683:Drivers/CMSIS/Include/core_cm3.h **** 
 684:Drivers/CMSIS/Include/core_cm3.h **** /**
 685:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:Drivers/CMSIS/Include/core_cm3.h ****   @{
 689:Drivers/CMSIS/Include/core_cm3.h ****  */
 690:Drivers/CMSIS/Include/core_cm3.h **** 
 691:Drivers/CMSIS/Include/core_cm3.h **** /**
 692:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:Drivers/CMSIS/Include/core_cm3.h ****  */
 694:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 695:Drivers/CMSIS/Include/core_cm3.h **** {
 696:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:Drivers/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 701:Drivers/CMSIS/Include/core_cm3.h **** 
 702:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 705:Drivers/CMSIS/Include/core_cm3.h **** 
 706:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:Drivers/CMSIS/Include/core_cm3.h **** 
 709:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:Drivers/CMSIS/Include/core_cm3.h **** 
 712:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:Drivers/CMSIS/Include/core_cm3.h **** 
 715:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 14


 716:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 717:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 718:Drivers/CMSIS/Include/core_cm3.h **** 
 719:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 720:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:Drivers/CMSIS/Include/core_cm3.h **** 
 723:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:Drivers/CMSIS/Include/core_cm3.h **** 
 727:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:Drivers/CMSIS/Include/core_cm3.h **** 
 730:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:Drivers/CMSIS/Include/core_cm3.h **** 
 733:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:Drivers/CMSIS/Include/core_cm3.h **** 
 735:Drivers/CMSIS/Include/core_cm3.h **** 
 736:Drivers/CMSIS/Include/core_cm3.h **** /**
 737:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/Include/core_cm3.h ****   @{
 741:Drivers/CMSIS/Include/core_cm3.h ****  */
 742:Drivers/CMSIS/Include/core_cm3.h **** 
 743:Drivers/CMSIS/Include/core_cm3.h **** /**
 744:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:Drivers/CMSIS/Include/core_cm3.h ****  */
 746:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 747:Drivers/CMSIS/Include/core_cm3.h **** {
 748:Drivers/CMSIS/Include/core_cm3.h ****   __OM  union
 749:Drivers/CMSIS/Include/core_cm3.h ****   {
 750:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:Drivers/CMSIS/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 762:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 15


 773:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 774:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 775:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/Include/core_cm3.h **** } ITM_Type;
 781:Drivers/CMSIS/Include/core_cm3.h **** 
 782:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:Drivers/CMSIS/Include/core_cm3.h **** 
 786:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:Drivers/CMSIS/Include/core_cm3.h **** 
 790:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 792:Drivers/CMSIS/Include/core_cm3.h **** 
 793:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:Drivers/CMSIS/Include/core_cm3.h **** 
 796:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:Drivers/CMSIS/Include/core_cm3.h **** 
 799:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:Drivers/CMSIS/Include/core_cm3.h **** 
 802:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:Drivers/CMSIS/Include/core_cm3.h **** 
 805:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:Drivers/CMSIS/Include/core_cm3.h **** 
 808:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:Drivers/CMSIS/Include/core_cm3.h **** 
 811:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:Drivers/CMSIS/Include/core_cm3.h **** 
 814:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:Drivers/CMSIS/Include/core_cm3.h **** 
 818:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 819:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:Drivers/CMSIS/Include/core_cm3.h **** 
 822:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:Drivers/CMSIS/Include/core_cm3.h **** 
 826:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 16


 830:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 831:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 832:Drivers/CMSIS/Include/core_cm3.h **** 
 833:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:Drivers/CMSIS/Include/core_cm3.h **** 
 836:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:Drivers/CMSIS/Include/core_cm3.h **** 
 838:Drivers/CMSIS/Include/core_cm3.h **** 
 839:Drivers/CMSIS/Include/core_cm3.h **** /**
 840:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/Include/core_cm3.h ****   @{
 844:Drivers/CMSIS/Include/core_cm3.h ****  */
 845:Drivers/CMSIS/Include/core_cm3.h **** 
 846:Drivers/CMSIS/Include/core_cm3.h **** /**
 847:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:Drivers/CMSIS/Include/core_cm3.h ****  */
 849:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 850:Drivers/CMSIS/Include/core_cm3.h **** {
 851:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:Drivers/CMSIS/Include/core_cm3.h **** } DWT_Type;
 875:Drivers/CMSIS/Include/core_cm3.h **** 
 876:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 877:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:Drivers/CMSIS/Include/core_cm3.h **** 
 880:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:Drivers/CMSIS/Include/core_cm3.h **** 
 883:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:Drivers/CMSIS/Include/core_cm3.h **** 
 886:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 17


 887:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 888:Drivers/CMSIS/Include/core_cm3.h **** 
 889:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:Drivers/CMSIS/Include/core_cm3.h **** 
 892:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:Drivers/CMSIS/Include/core_cm3.h **** 
 895:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:Drivers/CMSIS/Include/core_cm3.h **** 
 898:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:Drivers/CMSIS/Include/core_cm3.h **** 
 901:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:Drivers/CMSIS/Include/core_cm3.h **** 
 904:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 906:Drivers/CMSIS/Include/core_cm3.h **** 
 907:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:Drivers/CMSIS/Include/core_cm3.h **** 
 910:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:Drivers/CMSIS/Include/core_cm3.h **** 
 913:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:Drivers/CMSIS/Include/core_cm3.h **** 
 916:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:Drivers/CMSIS/Include/core_cm3.h **** 
 919:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:Drivers/CMSIS/Include/core_cm3.h **** 
 922:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:Drivers/CMSIS/Include/core_cm3.h **** 
 925:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:Drivers/CMSIS/Include/core_cm3.h **** 
 928:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:Drivers/CMSIS/Include/core_cm3.h **** 
 931:Drivers/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 933:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:Drivers/CMSIS/Include/core_cm3.h **** 
 935:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:Drivers/CMSIS/Include/core_cm3.h **** 
 939:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:Drivers/CMSIS/Include/core_cm3.h **** 
 943:Drivers/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 18


 944:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 945:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 946:Drivers/CMSIS/Include/core_cm3.h **** 
 947:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:Drivers/CMSIS/Include/core_cm3.h **** 
 951:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:Drivers/CMSIS/Include/core_cm3.h **** 
 955:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:Drivers/CMSIS/Include/core_cm3.h **** 
 959:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:Drivers/CMSIS/Include/core_cm3.h **** 
 962:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 963:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:Drivers/CMSIS/Include/core_cm3.h **** 
 965:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:Drivers/CMSIS/Include/core_cm3.h **** 
 968:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:Drivers/CMSIS/Include/core_cm3.h **** 
 971:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:Drivers/CMSIS/Include/core_cm3.h **** 
 974:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:Drivers/CMSIS/Include/core_cm3.h **** 
 977:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:Drivers/CMSIS/Include/core_cm3.h **** 
 980:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:Drivers/CMSIS/Include/core_cm3.h **** 
 983:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:Drivers/CMSIS/Include/core_cm3.h **** 
 985:Drivers/CMSIS/Include/core_cm3.h **** 
 986:Drivers/CMSIS/Include/core_cm3.h **** /**
 987:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 990:Drivers/CMSIS/Include/core_cm3.h ****   @{
 991:Drivers/CMSIS/Include/core_cm3.h ****  */
 992:Drivers/CMSIS/Include/core_cm3.h **** 
 993:Drivers/CMSIS/Include/core_cm3.h **** /**
 994:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:Drivers/CMSIS/Include/core_cm3.h ****  */
 996:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 997:Drivers/CMSIS/Include/core_cm3.h **** {
 998:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 19


1001:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1002:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
1003:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
1020:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:Drivers/CMSIS/Include/core_cm3.h **** } TPI_Type;
1023:Drivers/CMSIS/Include/core_cm3.h **** 
1024:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:Drivers/CMSIS/Include/core_cm3.h **** 
1028:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:Drivers/CMSIS/Include/core_cm3.h **** 
1032:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:Drivers/CMSIS/Include/core_cm3.h **** 
1036:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/Include/core_cm3.h **** 
1039:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/Include/core_cm3.h **** 
1042:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:Drivers/CMSIS/Include/core_cm3.h **** 
1045:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1047:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:Drivers/CMSIS/Include/core_cm3.h **** 
1049:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:Drivers/CMSIS/Include/core_cm3.h **** 
1052:Drivers/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:Drivers/CMSIS/Include/core_cm3.h **** 
1056:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 20


1058:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1059:Drivers/CMSIS/Include/core_cm3.h **** 
1060:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:Drivers/CMSIS/Include/core_cm3.h **** 
1063:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:Drivers/CMSIS/Include/core_cm3.h **** 
1066:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:Drivers/CMSIS/Include/core_cm3.h **** 
1069:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:Drivers/CMSIS/Include/core_cm3.h **** 
1072:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/Include/core_cm3.h **** 
1075:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1077:Drivers/CMSIS/Include/core_cm3.h **** 
1078:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:Drivers/CMSIS/Include/core_cm3.h **** 
1082:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:Drivers/CMSIS/Include/core_cm3.h **** 
1085:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/Include/core_cm3.h **** 
1089:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/Include/core_cm3.h **** 
1092:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/Include/core_cm3.h **** 
1095:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/Include/core_cm3.h **** 
1098:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/Include/core_cm3.h **** 
1101:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/Include/core_cm3.h **** 
1104:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/Include/core_cm3.h **** 
1107:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:Drivers/CMSIS/Include/core_cm3.h **** 
1111:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:Drivers/CMSIS/Include/core_cm3.h **** 
1114:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 21


1115:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1116:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1117:Drivers/CMSIS/Include/core_cm3.h **** 
1118:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:Drivers/CMSIS/Include/core_cm3.h **** 
1122:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/Include/core_cm3.h **** 
1125:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:Drivers/CMSIS/Include/core_cm3.h **** 
1128:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:Drivers/CMSIS/Include/core_cm3.h **** 
1131:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:Drivers/CMSIS/Include/core_cm3.h **** 
1134:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:Drivers/CMSIS/Include/core_cm3.h **** 
1137:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/Include/core_cm3.h **** 
1141:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:Drivers/CMSIS/Include/core_cm3.h **** 
1144:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:Drivers/CMSIS/Include/core_cm3.h **** 
1146:Drivers/CMSIS/Include/core_cm3.h **** 
1147:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:Drivers/CMSIS/Include/core_cm3.h **** /**
1149:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:Drivers/CMSIS/Include/core_cm3.h ****   @{
1153:Drivers/CMSIS/Include/core_cm3.h ****  */
1154:Drivers/CMSIS/Include/core_cm3.h **** 
1155:Drivers/CMSIS/Include/core_cm3.h **** /**
1156:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:Drivers/CMSIS/Include/core_cm3.h ****  */
1158:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1159:Drivers/CMSIS/Include/core_cm3.h **** {
1160:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1161:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:Drivers/CMSIS/Include/core_cm3.h **** } MPU_Type;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 22


1172:Drivers/CMSIS/Include/core_cm3.h **** 
1173:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1174:Drivers/CMSIS/Include/core_cm3.h **** 
1175:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Type Register Definitions */
1176:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:Drivers/CMSIS/Include/core_cm3.h **** 
1179:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:Drivers/CMSIS/Include/core_cm3.h **** 
1182:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:Drivers/CMSIS/Include/core_cm3.h **** 
1185:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Control Register Definitions */
1186:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:Drivers/CMSIS/Include/core_cm3.h **** 
1189:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1191:Drivers/CMSIS/Include/core_cm3.h **** 
1192:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:Drivers/CMSIS/Include/core_cm3.h **** 
1195:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:Drivers/CMSIS/Include/core_cm3.h **** 
1199:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:Drivers/CMSIS/Include/core_cm3.h **** 
1203:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:Drivers/CMSIS/Include/core_cm3.h **** 
1206:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:Drivers/CMSIS/Include/core_cm3.h **** 
1209:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:Drivers/CMSIS/Include/core_cm3.h **** 
1213:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:Drivers/CMSIS/Include/core_cm3.h **** 
1216:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1218:Drivers/CMSIS/Include/core_cm3.h **** 
1219:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:Drivers/CMSIS/Include/core_cm3.h **** 
1222:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:Drivers/CMSIS/Include/core_cm3.h **** 
1225:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:Drivers/CMSIS/Include/core_cm3.h **** 
1228:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 23


1229:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1230:Drivers/CMSIS/Include/core_cm3.h **** 
1231:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm3.h **** 
1234:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm3.h **** 
1237:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm3.h **** 
1240:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:Drivers/CMSIS/Include/core_cm3.h **** #endif
1242:Drivers/CMSIS/Include/core_cm3.h **** 
1243:Drivers/CMSIS/Include/core_cm3.h **** 
1244:Drivers/CMSIS/Include/core_cm3.h **** /**
1245:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1248:Drivers/CMSIS/Include/core_cm3.h ****   @{
1249:Drivers/CMSIS/Include/core_cm3.h ****  */
1250:Drivers/CMSIS/Include/core_cm3.h **** 
1251:Drivers/CMSIS/Include/core_cm3.h **** /**
1252:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:Drivers/CMSIS/Include/core_cm3.h ****  */
1254:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1255:Drivers/CMSIS/Include/core_cm3.h **** {
1256:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:Drivers/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1261:Drivers/CMSIS/Include/core_cm3.h **** 
1262:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:Drivers/CMSIS/Include/core_cm3.h **** 
1266:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:Drivers/CMSIS/Include/core_cm3.h **** 
1269:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:Drivers/CMSIS/Include/core_cm3.h **** 
1272:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:Drivers/CMSIS/Include/core_cm3.h **** 
1275:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:Drivers/CMSIS/Include/core_cm3.h **** 
1278:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:Drivers/CMSIS/Include/core_cm3.h **** 
1281:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:Drivers/CMSIS/Include/core_cm3.h **** 
1284:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 24


1286:Drivers/CMSIS/Include/core_cm3.h **** 
1287:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1288:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:Drivers/CMSIS/Include/core_cm3.h **** 
1290:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:Drivers/CMSIS/Include/core_cm3.h **** 
1293:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:Drivers/CMSIS/Include/core_cm3.h **** 
1296:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:Drivers/CMSIS/Include/core_cm3.h **** 
1299:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:Drivers/CMSIS/Include/core_cm3.h **** 
1303:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1305:Drivers/CMSIS/Include/core_cm3.h **** 
1306:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:Drivers/CMSIS/Include/core_cm3.h **** 
1310:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:Drivers/CMSIS/Include/core_cm3.h **** 
1313:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:Drivers/CMSIS/Include/core_cm3.h **** 
1316:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:Drivers/CMSIS/Include/core_cm3.h **** 
1319:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:Drivers/CMSIS/Include/core_cm3.h **** 
1322:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:Drivers/CMSIS/Include/core_cm3.h **** 
1325:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:Drivers/CMSIS/Include/core_cm3.h **** 
1328:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:Drivers/CMSIS/Include/core_cm3.h **** 
1331:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1332:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:Drivers/CMSIS/Include/core_cm3.h **** 
1334:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:Drivers/CMSIS/Include/core_cm3.h **** 
1337:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:Drivers/CMSIS/Include/core_cm3.h **** 
1340:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 25


1343:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1344:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1345:Drivers/CMSIS/Include/core_cm3.h **** 
1346:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:Drivers/CMSIS/Include/core_cm3.h **** 
1348:Drivers/CMSIS/Include/core_cm3.h **** 
1349:Drivers/CMSIS/Include/core_cm3.h **** /**
1350:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:Drivers/CMSIS/Include/core_cm3.h ****   @{
1354:Drivers/CMSIS/Include/core_cm3.h ****  */
1355:Drivers/CMSIS/Include/core_cm3.h **** 
1356:Drivers/CMSIS/Include/core_cm3.h **** /**
1357:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted value.
1361:Drivers/CMSIS/Include/core_cm3.h **** */
1362:Drivers/CMSIS/Include/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:Drivers/CMSIS/Include/core_cm3.h **** 
1364:Drivers/CMSIS/Include/core_cm3.h **** /**
1365:Drivers/CMSIS/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:Drivers/CMSIS/Include/core_cm3.h **** */
1370:Drivers/CMSIS/Include/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:Drivers/CMSIS/Include/core_cm3.h **** 
1372:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:Drivers/CMSIS/Include/core_cm3.h **** 
1374:Drivers/CMSIS/Include/core_cm3.h **** 
1375:Drivers/CMSIS/Include/core_cm3.h **** /**
1376:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:Drivers/CMSIS/Include/core_cm3.h ****   @{
1380:Drivers/CMSIS/Include/core_cm3.h ****  */
1381:Drivers/CMSIS/Include/core_cm3.h **** 
1382:Drivers/CMSIS/Include/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:Drivers/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1389:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:Drivers/CMSIS/Include/core_cm3.h **** 
1392:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:Drivers/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:Drivers/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:Drivers/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:Drivers/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 26


1400:Drivers/CMSIS/Include/core_cm3.h **** 
1401:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1402:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:Drivers/CMSIS/Include/core_cm3.h **** #endif
1405:Drivers/CMSIS/Include/core_cm3.h **** 
1406:Drivers/CMSIS/Include/core_cm3.h **** /*@} */
1407:Drivers/CMSIS/Include/core_cm3.h **** 
1408:Drivers/CMSIS/Include/core_cm3.h **** 
1409:Drivers/CMSIS/Include/core_cm3.h **** 
1410:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1411:Drivers/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1412:Drivers/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1413:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1414:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1415:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1416:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1417:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1418:Drivers/CMSIS/Include/core_cm3.h **** /**
1419:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:Drivers/CMSIS/Include/core_cm3.h **** */
1421:Drivers/CMSIS/Include/core_cm3.h **** 
1422:Drivers/CMSIS/Include/core_cm3.h **** 
1423:Drivers/CMSIS/Include/core_cm3.h **** 
1424:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:Drivers/CMSIS/Include/core_cm3.h **** /**
1426:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:Drivers/CMSIS/Include/core_cm3.h ****   @{
1430:Drivers/CMSIS/Include/core_cm3.h ****  */
1431:Drivers/CMSIS/Include/core_cm3.h **** 
1432:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:Drivers/CMSIS/Include/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1436:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:Drivers/CMSIS/Include/core_cm3.h **** #else
1438:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1446:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:Drivers/CMSIS/Include/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:Drivers/CMSIS/Include/core_cm3.h **** 
1452:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:Drivers/CMSIS/Include/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1456:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 27


1457:Drivers/CMSIS/Include/core_cm3.h **** #else
1458:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1459:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:Drivers/CMSIS/Include/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:Drivers/CMSIS/Include/core_cm3.h **** 
1462:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:Drivers/CMSIS/Include/core_cm3.h **** 
1464:Drivers/CMSIS/Include/core_cm3.h **** 
1465:Drivers/CMSIS/Include/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:Drivers/CMSIS/Include/core_cm3.h **** 
1470:Drivers/CMSIS/Include/core_cm3.h **** 
1471:Drivers/CMSIS/Include/core_cm3.h **** /**
1472:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Priority Grouping
1473:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:Drivers/CMSIS/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:Drivers/CMSIS/Include/core_cm3.h ****            Only values from 0..7 are used.
1476:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:Drivers/CMSIS/Include/core_cm3.h ****  */
1480:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1481:Drivers/CMSIS/Include/core_cm3.h **** {
1482:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1483:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1484:Drivers/CMSIS/Include/core_cm3.h **** 
1485:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1486:Drivers/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1487:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
1488:Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:Drivers/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
1491:Drivers/CMSIS/Include/core_cm3.h **** }
1492:Drivers/CMSIS/Include/core_cm3.h **** 
1493:Drivers/CMSIS/Include/core_cm3.h **** 
1494:Drivers/CMSIS/Include/core_cm3.h **** /**
1495:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Priority Grouping
1496:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:Drivers/CMSIS/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:Drivers/CMSIS/Include/core_cm3.h ****  */
1499:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1500:Drivers/CMSIS/Include/core_cm3.h **** {
1501:Drivers/CMSIS/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1502:Drivers/CMSIS/Include/core_cm3.h **** }
1503:Drivers/CMSIS/Include/core_cm3.h **** 
1504:Drivers/CMSIS/Include/core_cm3.h **** 
1505:Drivers/CMSIS/Include/core_cm3.h **** /**
1506:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Enable Interrupt
1507:Drivers/CMSIS/Include/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1510:Drivers/CMSIS/Include/core_cm3.h ****  */
1511:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:Drivers/CMSIS/Include/core_cm3.h **** {
1513:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 28


1514:Drivers/CMSIS/Include/core_cm3.h ****   {
1515:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1516:Drivers/CMSIS/Include/core_cm3.h ****   }
1517:Drivers/CMSIS/Include/core_cm3.h **** }
1518:Drivers/CMSIS/Include/core_cm3.h **** 
1519:Drivers/CMSIS/Include/core_cm3.h **** 
1520:Drivers/CMSIS/Include/core_cm3.h **** /**
1521:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Enable status
1522:Drivers/CMSIS/Include/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1523:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1524:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt is not enabled.
1525:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt is enabled.
1526:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1527:Drivers/CMSIS/Include/core_cm3.h ****  */
1528:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1529:Drivers/CMSIS/Include/core_cm3.h **** {
1530:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1531:Drivers/CMSIS/Include/core_cm3.h ****   {
1532:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1533:Drivers/CMSIS/Include/core_cm3.h ****   }
1534:Drivers/CMSIS/Include/core_cm3.h ****   else
1535:Drivers/CMSIS/Include/core_cm3.h ****   {
1536:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1537:Drivers/CMSIS/Include/core_cm3.h ****   }
1538:Drivers/CMSIS/Include/core_cm3.h **** }
1539:Drivers/CMSIS/Include/core_cm3.h **** 
1540:Drivers/CMSIS/Include/core_cm3.h **** 
1541:Drivers/CMSIS/Include/core_cm3.h **** /**
1542:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Disable Interrupt
1543:Drivers/CMSIS/Include/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1544:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1545:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1546:Drivers/CMSIS/Include/core_cm3.h ****  */
1547:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1548:Drivers/CMSIS/Include/core_cm3.h **** {
1549:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1550:Drivers/CMSIS/Include/core_cm3.h ****   {
1551:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1552:Drivers/CMSIS/Include/core_cm3.h ****     __DSB();
1553:Drivers/CMSIS/Include/core_cm3.h ****     __ISB();
1554:Drivers/CMSIS/Include/core_cm3.h ****   }
1555:Drivers/CMSIS/Include/core_cm3.h **** }
1556:Drivers/CMSIS/Include/core_cm3.h **** 
1557:Drivers/CMSIS/Include/core_cm3.h **** 
1558:Drivers/CMSIS/Include/core_cm3.h **** /**
1559:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Pending Interrupt
1560:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1561:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1562:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1563:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1564:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1565:Drivers/CMSIS/Include/core_cm3.h ****  */
1566:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1567:Drivers/CMSIS/Include/core_cm3.h **** {
1568:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1569:Drivers/CMSIS/Include/core_cm3.h ****   {
1570:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 29


1571:Drivers/CMSIS/Include/core_cm3.h ****   }
1572:Drivers/CMSIS/Include/core_cm3.h ****   else
1573:Drivers/CMSIS/Include/core_cm3.h ****   {
1574:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1575:Drivers/CMSIS/Include/core_cm3.h ****   }
1576:Drivers/CMSIS/Include/core_cm3.h **** }
1577:Drivers/CMSIS/Include/core_cm3.h **** 
1578:Drivers/CMSIS/Include/core_cm3.h **** 
1579:Drivers/CMSIS/Include/core_cm3.h **** /**
1580:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1581:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1582:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1583:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1584:Drivers/CMSIS/Include/core_cm3.h ****  */
1585:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1586:Drivers/CMSIS/Include/core_cm3.h **** {
1587:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1588:Drivers/CMSIS/Include/core_cm3.h ****   {
1589:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1590:Drivers/CMSIS/Include/core_cm3.h ****   }
1591:Drivers/CMSIS/Include/core_cm3.h **** }
1592:Drivers/CMSIS/Include/core_cm3.h **** 
1593:Drivers/CMSIS/Include/core_cm3.h **** 
1594:Drivers/CMSIS/Include/core_cm3.h **** /**
1595:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1596:Drivers/CMSIS/Include/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1597:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1598:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1599:Drivers/CMSIS/Include/core_cm3.h ****  */
1600:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1601:Drivers/CMSIS/Include/core_cm3.h **** {
1602:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1603:Drivers/CMSIS/Include/core_cm3.h ****   {
1604:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1605:Drivers/CMSIS/Include/core_cm3.h ****   }
1606:Drivers/CMSIS/Include/core_cm3.h **** }
1607:Drivers/CMSIS/Include/core_cm3.h **** 
1608:Drivers/CMSIS/Include/core_cm3.h **** 
1609:Drivers/CMSIS/Include/core_cm3.h **** /**
1610:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Active Interrupt
1611:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1612:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1613:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not active.
1614:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is active.
1615:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1616:Drivers/CMSIS/Include/core_cm3.h ****  */
1617:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1618:Drivers/CMSIS/Include/core_cm3.h **** {
1619:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1620:Drivers/CMSIS/Include/core_cm3.h ****   {
1621:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1622:Drivers/CMSIS/Include/core_cm3.h ****   }
1623:Drivers/CMSIS/Include/core_cm3.h ****   else
1624:Drivers/CMSIS/Include/core_cm3.h ****   {
1625:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1626:Drivers/CMSIS/Include/core_cm3.h ****   }
1627:Drivers/CMSIS/Include/core_cm3.h **** }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 30


1628:Drivers/CMSIS/Include/core_cm3.h **** 
1629:Drivers/CMSIS/Include/core_cm3.h **** 
1630:Drivers/CMSIS/Include/core_cm3.h **** /**
1631:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Priority
1632:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1633:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1634:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1635:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1636:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  priority  Priority to set.
1637:Drivers/CMSIS/Include/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1638:Drivers/CMSIS/Include/core_cm3.h ****  */
1639:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1640:Drivers/CMSIS/Include/core_cm3.h **** {
1641:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1642:Drivers/CMSIS/Include/core_cm3.h ****   {
1643:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1644:Drivers/CMSIS/Include/core_cm3.h ****   }
1645:Drivers/CMSIS/Include/core_cm3.h ****   else
1646:Drivers/CMSIS/Include/core_cm3.h ****   {
1647:Drivers/CMSIS/Include/core_cm3.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1648:Drivers/CMSIS/Include/core_cm3.h ****   }
1649:Drivers/CMSIS/Include/core_cm3.h **** }
1650:Drivers/CMSIS/Include/core_cm3.h **** 
1651:Drivers/CMSIS/Include/core_cm3.h **** 
1652:Drivers/CMSIS/Include/core_cm3.h **** /**
1653:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Priority
1654:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1655:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1656:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1657:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1658:Drivers/CMSIS/Include/core_cm3.h ****   \return             Interrupt Priority.
1659:Drivers/CMSIS/Include/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1660:Drivers/CMSIS/Include/core_cm3.h ****  */
1661:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1662:Drivers/CMSIS/Include/core_cm3.h **** {
1663:Drivers/CMSIS/Include/core_cm3.h **** 
1664:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1665:Drivers/CMSIS/Include/core_cm3.h ****   {
1666:Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1667:Drivers/CMSIS/Include/core_cm3.h ****   }
1668:Drivers/CMSIS/Include/core_cm3.h ****   else
1669:Drivers/CMSIS/Include/core_cm3.h ****   {
1670:Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1671:Drivers/CMSIS/Include/core_cm3.h ****   }
1672:Drivers/CMSIS/Include/core_cm3.h **** }
1673:Drivers/CMSIS/Include/core_cm3.h **** 
1674:Drivers/CMSIS/Include/core_cm3.h **** 
1675:Drivers/CMSIS/Include/core_cm3.h **** /**
1676:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Encode Priority
1677:Drivers/CMSIS/Include/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
1678:Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value, and subpriority value.
1679:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1680:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1681:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1682:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1683:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1684:Drivers/CMSIS/Include/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 31


1685:Drivers/CMSIS/Include/core_cm3.h ****  */
1686:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1687:Drivers/CMSIS/Include/core_cm3.h **** {
1688:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1689:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1690:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1691:Drivers/CMSIS/Include/core_cm3.h **** 
1692:Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1693:Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1694:Drivers/CMSIS/Include/core_cm3.h **** 
1695:Drivers/CMSIS/Include/core_cm3.h ****   return (
1696:Drivers/CMSIS/Include/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1697:Drivers/CMSIS/Include/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1698:Drivers/CMSIS/Include/core_cm3.h ****          );
1699:Drivers/CMSIS/Include/core_cm3.h **** }
1700:Drivers/CMSIS/Include/core_cm3.h **** 
1701:Drivers/CMSIS/Include/core_cm3.h **** 
1702:Drivers/CMSIS/Include/core_cm3.h **** /**
1703:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Decode Priority
1704:Drivers/CMSIS/Include/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1705:Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value and subpriority value.
1706:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1707:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1708:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1709:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1710:Drivers/CMSIS/Include/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1711:Drivers/CMSIS/Include/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1712:Drivers/CMSIS/Include/core_cm3.h ****  */
1713:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1714:Drivers/CMSIS/Include/core_cm3.h **** {
1715:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1716:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1717:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1718:Drivers/CMSIS/Include/core_cm3.h **** 
1719:Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1720:Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1721:Drivers/CMSIS/Include/core_cm3.h **** 
1722:Drivers/CMSIS/Include/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1723:Drivers/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1724:Drivers/CMSIS/Include/core_cm3.h **** }
1725:Drivers/CMSIS/Include/core_cm3.h **** 
1726:Drivers/CMSIS/Include/core_cm3.h **** 
1727:Drivers/CMSIS/Include/core_cm3.h **** /**
1728:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Vector
1729:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1730:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1731:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1732:Drivers/CMSIS/Include/core_cm3.h ****            VTOR must been relocated to SRAM before.
1733:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number
1734:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   vector    Address of interrupt handler function
1735:Drivers/CMSIS/Include/core_cm3.h ****  */
1736:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1737:Drivers/CMSIS/Include/core_cm3.h **** {
1738:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1739:Drivers/CMSIS/Include/core_cm3.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1740:Drivers/CMSIS/Include/core_cm3.h **** }
1741:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 32


1742:Drivers/CMSIS/Include/core_cm3.h **** 
1743:Drivers/CMSIS/Include/core_cm3.h **** /**
1744:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Vector
1745:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads an interrupt vector from interrupt vector table.
1746:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1747:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1748:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number.
1749:Drivers/CMSIS/Include/core_cm3.h ****   \return                 Address of interrupt handler function
1750:Drivers/CMSIS/Include/core_cm3.h ****  */
1751:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1752:Drivers/CMSIS/Include/core_cm3.h **** {
1753:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1754:Drivers/CMSIS/Include/core_cm3.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1755:Drivers/CMSIS/Include/core_cm3.h **** }
1756:Drivers/CMSIS/Include/core_cm3.h **** 
1757:Drivers/CMSIS/Include/core_cm3.h **** 
1758:Drivers/CMSIS/Include/core_cm3.h **** /**
1759:Drivers/CMSIS/Include/core_cm3.h ****   \brief   System Reset
1760:Drivers/CMSIS/Include/core_cm3.h ****   \details Initiates a system reset request to reset the MCU.
1761:Drivers/CMSIS/Include/core_cm3.h ****  */
1762:Drivers/CMSIS/Include/core_cm3.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1763:Drivers/CMSIS/Include/core_cm3.h **** {
1764:Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
1765:Drivers/CMSIS/Include/core_cm3.h ****                                                                        buffered write are completed
1766:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1767:Drivers/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1768:Drivers/CMSIS/Include/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1769:Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
1770:Drivers/CMSIS/Include/core_cm3.h **** 
1771:Drivers/CMSIS/Include/core_cm3.h ****   for(;;)                                                           /* wait until reset */
1772:Drivers/CMSIS/Include/core_cm3.h ****   {
1773:Drivers/CMSIS/Include/core_cm3.h ****     __NOP();
1774:Drivers/CMSIS/Include/core_cm3.h ****   }
1775:Drivers/CMSIS/Include/core_cm3.h **** }
1776:Drivers/CMSIS/Include/core_cm3.h **** 
1777:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1778:Drivers/CMSIS/Include/core_cm3.h **** 
1779:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################  MPU functions  #################################### */
1780:Drivers/CMSIS/Include/core_cm3.h **** 
1781:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1782:Drivers/CMSIS/Include/core_cm3.h **** 
1783:Drivers/CMSIS/Include/core_cm3.h **** #include "mpu_armv7.h"
1784:Drivers/CMSIS/Include/core_cm3.h **** 
1785:Drivers/CMSIS/Include/core_cm3.h **** #endif
1786:Drivers/CMSIS/Include/core_cm3.h **** 
1787:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################  FPU functions  #################################### */
1788:Drivers/CMSIS/Include/core_cm3.h **** /**
1789:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1790:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1791:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Function that provides FPU type.
1792:Drivers/CMSIS/Include/core_cm3.h ****   @{
1793:Drivers/CMSIS/Include/core_cm3.h ****  */
1794:Drivers/CMSIS/Include/core_cm3.h **** 
1795:Drivers/CMSIS/Include/core_cm3.h **** /**
1796:Drivers/CMSIS/Include/core_cm3.h ****   \brief   get FPU type
1797:Drivers/CMSIS/Include/core_cm3.h ****   \details returns the FPU type
1798:Drivers/CMSIS/Include/core_cm3.h ****   \returns
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 33


1799:Drivers/CMSIS/Include/core_cm3.h ****    - \b  0: No FPU
1800:Drivers/CMSIS/Include/core_cm3.h ****    - \b  1: Single precision FPU
1801:Drivers/CMSIS/Include/core_cm3.h ****    - \b  2: Double + Single precision FPU
1802:Drivers/CMSIS/Include/core_cm3.h ****  */
1803:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1804:Drivers/CMSIS/Include/core_cm3.h **** {
1805:Drivers/CMSIS/Include/core_cm3.h ****     return 0U;           /* No FPU */
1806:Drivers/CMSIS/Include/core_cm3.h **** }
1807:Drivers/CMSIS/Include/core_cm3.h **** 
1808:Drivers/CMSIS/Include/core_cm3.h **** 
1809:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_FpuFunctions */
1810:Drivers/CMSIS/Include/core_cm3.h **** 
1811:Drivers/CMSIS/Include/core_cm3.h **** 
1812:Drivers/CMSIS/Include/core_cm3.h **** 
1813:Drivers/CMSIS/Include/core_cm3.h **** /* ##################################    SysTick function  ########################################
1814:Drivers/CMSIS/Include/core_cm3.h **** /**
1815:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1816:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1817:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that configure the System.
1818:Drivers/CMSIS/Include/core_cm3.h ****   @{
1819:Drivers/CMSIS/Include/core_cm3.h ****  */
1820:Drivers/CMSIS/Include/core_cm3.h **** 
1821:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1822:Drivers/CMSIS/Include/core_cm3.h **** 
1823:Drivers/CMSIS/Include/core_cm3.h **** /**
1824:Drivers/CMSIS/Include/core_cm3.h ****   \brief   System Tick Configuration
1825:Drivers/CMSIS/Include/core_cm3.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1826:Drivers/CMSIS/Include/core_cm3.h ****            Counter is in free running mode to generate periodic interrupts.
1827:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1828:Drivers/CMSIS/Include/core_cm3.h ****   \return          0  Function succeeded.
1829:Drivers/CMSIS/Include/core_cm3.h ****   \return          1  Function failed.
1830:Drivers/CMSIS/Include/core_cm3.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1831:Drivers/CMSIS/Include/core_cm3.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1832:Drivers/CMSIS/Include/core_cm3.h ****            must contain a vendor-specific implementation of this function.
1833:Drivers/CMSIS/Include/core_cm3.h ****  */
1834:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1835:Drivers/CMSIS/Include/core_cm3.h **** {
1836:Drivers/CMSIS/Include/core_cm3.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1837:Drivers/CMSIS/Include/core_cm3.h ****   {
1838:Drivers/CMSIS/Include/core_cm3.h ****     return (1UL);                                                   /* Reload value impossible */
1839:Drivers/CMSIS/Include/core_cm3.h ****   }
1840:Drivers/CMSIS/Include/core_cm3.h **** 
1841:Drivers/CMSIS/Include/core_cm3.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1842:Drivers/CMSIS/Include/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
1843:Drivers/CMSIS/Include/core_cm3.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
1844:Drivers/CMSIS/Include/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1845:Drivers/CMSIS/Include/core_cm3.h ****                    SysTick_CTRL_TICKINT_Msk   |
1846:Drivers/CMSIS/Include/core_cm3.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
1847:Drivers/CMSIS/Include/core_cm3.h ****   return (0UL);                                                     /* Function successful */
1848:Drivers/CMSIS/Include/core_cm3.h **** }
1849:Drivers/CMSIS/Include/core_cm3.h **** 
1850:Drivers/CMSIS/Include/core_cm3.h **** #endif
1851:Drivers/CMSIS/Include/core_cm3.h **** 
1852:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_SysTickFunctions */
1853:Drivers/CMSIS/Include/core_cm3.h **** 
1854:Drivers/CMSIS/Include/core_cm3.h **** 
1855:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 34


1856:Drivers/CMSIS/Include/core_cm3.h **** /* ##################################### Debug In/Output function #################################
1857:Drivers/CMSIS/Include/core_cm3.h **** /**
1858:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1859:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_DebugFunctions ITM Functions
1860:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that access the ITM debug interface.
1861:Drivers/CMSIS/Include/core_cm3.h ****   @{
1862:Drivers/CMSIS/Include/core_cm3.h ****  */
1863:Drivers/CMSIS/Include/core_cm3.h **** 
1864:Drivers/CMSIS/Include/core_cm3.h **** extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receiv
1865:Drivers/CMSIS/Include/core_cm3.h **** #define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_
1866:Drivers/CMSIS/Include/core_cm3.h **** 
1867:Drivers/CMSIS/Include/core_cm3.h **** 
1868:Drivers/CMSIS/Include/core_cm3.h **** /**
1869:Drivers/CMSIS/Include/core_cm3.h ****   \brief   ITM Send Character
1870:Drivers/CMSIS/Include/core_cm3.h ****   \details Transmits a character via the ITM channel 0, and
1871:Drivers/CMSIS/Include/core_cm3.h ****            \li Just returns when no debugger is connected that has booked the output.
1872:Drivers/CMSIS/Include/core_cm3.h ****            \li Is blocking when a debugger is connected, but the previous character sent has not be
1873:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     ch  Character to transmit.
1874:Drivers/CMSIS/Include/core_cm3.h ****   \returns            Character to transmit.
1875:Drivers/CMSIS/Include/core_cm3.h ****  */
1876:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
1877:Drivers/CMSIS/Include/core_cm3.h **** {
  28              		.loc 2 1877 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
1878:Drivers/CMSIS/Include/core_cm3.h ****   if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
  33              		.loc 2 1878 3 view .LVU1
  34              		.loc 2 1878 12 is_stmt 0 view .LVU2
  35 0000 4FF06043 		mov	r3, #-536870912
  36 0004 D3F8803E 		ldr	r3, [r3, #3712]
  37              		.loc 2 1878 6 view .LVU3
  38 0008 13F0010F 		tst	r3, #1
  39 000c 11D0     		beq	.L2
1879:Drivers/CMSIS/Include/core_cm3.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
  40              		.loc 2 1879 12 view .LVU4
  41 000e 4FF06043 		mov	r3, #-536870912
  42 0012 D3F8003E 		ldr	r3, [r3, #3584]
1878:Drivers/CMSIS/Include/core_cm3.h ****   if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
  43              		.loc 2 1878 48 discriminator 1 view .LVU5
  44 0016 13F0010F 		tst	r3, #1
  45 001a 01D1     		bne	.L3
  46 001c 7047     		bx	lr
  47              	.L4:
1880:Drivers/CMSIS/Include/core_cm3.h ****   {
1881:Drivers/CMSIS/Include/core_cm3.h ****     while (ITM->PORT[0U].u32 == 0UL)
1882:Drivers/CMSIS/Include/core_cm3.h ****     {
1883:Drivers/CMSIS/Include/core_cm3.h ****       __NOP();
  48              		.loc 2 1883 7 is_stmt 1 view .LVU6
  49              		.syntax unified
  50              	@ 1883 "Drivers/CMSIS/Include/core_cm3.h" 1
  51 001e 00BF     		nop
  52              	@ 0 "" 2
  53              		.thumb
  54              		.syntax unified
  55              	.L3:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 35


1881:Drivers/CMSIS/Include/core_cm3.h ****     {
  56              		.loc 2 1881 30 view .LVU7
1881:Drivers/CMSIS/Include/core_cm3.h ****     {
  57              		.loc 2 1881 25 is_stmt 0 view .LVU8
  58 0020 4FF06043 		mov	r3, #-536870912
  59 0024 1B68     		ldr	r3, [r3]
1881:Drivers/CMSIS/Include/core_cm3.h ****     {
  60              		.loc 2 1881 30 view .LVU9
  61 0026 002B     		cmp	r3, #0
  62 0028 F9D0     		beq	.L4
1884:Drivers/CMSIS/Include/core_cm3.h ****     }
1885:Drivers/CMSIS/Include/core_cm3.h ****     ITM->PORT[0U].u8 = (uint8_t)ch;
  63              		.loc 2 1885 5 is_stmt 1 view .LVU10
  64              		.loc 2 1885 24 is_stmt 0 view .LVU11
  65 002a C3B2     		uxtb	r3, r0
  66              		.loc 2 1885 22 view .LVU12
  67 002c 4FF06042 		mov	r2, #-536870912
  68 0030 1370     		strb	r3, [r2]
  69              	.L2:
1886:Drivers/CMSIS/Include/core_cm3.h ****   }
1887:Drivers/CMSIS/Include/core_cm3.h ****   return (ch);
  70              		.loc 2 1887 3 is_stmt 1 view .LVU13
1888:Drivers/CMSIS/Include/core_cm3.h **** }
  71              		.loc 2 1888 1 is_stmt 0 view .LVU14
  72 0032 7047     		bx	lr
  73              		.cfi_endproc
  74              	.LFE69:
  76              		.section	.text.MX_GPIO_Init,"ax",%progbits
  77              		.align	1
  78              		.syntax unified
  79              		.thumb
  80              		.thumb_func
  82              	MX_GPIO_Init:
  83              	.LFB87:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 36


  24:Core/Src/main.c **** #include <stdio.h>
  25:Core/Src/main.c **** #include <stdbool.h>
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** #define SPI_TIMEOUT 1000
  36:Core/Src/main.c **** #define TIME_GAME 60
  37:Core/Src/main.c **** #define BUFFER_SIZE 10
  38:Core/Src/main.c **** #define PI 3
  39:Core/Src/main.c **** #define DELAY_DEBOUNCE 300
  40:Core/Src/main.c **** #define SEED 1234
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** // Define pour le MP3 - a utilise avec la fonction void play_track(uint8_t track_nb);
  43:Core/Src/main.c **** // Corresponds à la position de la bande sons dans la mémoire de l'interface haut parleur
  44:Core/Src/main.c **** #define BIP 1
  45:Core/Src/main.c **** #define SOUND_START_BOMB 2
  46:Core/Src/main.c **** #define BOMB_DEFUSED 3
  47:Core/Src/main.c **** #define BOMB_EXPLODED 4
  48:Core/Src/main.c **** #define SOUND_PUSH_BUTTON 5
  49:Core/Src/main.c **** #define BOMB_HAS_BEEN_PLANTED 6
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PD */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  54:Core/Src/main.c **** /* USER CODE BEGIN PM */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PM */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  59:Core/Src/main.c **** ADC_HandleTypeDef hadc;
  60:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc;
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  65:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  66:Core/Src/main.c **** TIM_HandleTypeDef htim9;
  67:Core/Src/main.c **** TIM_HandleTypeDef htim10;
  68:Core/Src/main.c **** TIM_HandleTypeDef htim11;
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** UART_HandleTypeDef huart4;
  71:Core/Src/main.c **** UART_HandleTypeDef huart2;
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /* USER CODE BEGIN PV */
  74:Core/Src/main.c **** // region[rgba(1, 70, 70, 0.3)]
  75:Core/Src/main.c **** uint16_t adcData[2];
  76:Core/Src/main.c **** uint32_t buttonElapsed[4] = {0, 0, 0, 0};
  77:Core/Src/main.c **** uint32_t seed;
  78:Core/Src/main.c **** bool seedInitialized = false;
  79:Core/Src/main.c **** uint8_t second;
  80:Core/Src/main.c **** uint8_t time_in_second = TIME_GAME;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 37


  81:Core/Src/main.c **** uint8_t flag_bipbip = 0;
  82:Core/Src/main.c **** uint8_t freqence_bipbip = 0;
  83:Core/Src/main.c **** uint8_t buttonOrderPlant[4] = {1, 2, 3, 4};
  84:Core/Src/main.c **** uint8_t buttonPlantCurrentIndex = 0;
  85:Core/Src/main.c **** bool bombPlanted = false;
  86:Core/Src/main.c **** uint8_t buttonNotAllPushed = 1;
  87:Core/Src/main.c **** uint8_t buttonOrderDefuse[4];
  88:Core/Src/main.c **** uint8_t buttonCurrentIndex = 0;
  89:Core/Src/main.c **** 
  90:Core/Src/main.c **** volatile bool adcOk = false;
  91:Core/Src/main.c **** volatile bool buttonOk = false;
  92:Core/Src/main.c **** typedef enum
  93:Core/Src/main.c **** {
  94:Core/Src/main.c ****   ETAT_INITIALISATION,
  95:Core/Src/main.c ****   ETAT_JEU,
  96:Core/Src/main.c ****   ETAT_VICTOIRE,
  97:Core/Src/main.c ****   ETAT_DEFAITE
  98:Core/Src/main.c **** } EtatJeu;
  99:Core/Src/main.c **** 
 100:Core/Src/main.c **** EtatJeu etat = ETAT_INITIALISATION;
 101:Core/Src/main.c **** // endregion
 102:Core/Src/main.c **** /* USER CODE END PV */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
 105:Core/Src/main.c **** void SystemClock_Config(void);
 106:Core/Src/main.c **** static void MX_GPIO_Init(void);
 107:Core/Src/main.c **** static void MX_DMA_Init(void);
 108:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
 109:Core/Src/main.c **** static void MX_ADC_Init(void);
 110:Core/Src/main.c **** static void MX_SPI1_Init(void);
 111:Core/Src/main.c **** static void MX_TIM10_Init(void);
 112:Core/Src/main.c **** static void MX_UART4_Init(void);
 113:Core/Src/main.c **** static void MX_TIM2_Init(void);
 114:Core/Src/main.c **** static void MX_TIM9_Init(void);
 115:Core/Src/main.c **** static void MX_TIM11_Init(void);
 116:Core/Src/main.c **** static void MX_TIM3_Init(void);
 117:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 118:Core/Src/main.c **** void ledUpdate(uint16_t adcValue, TIM_HandleTypeDef *htim, uint32_t Channel);
 119:Core/Src/main.c **** void BCD_SendCommand(uint8_t addr, uint8_t data);
 120:Core/Src/main.c **** void BCD_Init(uint16_t time_in_second);
 121:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim);
 122:Core/Src/main.c **** int BCD_updateClock(uint16_t time_in_second);
 123:Core/Src/main.c **** void secondToClockDisplay(uint16_t time_in_second);
 124:Core/Src/main.c **** void play();
 125:Core/Src/main.c **** void play_track(uint8_t track_nb);
 126:Core/Src/main.c **** void randomButtonSequence();
 127:Core/Src/main.c **** 
 128:Core/Src/main.c **** /* USER CODE END PFP */
 129:Core/Src/main.c **** 
 130:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 131:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 132:Core/Src/main.c **** 
 133:Core/Src/main.c **** /* USER CODE END 0 */
 134:Core/Src/main.c **** 
 135:Core/Src/main.c **** /**
 136:Core/Src/main.c ****  * @brief  The application entry point.
 137:Core/Src/main.c ****  * @retval int
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 38


 138:Core/Src/main.c ****  */
 139:Core/Src/main.c **** int main(void)
 140:Core/Src/main.c **** {
 141:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /* USER CODE END 1 */
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 148:Core/Src/main.c ****   HAL_Init();
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /* USER CODE END Init */
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   /* Configure the system clock */
 155:Core/Src/main.c ****   SystemClock_Config();
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   /* USER CODE END SysInit */
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /* Initialize all configured peripherals */
 162:Core/Src/main.c ****   MX_GPIO_Init();
 163:Core/Src/main.c ****   MX_DMA_Init();
 164:Core/Src/main.c ****   MX_USART2_UART_Init();
 165:Core/Src/main.c ****   MX_ADC_Init();
 166:Core/Src/main.c ****   MX_SPI1_Init();
 167:Core/Src/main.c ****   MX_TIM10_Init();
 168:Core/Src/main.c ****   MX_UART4_Init();
 169:Core/Src/main.c ****   MX_TIM2_Init();
 170:Core/Src/main.c ****   MX_TIM9_Init();
 171:Core/Src/main.c ****   MX_TIM11_Init();
 172:Core/Src/main.c ****   MX_TIM3_Init();
 173:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 174:Core/Src/main.c ****   printf("Starting\r\n");
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim2);
 177:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 178:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 179:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim3); // Timer bipbip
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   BCD_Init(0);
 182:Core/Src/main.c ****   play_track(SOUND_START_BOMB);
 183:Core/Src/main.c ****   /* USER CODE END 2 */
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   /* Infinite loop */
 186:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 187:Core/Src/main.c ****   // region[rgba(52, 73, 94, 0.1)]
 188:Core/Src/main.c ****   while (1)
 189:Core/Src/main.c ****   {
 190:Core/Src/main.c ****     switch (etat)
 191:Core/Src/main.c ****     {
 192:Core/Src/main.c ****       // Initialisation
 193:Core/Src/main.c ****     case ETAT_INITIALISATION:
 194:Core/Src/main.c ****     {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 39


 195:Core/Src/main.c ****       printf("ETAT_INITIALISATION\r\n");
 196:Core/Src/main.c ****       if (bombPlanted == true)
 197:Core/Src/main.c ****       {
 198:Core/Src/main.c ****         play_track(BOMB_HAS_BEEN_PLANTED);
 199:Core/Src/main.c ****         HAL_Delay(1500);          // Délai pour jouer le son de la bombe plantée
 200:Core/Src/main.c ****         BCD_Init(time_in_second); // Clignotement de l'afficheur et préparation à l'affichage
 201:Core/Src/main.c ****         randomButtonSequence();   // Générer une nouvelle séquence si nécessaire
 202:Core/Src/main.c ****         bombPlanted = false;
 203:Core/Src/main.c ****         etat = ETAT_JEU;
 204:Core/Src/main.c ****       }
 205:Core/Src/main.c ****       break;
 206:Core/Src/main.c ****     }
 207:Core/Src/main.c ****       // Jeu
 208:Core/Src/main.c ****     case ETAT_JEU:
 209:Core/Src/main.c ****     {
 210:Core/Src/main.c ****       HAL_TIM_Base_Start_IT(&htim10); // Timer décompteur
 211:Core/Src/main.c ****       if (etat == ETAT_JEU)
 212:Core/Src/main.c ****       {
 213:Core/Src/main.c ****         printf("ETAT_JEU\r\n");
 214:Core/Src/main.c ****         if (time_in_second == 0)
 215:Core/Src/main.c ****         {
 216:Core/Src/main.c ****           etat = ETAT_DEFAITE;
 217:Core/Src/main.c ****         }
 218:Core/Src/main.c ****         if (buttonOk && adcOk)
 219:Core/Src/main.c ****         {
 220:Core/Src/main.c ****           etat = ETAT_VICTOIRE;
 221:Core/Src/main.c ****         }
 222:Core/Src/main.c ****         // Gestion bip bip
 223:Core/Src/main.c ****         if (time_in_second > 15)
 224:Core/Src/main.c ****         {
 225:Core/Src/main.c ****           freqence_bipbip = 200;
 226:Core/Src/main.c ****         }
 227:Core/Src/main.c ****         if (15 >= time_in_second)
 228:Core/Src/main.c ****         {
 229:Core/Src/main.c ****           freqence_bipbip = 100;
 230:Core/Src/main.c ****         }
 231:Core/Src/main.c ****         if (10 >= time_in_second)
 232:Core/Src/main.c ****         {
 233:Core/Src/main.c ****           freqence_bipbip = 50;
 234:Core/Src/main.c ****         }
 235:Core/Src/main.c ****         if (5 > time_in_second)
 236:Core/Src/main.c ****         {
 237:Core/Src/main.c ****           freqence_bipbip = 30;
 238:Core/Src/main.c ****         }
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****         if (flag_bipbip > freqence_bipbip)
 241:Core/Src/main.c ****         {
 242:Core/Src/main.c ****           play_track(BIP);
 243:Core/Src/main.c ****           flag_bipbip = 0;
 244:Core/Src/main.c ****         }
 245:Core/Src/main.c ****       }
 246:Core/Src/main.c ****       break;
 247:Core/Src/main.c ****     }
 248:Core/Src/main.c ****     // Victoire
 249:Core/Src/main.c ****     case ETAT_VICTOIRE:
 250:Core/Src/main.c ****     {
 251:Core/Src/main.c ****       if (etat == ETAT_VICTOIRE)
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 40


 252:Core/Src/main.c ****       {
 253:Core/Src/main.c ****         printf("ETAT_VICTOIRE\r\n");
 254:Core/Src/main.c ****         HAL_TIM_Base_Stop_IT(&htim10);
 255:Core/Src/main.c ****         play_track(BOMB_DEFUSED);
 256:Core/Src/main.c ****         etat = ETAT_DEFAITE;
 257:Core/Src/main.c ****       }
 258:Core/Src/main.c ****       break;
 259:Core/Src/main.c ****     }
 260:Core/Src/main.c ****     // Défaite
 261:Core/Src/main.c ****     case ETAT_DEFAITE:
 262:Core/Src/main.c ****     {
 263:Core/Src/main.c ****       if (etat == ETAT_DEFAITE)
 264:Core/Src/main.c ****       {
 265:Core/Src/main.c ****         printf("ETAT_DEFAITE\r\n");
 266:Core/Src/main.c ****         play_track(BOMB_EXPLODED);
 267:Core/Src/main.c ****         etat = ETAT_INITIALISATION;
 268:Core/Src/main.c ****       }
 269:Core/Src/main.c ****     }
 270:Core/Src/main.c ****     default:
 271:Core/Src/main.c ****       break;
 272:Core/Src/main.c ****     }
 273:Core/Src/main.c ****   }
 274:Core/Src/main.c ****   // endregion
 275:Core/Src/main.c ****   /* USER CODE END WHILE */
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /* USER CODE BEGIN 3 */
 278:Core/Src/main.c ****   /* USER CODE END 3 */
 279:Core/Src/main.c **** }
 280:Core/Src/main.c **** 
 281:Core/Src/main.c **** /**
 282:Core/Src/main.c ****  * @brief System Clock Configuration
 283:Core/Src/main.c ****  * @retval None
 284:Core/Src/main.c ****  */
 285:Core/Src/main.c **** void SystemClock_Config(void)
 286:Core/Src/main.c **** {
 287:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 288:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 289:Core/Src/main.c **** 
 290:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 291:Core/Src/main.c ****    */
 292:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 293:Core/Src/main.c **** 
 294:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 295:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 296:Core/Src/main.c ****    */
 297:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 298:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 299:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 300:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 301:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 302:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 303:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 304:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 305:Core/Src/main.c ****   {
 306:Core/Src/main.c ****     Error_Handler();
 307:Core/Src/main.c ****   }
 308:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 41


 309:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 310:Core/Src/main.c ****    */
 311:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 312:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 313:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 314:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 315:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 316:Core/Src/main.c **** 
 317:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 318:Core/Src/main.c ****   {
 319:Core/Src/main.c ****     Error_Handler();
 320:Core/Src/main.c ****   }
 321:Core/Src/main.c **** }
 322:Core/Src/main.c **** 
 323:Core/Src/main.c **** /**
 324:Core/Src/main.c ****  * @brief ADC Initialization Function
 325:Core/Src/main.c ****  * @param None
 326:Core/Src/main.c ****  * @retval None
 327:Core/Src/main.c ****  */
 328:Core/Src/main.c **** static void MX_ADC_Init(void)
 329:Core/Src/main.c **** {
 330:Core/Src/main.c **** 
 331:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 0 */
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   /* USER CODE END ADC_Init 0 */
 334:Core/Src/main.c **** 
 335:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 336:Core/Src/main.c **** 
 337:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 1 */
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   /* USER CODE END ADC_Init 1 */
 340:Core/Src/main.c **** 
 341:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 342:Core/Src/main.c ****    */
 343:Core/Src/main.c ****   hadc.Instance = ADC1;
 344:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 345:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 346:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 347:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 348:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 349:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 350:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 351:Core/Src/main.c ****   hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 352:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 353:Core/Src/main.c ****   hadc.Init.NbrOfConversion = 2;
 354:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 355:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 356:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 357:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = ENABLE;
 358:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 359:Core/Src/main.c ****   {
 360:Core/Src/main.c ****     Error_Handler();
 361:Core/Src/main.c ****   }
 362:Core/Src/main.c **** 
 363:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 364:Core/Src/main.c ****    */
 365:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_0;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 42


 366:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 367:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 368:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 369:Core/Src/main.c ****   {
 370:Core/Src/main.c ****     Error_Handler();
 371:Core/Src/main.c ****   }
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 374:Core/Src/main.c ****    */
 375:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 376:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 377:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 378:Core/Src/main.c ****   {
 379:Core/Src/main.c ****     Error_Handler();
 380:Core/Src/main.c ****   }
 381:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 2 */
 382:Core/Src/main.c **** 
 383:Core/Src/main.c ****   /* USER CODE END ADC_Init 2 */
 384:Core/Src/main.c **** }
 385:Core/Src/main.c **** 
 386:Core/Src/main.c **** /**
 387:Core/Src/main.c ****  * @brief SPI1 Initialization Function
 388:Core/Src/main.c ****  * @param None
 389:Core/Src/main.c ****  * @retval None
 390:Core/Src/main.c ****  */
 391:Core/Src/main.c **** static void MX_SPI1_Init(void)
 392:Core/Src/main.c **** {
 393:Core/Src/main.c **** 
 394:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 395:Core/Src/main.c **** 
 396:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 397:Core/Src/main.c **** 
 398:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 399:Core/Src/main.c **** 
 400:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 401:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 402:Core/Src/main.c ****   hspi1.Instance = SPI1;
 403:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 404:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 405:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 406:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 407:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 408:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 409:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 410:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 411:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 412:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 413:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 414:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 415:Core/Src/main.c ****   {
 416:Core/Src/main.c ****     Error_Handler();
 417:Core/Src/main.c ****   }
 418:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 419:Core/Src/main.c **** 
 420:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 421:Core/Src/main.c **** }
 422:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 43


 423:Core/Src/main.c **** /**
 424:Core/Src/main.c ****  * @brief TIM2 Initialization Function
 425:Core/Src/main.c ****  * @param None
 426:Core/Src/main.c ****  * @retval None
 427:Core/Src/main.c ****  */
 428:Core/Src/main.c **** static void MX_TIM2_Init(void)
 429:Core/Src/main.c **** {
 430:Core/Src/main.c **** 
 431:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 432:Core/Src/main.c **** 
 433:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 434:Core/Src/main.c **** 
 435:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 436:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 437:Core/Src/main.c **** 
 438:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 439:Core/Src/main.c **** 
 440:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 441:Core/Src/main.c ****   htim2.Instance = TIM2;
 442:Core/Src/main.c ****   htim2.Init.Prescaler = 3199;
 443:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 444:Core/Src/main.c ****   htim2.Init.Period = 49;
 445:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 446:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 447:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 448:Core/Src/main.c ****   {
 449:Core/Src/main.c ****     Error_Handler();
 450:Core/Src/main.c ****   }
 451:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 452:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 453:Core/Src/main.c ****   {
 454:Core/Src/main.c ****     Error_Handler();
 455:Core/Src/main.c ****   }
 456:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 457:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 458:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 459:Core/Src/main.c ****   {
 460:Core/Src/main.c ****     Error_Handler();
 461:Core/Src/main.c ****   }
 462:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 463:Core/Src/main.c **** 
 464:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 465:Core/Src/main.c **** }
 466:Core/Src/main.c **** 
 467:Core/Src/main.c **** /**
 468:Core/Src/main.c ****  * @brief TIM3 Initialization Function
 469:Core/Src/main.c ****  * @param None
 470:Core/Src/main.c ****  * @retval None
 471:Core/Src/main.c ****  */
 472:Core/Src/main.c **** static void MX_TIM3_Init(void)
 473:Core/Src/main.c **** {
 474:Core/Src/main.c **** 
 475:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 476:Core/Src/main.c **** 
 477:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 478:Core/Src/main.c **** 
 479:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 44


 480:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 481:Core/Src/main.c **** 
 482:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 483:Core/Src/main.c **** 
 484:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 485:Core/Src/main.c ****   htim3.Instance = TIM3;
 486:Core/Src/main.c ****   htim3.Init.Prescaler = 499;
 487:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 488:Core/Src/main.c ****   htim3.Init.Period = 15999;
 489:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 490:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 491:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 492:Core/Src/main.c ****   {
 493:Core/Src/main.c ****     Error_Handler();
 494:Core/Src/main.c ****   }
 495:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 496:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 497:Core/Src/main.c ****   {
 498:Core/Src/main.c ****     Error_Handler();
 499:Core/Src/main.c ****   }
 500:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 501:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 502:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 503:Core/Src/main.c ****   {
 504:Core/Src/main.c ****     Error_Handler();
 505:Core/Src/main.c ****   }
 506:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 507:Core/Src/main.c **** 
 508:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 509:Core/Src/main.c **** }
 510:Core/Src/main.c **** 
 511:Core/Src/main.c **** /**
 512:Core/Src/main.c ****  * @brief TIM9 Initialization Function
 513:Core/Src/main.c ****  * @param None
 514:Core/Src/main.c ****  * @retval None
 515:Core/Src/main.c ****  */
 516:Core/Src/main.c **** static void MX_TIM9_Init(void)
 517:Core/Src/main.c **** {
 518:Core/Src/main.c **** 
 519:Core/Src/main.c ****   /* USER CODE BEGIN TIM9_Init 0 */
 520:Core/Src/main.c **** 
 521:Core/Src/main.c ****   /* USER CODE END TIM9_Init 0 */
 522:Core/Src/main.c **** 
 523:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 524:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 525:Core/Src/main.c **** 
 526:Core/Src/main.c ****   /* USER CODE BEGIN TIM9_Init 1 */
 527:Core/Src/main.c **** 
 528:Core/Src/main.c ****   /* USER CODE END TIM9_Init 1 */
 529:Core/Src/main.c ****   htim9.Instance = TIM9;
 530:Core/Src/main.c ****   htim9.Init.Prescaler = 0;
 531:Core/Src/main.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 532:Core/Src/main.c ****   htim9.Init.Period = 65535;
 533:Core/Src/main.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 534:Core/Src/main.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 535:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 536:Core/Src/main.c ****   {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 45


 537:Core/Src/main.c ****     Error_Handler();
 538:Core/Src/main.c ****   }
 539:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 540:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 541:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 542:Core/Src/main.c ****   {
 543:Core/Src/main.c ****     Error_Handler();
 544:Core/Src/main.c ****   }
 545:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 546:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 547:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 548:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 549:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 550:Core/Src/main.c ****   {
 551:Core/Src/main.c ****     Error_Handler();
 552:Core/Src/main.c ****   }
 553:Core/Src/main.c ****   /* USER CODE BEGIN TIM9_Init 2 */
 554:Core/Src/main.c **** 
 555:Core/Src/main.c ****   /* USER CODE END TIM9_Init 2 */
 556:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim9);
 557:Core/Src/main.c **** }
 558:Core/Src/main.c **** 
 559:Core/Src/main.c **** /**
 560:Core/Src/main.c ****  * @brief TIM10 Initialization Function
 561:Core/Src/main.c ****  * @param None
 562:Core/Src/main.c ****  * @retval None
 563:Core/Src/main.c ****  */
 564:Core/Src/main.c **** static void MX_TIM10_Init(void)
 565:Core/Src/main.c **** {
 566:Core/Src/main.c **** 
 567:Core/Src/main.c ****   /* USER CODE BEGIN TIM10_Init 0 */
 568:Core/Src/main.c **** 
 569:Core/Src/main.c ****   /* USER CODE END TIM10_Init 0 */
 570:Core/Src/main.c **** 
 571:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 572:Core/Src/main.c **** 
 573:Core/Src/main.c ****   /* USER CODE BEGIN TIM10_Init 1 */
 574:Core/Src/main.c **** 
 575:Core/Src/main.c ****   /* USER CODE END TIM10_Init 1 */
 576:Core/Src/main.c ****   htim10.Instance = TIM10;
 577:Core/Src/main.c ****   htim10.Init.Prescaler = 999;
 578:Core/Src/main.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 579:Core/Src/main.c ****   htim10.Init.Period = 31999;
 580:Core/Src/main.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 581:Core/Src/main.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 582:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 583:Core/Src/main.c ****   {
 584:Core/Src/main.c ****     Error_Handler();
 585:Core/Src/main.c ****   }
 586:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 587:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 588:Core/Src/main.c ****   {
 589:Core/Src/main.c ****     Error_Handler();
 590:Core/Src/main.c ****   }
 591:Core/Src/main.c ****   /* USER CODE BEGIN TIM10_Init 2 */
 592:Core/Src/main.c **** 
 593:Core/Src/main.c ****   /* USER CODE END TIM10_Init 2 */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 46


 594:Core/Src/main.c **** }
 595:Core/Src/main.c **** 
 596:Core/Src/main.c **** /**
 597:Core/Src/main.c ****  * @brief TIM11 Initialization Function
 598:Core/Src/main.c ****  * @param None
 599:Core/Src/main.c ****  * @retval None
 600:Core/Src/main.c ****  */
 601:Core/Src/main.c **** static void MX_TIM11_Init(void)
 602:Core/Src/main.c **** {
 603:Core/Src/main.c **** 
 604:Core/Src/main.c ****   /* USER CODE BEGIN TIM11_Init 0 */
 605:Core/Src/main.c **** 
 606:Core/Src/main.c ****   /* USER CODE END TIM11_Init 0 */
 607:Core/Src/main.c **** 
 608:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 609:Core/Src/main.c **** 
 610:Core/Src/main.c ****   /* USER CODE BEGIN TIM11_Init 1 */
 611:Core/Src/main.c **** 
 612:Core/Src/main.c ****   /* USER CODE END TIM11_Init 1 */
 613:Core/Src/main.c ****   htim11.Instance = TIM11;
 614:Core/Src/main.c ****   htim11.Init.Prescaler = 0;
 615:Core/Src/main.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 616:Core/Src/main.c ****   htim11.Init.Period = 65535;
 617:Core/Src/main.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 618:Core/Src/main.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 619:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 620:Core/Src/main.c ****   {
 621:Core/Src/main.c ****     Error_Handler();
 622:Core/Src/main.c ****   }
 623:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 624:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 625:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 626:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 627:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 628:Core/Src/main.c ****   {
 629:Core/Src/main.c ****     Error_Handler();
 630:Core/Src/main.c ****   }
 631:Core/Src/main.c ****   /* USER CODE BEGIN TIM11_Init 2 */
 632:Core/Src/main.c **** 
 633:Core/Src/main.c ****   /* USER CODE END TIM11_Init 2 */
 634:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim11);
 635:Core/Src/main.c **** }
 636:Core/Src/main.c **** 
 637:Core/Src/main.c **** /**
 638:Core/Src/main.c ****  * @brief UART4 Initialization Function
 639:Core/Src/main.c ****  * @param None
 640:Core/Src/main.c ****  * @retval None
 641:Core/Src/main.c ****  */
 642:Core/Src/main.c **** static void MX_UART4_Init(void)
 643:Core/Src/main.c **** {
 644:Core/Src/main.c **** 
 645:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 646:Core/Src/main.c **** 
 647:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 648:Core/Src/main.c **** 
 649:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 650:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 47


 651:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 652:Core/Src/main.c ****   huart4.Instance = UART4;
 653:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 654:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 655:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 656:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 657:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 658:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 659:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 660:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 661:Core/Src/main.c ****   {
 662:Core/Src/main.c ****     Error_Handler();
 663:Core/Src/main.c ****   }
 664:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 665:Core/Src/main.c **** 
 666:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 667:Core/Src/main.c **** }
 668:Core/Src/main.c **** 
 669:Core/Src/main.c **** /**
 670:Core/Src/main.c ****  * @brief USART2 Initialization Function
 671:Core/Src/main.c ****  * @param None
 672:Core/Src/main.c ****  * @retval None
 673:Core/Src/main.c ****  */
 674:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 675:Core/Src/main.c **** {
 676:Core/Src/main.c **** 
 677:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 678:Core/Src/main.c **** 
 679:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 680:Core/Src/main.c **** 
 681:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 682:Core/Src/main.c **** 
 683:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 684:Core/Src/main.c ****   huart2.Instance = USART2;
 685:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 686:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 687:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 688:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 689:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 690:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 691:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 692:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 693:Core/Src/main.c ****   {
 694:Core/Src/main.c ****     Error_Handler();
 695:Core/Src/main.c ****   }
 696:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 697:Core/Src/main.c **** 
 698:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 699:Core/Src/main.c **** }
 700:Core/Src/main.c **** 
 701:Core/Src/main.c **** /**
 702:Core/Src/main.c ****  * Enable DMA controller clock
 703:Core/Src/main.c ****  */
 704:Core/Src/main.c **** static void MX_DMA_Init(void)
 705:Core/Src/main.c **** {
 706:Core/Src/main.c **** 
 707:Core/Src/main.c ****   /* DMA controller clock enable */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 48


 708:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 709:Core/Src/main.c **** 
 710:Core/Src/main.c ****   /* DMA interrupt init */
 711:Core/Src/main.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
 712:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 713:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 714:Core/Src/main.c **** }
 715:Core/Src/main.c **** 
 716:Core/Src/main.c **** /**
 717:Core/Src/main.c ****  * @brief GPIO Initialization Function
 718:Core/Src/main.c ****  * @param None
 719:Core/Src/main.c ****  * @retval None
 720:Core/Src/main.c ****  */
 721:Core/Src/main.c **** static void MX_GPIO_Init(void)
 722:Core/Src/main.c **** {
  84              		.loc 1 722 1 is_stmt 1 view -0
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 40
  87              		@ frame_needed = 0, uses_anonymous_args = 0
  88 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  89              	.LCFI0:
  90              		.cfi_def_cfa_offset 24
  91              		.cfi_offset 4, -24
  92              		.cfi_offset 5, -20
  93              		.cfi_offset 6, -16
  94              		.cfi_offset 7, -12
  95              		.cfi_offset 8, -8
  96              		.cfi_offset 14, -4
  97 0004 8AB0     		sub	sp, sp, #40
  98              	.LCFI1:
  99              		.cfi_def_cfa_offset 64
 723:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 100              		.loc 1 723 3 view .LVU16
 101              		.loc 1 723 20 is_stmt 0 view .LVU17
 102 0006 0024     		movs	r4, #0
 103 0008 0594     		str	r4, [sp, #20]
 104 000a 0694     		str	r4, [sp, #24]
 105 000c 0794     		str	r4, [sp, #28]
 106 000e 0894     		str	r4, [sp, #32]
 107 0010 0994     		str	r4, [sp, #36]
 724:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 725:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 726:Core/Src/main.c **** 
 727:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 728:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 108              		.loc 1 728 3 is_stmt 1 view .LVU18
 109              	.LBB4:
 110              		.loc 1 728 3 view .LVU19
 111              		.loc 1 728 3 view .LVU20
 112 0012 374B     		ldr	r3, .L7
 113 0014 DA69     		ldr	r2, [r3, #28]
 114 0016 42F00402 		orr	r2, r2, #4
 115 001a DA61     		str	r2, [r3, #28]
 116              		.loc 1 728 3 view .LVU21
 117 001c DA69     		ldr	r2, [r3, #28]
 118 001e 02F00402 		and	r2, r2, #4
 119 0022 0192     		str	r2, [sp, #4]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 49


 120              		.loc 1 728 3 view .LVU22
 121 0024 019A     		ldr	r2, [sp, #4]
 122              	.LBE4:
 123              		.loc 1 728 3 view .LVU23
 729:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 124              		.loc 1 729 3 view .LVU24
 125              	.LBB5:
 126              		.loc 1 729 3 view .LVU25
 127              		.loc 1 729 3 view .LVU26
 128 0026 DA69     		ldr	r2, [r3, #28]
 129 0028 42F02002 		orr	r2, r2, #32
 130 002c DA61     		str	r2, [r3, #28]
 131              		.loc 1 729 3 view .LVU27
 132 002e DA69     		ldr	r2, [r3, #28]
 133 0030 02F02002 		and	r2, r2, #32
 134 0034 0292     		str	r2, [sp, #8]
 135              		.loc 1 729 3 view .LVU28
 136 0036 029A     		ldr	r2, [sp, #8]
 137              	.LBE5:
 138              		.loc 1 729 3 view .LVU29
 730:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 139              		.loc 1 730 3 view .LVU30
 140              	.LBB6:
 141              		.loc 1 730 3 view .LVU31
 142              		.loc 1 730 3 view .LVU32
 143 0038 DA69     		ldr	r2, [r3, #28]
 144 003a 42F00102 		orr	r2, r2, #1
 145 003e DA61     		str	r2, [r3, #28]
 146              		.loc 1 730 3 view .LVU33
 147 0040 DA69     		ldr	r2, [r3, #28]
 148 0042 02F00102 		and	r2, r2, #1
 149 0046 0392     		str	r2, [sp, #12]
 150              		.loc 1 730 3 view .LVU34
 151 0048 039A     		ldr	r2, [sp, #12]
 152              	.LBE6:
 153              		.loc 1 730 3 view .LVU35
 731:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 154              		.loc 1 731 3 view .LVU36
 155              	.LBB7:
 156              		.loc 1 731 3 view .LVU37
 157              		.loc 1 731 3 view .LVU38
 158 004a DA69     		ldr	r2, [r3, #28]
 159 004c 42F00202 		orr	r2, r2, #2
 160 0050 DA61     		str	r2, [r3, #28]
 161              		.loc 1 731 3 view .LVU39
 162 0052 DB69     		ldr	r3, [r3, #28]
 163 0054 03F00203 		and	r3, r3, #2
 164 0058 0493     		str	r3, [sp, #16]
 165              		.loc 1 731 3 view .LVU40
 166 005a 049B     		ldr	r3, [sp, #16]
 167              	.LBE7:
 168              		.loc 1 731 3 view .LVU41
 732:Core/Src/main.c **** 
 733:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 734:Core/Src/main.c ****   HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_RESET);
 169              		.loc 1 734 3 view .LVU42
 170 005c DFF89480 		ldr	r8, .L7+4
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 50


 171 0060 2246     		mov	r2, r4
 172 0062 4FF40051 		mov	r1, #8192
 173 0066 4046     		mov	r0, r8
 174 0068 FFF7FEFF 		bl	HAL_GPIO_WritePin
 175              	.LVL1:
 735:Core/Src/main.c **** 
 736:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 737:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 176              		.loc 1 737 3 view .LVU43
 177 006c 224D     		ldr	r5, .L7+8
 178 006e 2246     		mov	r2, r4
 179 0070 4FF48071 		mov	r1, #256
 180 0074 2846     		mov	r0, r5
 181 0076 FFF7FEFF 		bl	HAL_GPIO_WritePin
 182              	.LVL2:
 738:Core/Src/main.c **** 
 739:Core/Src/main.c ****   /*Configure GPIO pins : BTN_4_Pin BTN_3_Pin */
 740:Core/Src/main.c ****   GPIO_InitStruct.Pin = BTN_4_Pin | BTN_3_Pin;
 183              		.loc 1 740 3 view .LVU44
 184              		.loc 1 740 23 is_stmt 0 view .LVU45
 185 007a 6023     		movs	r3, #96
 186 007c 0593     		str	r3, [sp, #20]
 741:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 187              		.loc 1 741 3 is_stmt 1 view .LVU46
 188              		.loc 1 741 24 is_stmt 0 view .LVU47
 189 007e 4FF48816 		mov	r6, #1114112
 190 0082 0696     		str	r6, [sp, #24]
 742:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 191              		.loc 1 742 3 is_stmt 1 view .LVU48
 192              		.loc 1 742 24 is_stmt 0 view .LVU49
 193 0084 0794     		str	r4, [sp, #28]
 743:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 194              		.loc 1 743 3 is_stmt 1 view .LVU50
 195 0086 05A9     		add	r1, sp, #20
 196 0088 1C48     		ldr	r0, .L7+12
 197 008a FFF7FEFF 		bl	HAL_GPIO_Init
 198              	.LVL3:
 744:Core/Src/main.c **** 
 745:Core/Src/main.c ****   /*Configure GPIO pin : LED_5_Pin */
 746:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_5_Pin;
 199              		.loc 1 746 3 view .LVU51
 200              		.loc 1 746 23 is_stmt 0 view .LVU52
 201 008e 4FF40053 		mov	r3, #8192
 202 0092 0593     		str	r3, [sp, #20]
 747:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 203              		.loc 1 747 3 is_stmt 1 view .LVU53
 204              		.loc 1 747 24 is_stmt 0 view .LVU54
 205 0094 0127     		movs	r7, #1
 206 0096 0697     		str	r7, [sp, #24]
 748:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 207              		.loc 1 748 3 is_stmt 1 view .LVU55
 208              		.loc 1 748 24 is_stmt 0 view .LVU56
 209 0098 0794     		str	r4, [sp, #28]
 749:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 210              		.loc 1 749 3 is_stmt 1 view .LVU57
 211              		.loc 1 749 25 is_stmt 0 view .LVU58
 212 009a 0894     		str	r4, [sp, #32]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 51


 750:Core/Src/main.c ****   HAL_GPIO_Init(LED_5_GPIO_Port, &GPIO_InitStruct);
 213              		.loc 1 750 3 is_stmt 1 view .LVU59
 214 009c 05A9     		add	r1, sp, #20
 215 009e 4046     		mov	r0, r8
 216 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 217              	.LVL4:
 751:Core/Src/main.c **** 
 752:Core/Src/main.c ****   /*Configure GPIO pin : SPI1_NSS_Pin */
 753:Core/Src/main.c ****   GPIO_InitStruct.Pin = SPI1_NSS_Pin;
 218              		.loc 1 753 3 view .LVU60
 219              		.loc 1 753 23 is_stmt 0 view .LVU61
 220 00a4 4FF48073 		mov	r3, #256
 221 00a8 0593     		str	r3, [sp, #20]
 754:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 222              		.loc 1 754 3 is_stmt 1 view .LVU62
 223              		.loc 1 754 24 is_stmt 0 view .LVU63
 224 00aa 0697     		str	r7, [sp, #24]
 755:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 225              		.loc 1 755 3 is_stmt 1 view .LVU64
 226              		.loc 1 755 24 is_stmt 0 view .LVU65
 227 00ac 0794     		str	r4, [sp, #28]
 756:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 228              		.loc 1 756 3 is_stmt 1 view .LVU66
 229              		.loc 1 756 25 is_stmt 0 view .LVU67
 230 00ae 0894     		str	r4, [sp, #32]
 757:Core/Src/main.c ****   HAL_GPIO_Init(SPI1_NSS_GPIO_Port, &GPIO_InitStruct);
 231              		.loc 1 757 3 is_stmt 1 view .LVU68
 232 00b0 05A9     		add	r1, sp, #20
 233 00b2 2846     		mov	r0, r5
 234 00b4 FFF7FEFF 		bl	HAL_GPIO_Init
 235              	.LVL5:
 758:Core/Src/main.c **** 
 759:Core/Src/main.c ****   /*Configure GPIO pins : BTN_1_Pin BTN_2_Pin */
 760:Core/Src/main.c ****   GPIO_InitStruct.Pin = BTN_1_Pin | BTN_2_Pin;
 236              		.loc 1 760 3 view .LVU69
 237              		.loc 1 760 23 is_stmt 0 view .LVU70
 238 00b8 4FF4C053 		mov	r3, #6144
 239 00bc 0593     		str	r3, [sp, #20]
 761:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 240              		.loc 1 761 3 is_stmt 1 view .LVU71
 241              		.loc 1 761 24 is_stmt 0 view .LVU72
 242 00be 0696     		str	r6, [sp, #24]
 762:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 243              		.loc 1 762 3 is_stmt 1 view .LVU73
 244              		.loc 1 762 24 is_stmt 0 view .LVU74
 245 00c0 0794     		str	r4, [sp, #28]
 763:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 246              		.loc 1 763 3 is_stmt 1 view .LVU75
 247 00c2 05A9     		add	r1, sp, #20
 248 00c4 2846     		mov	r0, r5
 249 00c6 FFF7FEFF 		bl	HAL_GPIO_Init
 250              	.LVL6:
 764:Core/Src/main.c **** 
 765:Core/Src/main.c ****   /* EXTI interrupt init*/
 766:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 251              		.loc 1 766 3 view .LVU76
 252 00ca 2246     		mov	r2, r4
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 52


 253 00cc 2146     		mov	r1, r4
 254 00ce 1720     		movs	r0, #23
 255 00d0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 256              	.LVL7:
 767:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 257              		.loc 1 767 3 view .LVU77
 258 00d4 1720     		movs	r0, #23
 259 00d6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 260              	.LVL8:
 768:Core/Src/main.c **** 
 769:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 261              		.loc 1 769 3 view .LVU78
 262 00da 2246     		mov	r2, r4
 263 00dc 2146     		mov	r1, r4
 264 00de 2820     		movs	r0, #40
 265 00e0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 266              	.LVL9:
 770:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 267              		.loc 1 770 3 view .LVU79
 268 00e4 2820     		movs	r0, #40
 269 00e6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 270              	.LVL10:
 771:Core/Src/main.c **** 
 772:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 773:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 774:Core/Src/main.c **** }
 271              		.loc 1 774 1 is_stmt 0 view .LVU80
 272 00ea 0AB0     		add	sp, sp, #40
 273              	.LCFI2:
 274              		.cfi_def_cfa_offset 24
 275              		@ sp needed
 276 00ec BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 277              	.L8:
 278              		.align	2
 279              	.L7:
 280 00f0 00380240 		.word	1073887232
 281 00f4 00040240 		.word	1073873920
 282 00f8 00000240 		.word	1073872896
 283 00fc 00080240 		.word	1073874944
 284              		.cfi_endproc
 285              	.LFE87:
 287              		.section	.text.MX_DMA_Init,"ax",%progbits
 288              		.align	1
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 293              	MX_DMA_Init:
 294              	.LFB86:
 705:Core/Src/main.c **** 
 295              		.loc 1 705 1 is_stmt 1 view -0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 8
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299 0000 00B5     		push	{lr}
 300              	.LCFI3:
 301              		.cfi_def_cfa_offset 4
 302              		.cfi_offset 14, -4
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 53


 303 0002 83B0     		sub	sp, sp, #12
 304              	.LCFI4:
 305              		.cfi_def_cfa_offset 16
 708:Core/Src/main.c **** 
 306              		.loc 1 708 3 view .LVU82
 307              	.LBB8:
 708:Core/Src/main.c **** 
 308              		.loc 1 708 3 view .LVU83
 708:Core/Src/main.c **** 
 309              		.loc 1 708 3 view .LVU84
 310 0004 0A4B     		ldr	r3, .L11
 311 0006 DA69     		ldr	r2, [r3, #28]
 312 0008 42F08072 		orr	r2, r2, #16777216
 313 000c DA61     		str	r2, [r3, #28]
 708:Core/Src/main.c **** 
 314              		.loc 1 708 3 view .LVU85
 315 000e DB69     		ldr	r3, [r3, #28]
 316 0010 03F08073 		and	r3, r3, #16777216
 317 0014 0193     		str	r3, [sp, #4]
 708:Core/Src/main.c **** 
 318              		.loc 1 708 3 view .LVU86
 319 0016 019B     		ldr	r3, [sp, #4]
 320              	.LBE8:
 708:Core/Src/main.c **** 
 321              		.loc 1 708 3 view .LVU87
 712:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 322              		.loc 1 712 3 view .LVU88
 323 0018 0022     		movs	r2, #0
 324 001a 1146     		mov	r1, r2
 325 001c 0B20     		movs	r0, #11
 326 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 327              	.LVL11:
 713:Core/Src/main.c **** }
 328              		.loc 1 713 3 view .LVU89
 329 0022 0B20     		movs	r0, #11
 330 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 331              	.LVL12:
 714:Core/Src/main.c **** 
 332              		.loc 1 714 1 is_stmt 0 view .LVU90
 333 0028 03B0     		add	sp, sp, #12
 334              	.LCFI5:
 335              		.cfi_def_cfa_offset 4
 336              		@ sp needed
 337 002a 5DF804FB 		ldr	pc, [sp], #4
 338              	.L12:
 339 002e 00BF     		.align	2
 340              	.L11:
 341 0030 00380240 		.word	1073887232
 342              		.cfi_endproc
 343              	.LFE86:
 345              		.section	.text.__io_putchar,"ax",%progbits
 346              		.align	1
 347              		.global	__io_putchar
 348              		.syntax unified
 349              		.thumb
 350              		.thumb_func
 352              	__io_putchar:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 54


 353              	.LVL13:
 354              	.LFB88:
 775:Core/Src/main.c **** 
 776:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 777:Core/Src/main.c **** int __io_putchar(int ch)
 778:Core/Src/main.c **** {
 355              		.loc 1 778 1 is_stmt 1 view -0
 356              		.cfi_startproc
 357              		@ args = 0, pretend = 0, frame = 0
 358              		@ frame_needed = 0, uses_anonymous_args = 0
 359              		.loc 1 778 1 is_stmt 0 view .LVU92
 360 0000 10B5     		push	{r4, lr}
 361              	.LCFI6:
 362              		.cfi_def_cfa_offset 8
 363              		.cfi_offset 4, -8
 364              		.cfi_offset 14, -4
 365 0002 0446     		mov	r4, r0
 779:Core/Src/main.c ****   ITM_SendChar(ch);
 366              		.loc 1 779 3 is_stmt 1 view .LVU93
 367 0004 FFF7FEFF 		bl	ITM_SendChar
 368              	.LVL14:
 780:Core/Src/main.c ****   return ch;
 369              		.loc 1 780 3 view .LVU94
 781:Core/Src/main.c **** }
 370              		.loc 1 781 1 is_stmt 0 view .LVU95
 371 0008 2046     		mov	r0, r4
 372 000a 10BD     		pop	{r4, pc}
 373              		.loc 1 781 1 view .LVU96
 374              		.cfi_endproc
 375              	.LFE88:
 377              		.section	.text.randomGLC,"ax",%progbits
 378              		.align	1
 379              		.global	randomGLC
 380              		.syntax unified
 381              		.thumb
 382              		.thumb_func
 384              	randomGLC:
 385              	.LFB89:
 782:Core/Src/main.c **** // Fonction random
 783:Core/Src/main.c **** // region[rgba(49, 120, 80, 0.2)]
 784:Core/Src/main.c **** void randomGLC()
 785:Core/Src/main.c **** {
 386              		.loc 1 785 1 is_stmt 1 view -0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		@ link register save eliminated.
 786:Core/Src/main.c ****   const uint32_t a = 1664525;
 391              		.loc 1 786 3 view .LVU98
 392              	.LVL15:
 787:Core/Src/main.c ****   const uint32_t c = 1013904223;
 393              		.loc 1 787 3 view .LVU99
 788:Core/Src/main.c ****   const uint32_t m = 0xFFFF; // 2^32
 394              		.loc 1 788 3 view .LVU100
 789:Core/Src/main.c **** 
 790:Core/Src/main.c ****   seed = (a * (seed) + c) % m;
 395              		.loc 1 790 3 view .LVU101
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 55


 396              		.loc 1 790 13 is_stmt 0 view .LVU102
 397 0000 0749     		ldr	r1, .L16
 398 0002 0B68     		ldr	r3, [r1]
 399              		.loc 1 790 22 view .LVU103
 400 0004 0748     		ldr	r0, .L16+4
 401 0006 084A     		ldr	r2, .L16+8
 402 0008 00FB0322 		mla	r2, r0, r3, r2
 403              		.loc 1 790 27 view .LVU104
 404 000c 074B     		ldr	r3, .L16+12
 405 000e A3FB0203 		umull	r0, r3, r3, r2
 406 0012 DB0B     		lsrs	r3, r3, #15
 407 0014 C3EB0343 		rsb	r3, r3, r3, lsl #16
 408 0018 D31A     		subs	r3, r2, r3
 409              		.loc 1 790 8 view .LVU105
 410 001a 0B60     		str	r3, [r1]
 791:Core/Src/main.c **** }
 411              		.loc 1 791 1 view .LVU106
 412 001c 7047     		bx	lr
 413              	.L17:
 414 001e 00BF     		.align	2
 415              	.L16:
 416 0020 00000000 		.word	seed
 417 0024 0D661900 		.word	1664525
 418 0028 5FF36E3C 		.word	1013904223
 419 002c 01800080 		.word	-2147450879
 420              		.cfi_endproc
 421              	.LFE89:
 423              		.section	.text.randomButtonSequence,"ax",%progbits
 424              		.align	1
 425              		.global	randomButtonSequence
 426              		.syntax unified
 427              		.thumb
 428              		.thumb_func
 430              	randomButtonSequence:
 431              	.LFB90:
 792:Core/Src/main.c **** 
 793:Core/Src/main.c **** void randomButtonSequence()
 794:Core/Src/main.c **** {
 432              		.loc 1 794 1 is_stmt 1 view -0
 433              		.cfi_startproc
 434              		@ args = 0, pretend = 0, frame = 8
 435              		@ frame_needed = 0, uses_anonymous_args = 0
 436 0000 10B5     		push	{r4, lr}
 437              	.LCFI7:
 438              		.cfi_def_cfa_offset 8
 439              		.cfi_offset 4, -8
 440              		.cfi_offset 14, -4
 441 0002 82B0     		sub	sp, sp, #8
 442              	.LCFI8:
 443              		.cfi_def_cfa_offset 16
 795:Core/Src/main.c ****   // Initialisez le tableau avec une séquence
 796:Core/Src/main.c ****   uint8_t numbers[] = {1, 2, 3, 4};
 444              		.loc 1 796 3 view .LVU108
 445              		.loc 1 796 11 is_stmt 0 view .LVU109
 446 0004 164B     		ldr	r3, .L24
 447 0006 0193     		str	r3, [sp, #4]
 797:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 56


 798:Core/Src/main.c ****   // Mélangez le tableau
 799:Core/Src/main.c ****   for (uint8_t i = 1; i < 4; i++)
 448              		.loc 1 799 3 is_stmt 1 view .LVU110
 449              	.LBB9:
 450              		.loc 1 799 8 view .LVU111
 451              	.LVL16:
 452              		.loc 1 799 16 is_stmt 0 view .LVU112
 453 0008 0124     		movs	r4, #1
 454              		.loc 1 799 3 view .LVU113
 455 000a 17E0     		b	.L19
 456              	.LVL17:
 457              	.L20:
 458              	.LBB10:
 800:Core/Src/main.c ****   {
 801:Core/Src/main.c ****     randomGLC(); // Mettez à jour la seed
 459              		.loc 1 801 5 is_stmt 1 view .LVU114
 460 000c FFF7FEFF 		bl	randomGLC
 461              	.LVL18:
 802:Core/Src/main.c ****     int j = (seed % (i + 1));
 462              		.loc 1 802 5 view .LVU115
 463              		.loc 1 802 24 is_stmt 0 view .LVU116
 464 0010 621C     		adds	r2, r4, #1
 465              		.loc 1 802 19 view .LVU117
 466 0012 144B     		ldr	r3, .L24+4
 467 0014 1B68     		ldr	r3, [r3]
 468 0016 B3FBF2F1 		udiv	r1, r3, r2
 469 001a 02FB1133 		mls	r3, r2, r1, r3
 470              	.LVL19:
 803:Core/Src/main.c ****     uint8_t temp = numbers[i];
 471              		.loc 1 803 5 is_stmt 1 view .LVU118
 472              		.loc 1 803 13 is_stmt 0 view .LVU119
 473 001e 04F10801 		add	r1, r4, #8
 474 0022 0DEB0104 		add	r4, sp, r1
 475              	.LVL20:
 476              		.loc 1 803 13 view .LVU120
 477 0026 14F8041C 		ldrb	r1, [r4, #-4]	@ zero_extendqisi2
 478              	.LVL21:
 804:Core/Src/main.c ****     numbers[i] = numbers[j];
 479              		.loc 1 804 5 is_stmt 1 view .LVU121
 480              		.loc 1 804 25 is_stmt 0 view .LVU122
 481 002a 0833     		adds	r3, r3, #8
 482              	.LVL22:
 483              		.loc 1 804 25 view .LVU123
 484 002c 6B44     		add	r3, sp, r3
 485              	.LVL23:
 486              		.loc 1 804 25 view .LVU124
 487 002e 13F8040C 		ldrb	r0, [r3, #-4]	@ zero_extendqisi2
 488              		.loc 1 804 16 view .LVU125
 489 0032 04F8040C 		strb	r0, [r4, #-4]
 805:Core/Src/main.c ****     numbers[j] = temp;
 490              		.loc 1 805 5 is_stmt 1 view .LVU126
 491              		.loc 1 805 16 is_stmt 0 view .LVU127
 492 0036 03F8041C 		strb	r1, [r3, #-4]
 493              	.LBE10:
 799:Core/Src/main.c ****   {
 494              		.loc 1 799 31 is_stmt 1 discriminator 3 view .LVU128
 495 003a D4B2     		uxtb	r4, r2
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 57


 496              	.LVL24:
 497              	.L19:
 799:Core/Src/main.c ****   {
 498              		.loc 1 799 25 discriminator 1 view .LVU129
 499 003c 032C     		cmp	r4, #3
 500 003e E5D9     		bls	.L20
 501              	.LBE9:
 502              	.LBB11:
 806:Core/Src/main.c ****   }
 807:Core/Src/main.c **** 
 808:Core/Src/main.c ****   // Copiez les valeurs mélangées dans buttonOrderDefuse
 809:Core/Src/main.c ****   for (uint8_t i = 0; i < 4; i++)
 503              		.loc 1 809 16 is_stmt 0 view .LVU130
 504 0040 0023     		movs	r3, #0
 505 0042 08E0     		b	.L21
 506              	.LVL25:
 507              	.L22:
 810:Core/Src/main.c ****   {
 811:Core/Src/main.c ****     buttonOrderDefuse[i] = numbers[i];
 508              		.loc 1 811 5 is_stmt 1 view .LVU131
 509              		.loc 1 811 35 is_stmt 0 view .LVU132
 510 0044 03F10802 		add	r2, r3, #8
 511 0048 6A44     		add	r2, sp, r2
 512 004a 12F8041C 		ldrb	r1, [r2, #-4]	@ zero_extendqisi2
 513              		.loc 1 811 26 view .LVU133
 514 004e 064A     		ldr	r2, .L24+8
 515 0050 D154     		strb	r1, [r2, r3]
 809:Core/Src/main.c ****   {
 516              		.loc 1 809 31 is_stmt 1 discriminator 3 view .LVU134
 517 0052 0133     		adds	r3, r3, #1
 518              	.LVL26:
 809:Core/Src/main.c ****   {
 519              		.loc 1 809 31 is_stmt 0 discriminator 3 view .LVU135
 520 0054 DBB2     		uxtb	r3, r3
 521              	.LVL27:
 522              	.L21:
 809:Core/Src/main.c ****   {
 523              		.loc 1 809 25 is_stmt 1 discriminator 1 view .LVU136
 524 0056 032B     		cmp	r3, #3
 525 0058 F4D9     		bls	.L22
 526              	.LBE11:
 812:Core/Src/main.c ****   }
 813:Core/Src/main.c **** }
 527              		.loc 1 813 1 is_stmt 0 view .LVU137
 528 005a 02B0     		add	sp, sp, #8
 529              	.LCFI9:
 530              		.cfi_def_cfa_offset 8
 531              		@ sp needed
 532 005c 10BD     		pop	{r4, pc}
 533              	.LVL28:
 534              	.L25:
 535              		.loc 1 813 1 view .LVU138
 536 005e 00BF     		.align	2
 537              	.L24:
 538 0060 01020304 		.word	67305985
 539 0064 00000000 		.word	seed
 540 0068 00000000 		.word	buttonOrderDefuse
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 58


 541              		.cfi_endproc
 542              	.LFE90:
 544              		.section	.text.ledUpdate,"ax",%progbits
 545              		.align	1
 546              		.global	ledUpdate
 547              		.syntax unified
 548              		.thumb
 549              		.thumb_func
 551              	ledUpdate:
 552              	.LVL29:
 553              	.LFB91:
 814:Core/Src/main.c **** // endregion
 815:Core/Src/main.c **** 
 816:Core/Src/main.c **** // Gestion de l'ADC
 817:Core/Src/main.c **** // region[rgba(0, 180, 0, 0.1)]
 818:Core/Src/main.c **** void ledUpdate(uint16_t Data, TIM_HandleTypeDef *Timer, uint32_t Channel)
 819:Core/Src/main.c **** {
 554              		.loc 1 819 1 is_stmt 1 view -0
 555              		.cfi_startproc
 556              		@ args = 0, pretend = 0, frame = 0
 557              		@ frame_needed = 0, uses_anonymous_args = 0
 558              		@ link register save eliminated.
 820:Core/Src/main.c ****   uint16_t pwmValue = Data * 0xFFFF / 0xFFF;
 559              		.loc 1 820 3 view .LVU140
 560              		.loc 1 820 28 is_stmt 0 view .LVU141
 561 0000 C0EB0040 		rsb	r0, r0, r0, lsl #16
 562              	.LVL30:
 563              		.loc 1 820 37 view .LVU142
 564 0004 0D4B     		ldr	r3, .L33
 565 0006 83FB00C3 		smull	ip, r3, r3, r0
 566 000a 0344     		add	r3, r3, r0
 567 000c C017     		asrs	r0, r0, #31
 568 000e C0EBE320 		rsb	r0, r0, r3, asr #11
 569              	.LVL31:
 821:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
 570              		.loc 1 821 3 is_stmt 1 view .LVU143
 571 0012 1AB9     		cbnz	r2, .L27
 572              		.loc 1 821 3 is_stmt 0 discriminator 1 view .LVU144
 573 0014 0B68     		ldr	r3, [r1]
 574 0016 80B2     		uxth	r0, r0
 575              		.loc 1 821 3 discriminator 1 view .LVU145
 576 0018 5863     		str	r0, [r3, #52]
 577 001a 7047     		bx	lr
 578              	.L27:
 579              		.loc 1 821 3 discriminator 2 view .LVU146
 580 001c 042A     		cmp	r2, #4
 581 001e 05D0     		beq	.L31
 582              		.loc 1 821 3 discriminator 4 view .LVU147
 583 0020 082A     		cmp	r2, #8
 584 0022 07D0     		beq	.L32
 585              		.loc 1 821 3 discriminator 7 view .LVU148
 586 0024 0B68     		ldr	r3, [r1]
 587 0026 80B2     		uxth	r0, r0
 588              		.loc 1 821 3 discriminator 7 view .LVU149
 589 0028 1864     		str	r0, [r3, #64]
 822:Core/Src/main.c **** }
 590              		.loc 1 822 1 view .LVU150
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 59


 591 002a 7047     		bx	lr
 592              	.L31:
 821:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
 593              		.loc 1 821 3 discriminator 3 view .LVU151
 594 002c 0B68     		ldr	r3, [r1]
 595 002e 80B2     		uxth	r0, r0
 821:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
 596              		.loc 1 821 3 discriminator 3 view .LVU152
 597 0030 9863     		str	r0, [r3, #56]
 598 0032 7047     		bx	lr
 599              	.L32:
 821:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
 600              		.loc 1 821 3 discriminator 6 view .LVU153
 601 0034 0B68     		ldr	r3, [r1]
 602 0036 80B2     		uxth	r0, r0
 821:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
 603              		.loc 1 821 3 discriminator 6 view .LVU154
 604 0038 D863     		str	r0, [r3, #60]
 605 003a 7047     		bx	lr
 606              	.L34:
 607              		.align	2
 608              	.L33:
 609 003c 81000880 		.word	-2146959231
 610              		.cfi_endproc
 611              	.LFE91:
 613              		.section	.rodata.HAL_ADC_ConvCpltCallback.str1.4,"aMS",%progbits,1
 614              		.align	2
 615              	.LC0:
 616 0000 6164634F 		.ascii	"adcOk\015\000"
 616      6B0D00
 617              		.section	.text.HAL_ADC_ConvCpltCallback,"ax",%progbits
 618              		.align	1
 619              		.global	HAL_ADC_ConvCpltCallback
 620              		.syntax unified
 621              		.thumb
 622              		.thumb_func
 624              	HAL_ADC_ConvCpltCallback:
 625              	.LVL32:
 626              	.LFB92:
 823:Core/Src/main.c **** 
 824:Core/Src/main.c **** void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
 825:Core/Src/main.c **** {
 627              		.loc 1 825 1 is_stmt 1 view -0
 628              		.cfi_startproc
 629              		@ args = 0, pretend = 0, frame = 0
 630              		@ frame_needed = 0, uses_anonymous_args = 0
 631              		.loc 1 825 1 is_stmt 0 view .LVU156
 632 0000 08B5     		push	{r3, lr}
 633              	.LCFI10:
 634              		.cfi_def_cfa_offset 8
 635              		.cfi_offset 3, -8
 636              		.cfi_offset 14, -4
 826:Core/Src/main.c ****   if (adcData[0] > 0xF500 && adcData[1] > 0xF500)
 637              		.loc 1 826 3 is_stmt 1 view .LVU157
 638              		.loc 1 826 14 is_stmt 0 view .LVU158
 639 0002 094B     		ldr	r3, .L39
 640 0004 1B88     		ldrh	r3, [r3]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 60


 641              		.loc 1 826 6 view .LVU159
 642 0006 B3F5754F 		cmp	r3, #62720
 643 000a 04D9     		bls	.L35
 644              		.loc 1 826 37 discriminator 1 view .LVU160
 645 000c 064B     		ldr	r3, .L39
 646 000e 5B88     		ldrh	r3, [r3, #2]
 647              		.loc 1 826 27 discriminator 1 view .LVU161
 648 0010 B3F5754F 		cmp	r3, #62720
 649 0014 00D8     		bhi	.L38
 650              	.LVL33:
 651              	.L35:
 827:Core/Src/main.c ****   {
 828:Core/Src/main.c ****     adcOk = true;
 829:Core/Src/main.c ****     printf("adcOk\r\n");
 830:Core/Src/main.c ****   }
 831:Core/Src/main.c **** }
 652              		.loc 1 831 1 view .LVU162
 653 0016 08BD     		pop	{r3, pc}
 654              	.LVL34:
 655              	.L38:
 828:Core/Src/main.c ****     printf("adcOk\r\n");
 656              		.loc 1 828 5 is_stmt 1 view .LVU163
 828:Core/Src/main.c ****     printf("adcOk\r\n");
 657              		.loc 1 828 11 is_stmt 0 view .LVU164
 658 0018 044B     		ldr	r3, .L39+4
 659 001a 0122     		movs	r2, #1
 660 001c 1A70     		strb	r2, [r3]
 829:Core/Src/main.c ****   }
 661              		.loc 1 829 5 is_stmt 1 view .LVU165
 662 001e 0448     		ldr	r0, .L39+8
 663              	.LVL35:
 829:Core/Src/main.c ****   }
 664              		.loc 1 829 5 is_stmt 0 view .LVU166
 665 0020 FFF7FEFF 		bl	puts
 666              	.LVL36:
 667              		.loc 1 831 1 view .LVU167
 668 0024 F7E7     		b	.L35
 669              	.L40:
 670 0026 00BF     		.align	2
 671              	.L39:
 672 0028 00000000 		.word	adcData
 673 002c 00000000 		.word	adcOk
 674 0030 00000000 		.word	.LC0
 675              		.cfi_endproc
 676              	.LFE92:
 678              		.section	.text.checkUserInput,"ax",%progbits
 679              		.align	1
 680              		.global	checkUserInput
 681              		.syntax unified
 682              		.thumb
 683              		.thumb_func
 685              	checkUserInput:
 686              	.LVL37:
 687              	.LFB93:
 832:Core/Src/main.c **** // endregion
 833:Core/Src/main.c **** 
 834:Core/Src/main.c **** // Gestion des boutons
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 61


 835:Core/Src/main.c **** // region[rgba(0, 0, 255, 0.1)]
 836:Core/Src/main.c **** 
 837:Core/Src/main.c **** void checkUserInput(uint8_t userInput)
 838:Core/Src/main.c **** {
 688              		.loc 1 838 1 is_stmt 1 view -0
 689              		.cfi_startproc
 690              		@ args = 0, pretend = 0, frame = 0
 691              		@ frame_needed = 0, uses_anonymous_args = 0
 692              		.loc 1 838 1 is_stmt 0 view .LVU169
 693 0000 10B5     		push	{r4, lr}
 694              	.LCFI11:
 695              		.cfi_def_cfa_offset 8
 696              		.cfi_offset 4, -8
 697              		.cfi_offset 14, -4
 839:Core/Src/main.c ****   if (userInput == buttonOrderDefuse[buttonCurrentIndex])
 698              		.loc 1 839 3 is_stmt 1 view .LVU170
 699              		.loc 1 839 37 is_stmt 0 view .LVU171
 700 0002 0F4B     		ldr	r3, .L46
 701 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 702 0006 0F4A     		ldr	r2, .L46+4
 703 0008 D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 704              		.loc 1 839 6 view .LVU172
 705 000a 8242     		cmp	r2, r0
 706 000c 08D0     		beq	.L45
 840:Core/Src/main.c ****   {
 841:Core/Src/main.c ****     buttonCurrentIndex++;
 842:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_SET);
 843:Core/Src/main.c **** 
 844:Core/Src/main.c ****     if (buttonCurrentIndex == 4)
 845:Core/Src/main.c ****     {
 846:Core/Src/main.c ****       buttonOk = true;
 847:Core/Src/main.c ****     }
 848:Core/Src/main.c ****   }
 849:Core/Src/main.c ****   else
 850:Core/Src/main.c ****   {
 851:Core/Src/main.c ****     buttonCurrentIndex = 0;
 707              		.loc 1 851 5 is_stmt 1 view .LVU173
 708              		.loc 1 851 24 is_stmt 0 view .LVU174
 709 000e 0022     		movs	r2, #0
 710 0010 0B4B     		ldr	r3, .L46
 711 0012 1A70     		strb	r2, [r3]
 852:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_RESET);
 712              		.loc 1 852 5 is_stmt 1 view .LVU175
 713 0014 4FF40051 		mov	r1, #8192
 714 0018 0B48     		ldr	r0, .L46+8
 715              	.LVL38:
 716              		.loc 1 852 5 is_stmt 0 view .LVU176
 717 001a FFF7FEFF 		bl	HAL_GPIO_WritePin
 718              	.LVL39:
 719              	.L41:
 853:Core/Src/main.c ****   }
 854:Core/Src/main.c **** }
 720              		.loc 1 854 1 view .LVU177
 721 001e 10BD     		pop	{r4, pc}
 722              	.LVL40:
 723              	.L45:
 841:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_SET);
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 62


 724              		.loc 1 841 5 is_stmt 1 view .LVU178
 841:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_SET);
 725              		.loc 1 841 23 is_stmt 0 view .LVU179
 726 0020 074C     		ldr	r4, .L46
 727 0022 0133     		adds	r3, r3, #1
 728 0024 2370     		strb	r3, [r4]
 842:Core/Src/main.c **** 
 729              		.loc 1 842 5 is_stmt 1 view .LVU180
 730 0026 0122     		movs	r2, #1
 731 0028 4FF40051 		mov	r1, #8192
 732 002c 0648     		ldr	r0, .L46+8
 733              	.LVL41:
 842:Core/Src/main.c **** 
 734              		.loc 1 842 5 is_stmt 0 view .LVU181
 735 002e FFF7FEFF 		bl	HAL_GPIO_WritePin
 736              	.LVL42:
 844:Core/Src/main.c ****     {
 737              		.loc 1 844 5 is_stmt 1 view .LVU182
 844:Core/Src/main.c ****     {
 738              		.loc 1 844 28 is_stmt 0 view .LVU183
 739 0032 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 844:Core/Src/main.c ****     {
 740              		.loc 1 844 8 view .LVU184
 741 0034 042B     		cmp	r3, #4
 742 0036 F2D1     		bne	.L41
 846:Core/Src/main.c ****     }
 743              		.loc 1 846 7 is_stmt 1 view .LVU185
 846:Core/Src/main.c ****     }
 744              		.loc 1 846 16 is_stmt 0 view .LVU186
 745 0038 044B     		ldr	r3, .L46+12
 746 003a 0122     		movs	r2, #1
 747 003c 1A70     		strb	r2, [r3]
 748 003e EEE7     		b	.L41
 749              	.L47:
 750              		.align	2
 751              	.L46:
 752 0040 00000000 		.word	buttonCurrentIndex
 753 0044 00000000 		.word	buttonOrderDefuse
 754 0048 00040240 		.word	1073873920
 755 004c 00000000 		.word	buttonOk
 756              		.cfi_endproc
 757              	.LFE93:
 759              		.section	.text.BCD_SendCommand,"ax",%progbits
 760              		.align	1
 761              		.global	BCD_SendCommand
 762              		.syntax unified
 763              		.thumb
 764              		.thumb_func
 766              	BCD_SendCommand:
 767              	.LVL43:
 768              	.LFB96:
 855:Core/Src/main.c **** 
 856:Core/Src/main.c **** void checkButtonOrderPlant(uint8_t pressedButton)
 857:Core/Src/main.c **** {
 858:Core/Src/main.c ****   if (pressedButton == buttonOrderPlant[buttonPlantCurrentIndex])
 859:Core/Src/main.c ****   {
 860:Core/Src/main.c ****     buttonPlantCurrentIndex++;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 63


 861:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_SET);
 862:Core/Src/main.c **** 
 863:Core/Src/main.c ****     if (buttonPlantCurrentIndex == 1)
 864:Core/Src/main.c ****     {
 865:Core/Src/main.c ****       BCD_SendCommand(0x04, 0x01);
 866:Core/Src/main.c ****     }
 867:Core/Src/main.c ****     if (buttonPlantCurrentIndex == 2)
 868:Core/Src/main.c ****     {
 869:Core/Src/main.c ****       BCD_SendCommand(0x04, 0x02);
 870:Core/Src/main.c ****       BCD_SendCommand(0x03, 0x01);
 871:Core/Src/main.c ****     }
 872:Core/Src/main.c ****     if (buttonPlantCurrentIndex == 3)
 873:Core/Src/main.c ****     {
 874:Core/Src/main.c ****       BCD_SendCommand(0x04, 0x03);
 875:Core/Src/main.c ****       BCD_SendCommand(0x03, 0x02);
 876:Core/Src/main.c ****       BCD_SendCommand(0x02, 0x01);
 877:Core/Src/main.c ****     }
 878:Core/Src/main.c **** 
 879:Core/Src/main.c ****     if (buttonPlantCurrentIndex == 4)
 880:Core/Src/main.c ****     {
 881:Core/Src/main.c ****       BCD_SendCommand(0x04, 0x04);
 882:Core/Src/main.c ****       BCD_SendCommand(0x03, 0x03);
 883:Core/Src/main.c ****       BCD_SendCommand(0x02, 0x02);
 884:Core/Src/main.c ****       BCD_SendCommand(0x01, 0x01);
 885:Core/Src/main.c ****       bombPlanted = true; // Flag indiquant que la bombe a été plantée
 886:Core/Src/main.c **** 
 887:Core/Src/main.c ****       HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_RESET);
 888:Core/Src/main.c ****       buttonPlantCurrentIndex = 0; // Réinitialiser pour la prochaine utilisation
 889:Core/Src/main.c ****     }
 890:Core/Src/main.c ****   }
 891:Core/Src/main.c ****   else
 892:Core/Src/main.c ****   {
 893:Core/Src/main.c ****     buttonPlantCurrentIndex = 0;
 894:Core/Src/main.c **** 
 895:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_RESET);
 896:Core/Src/main.c ****   }
 897:Core/Src/main.c **** }
 898:Core/Src/main.c **** 
 899:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 900:Core/Src/main.c **** {
 901:Core/Src/main.c ****   switch (GPIO_Pin)
 902:Core/Src/main.c ****   {
 903:Core/Src/main.c ****   case BTN_1_Pin:
 904:Core/Src/main.c ****     if (HAL_GetTick() > (buttonElapsed[0] + DELAY_DEBOUNCE))
 905:Core/Src/main.c ****     {
 906:Core/Src/main.c ****       printf("btn 1\r\n");
 907:Core/Src/main.c ****       buttonElapsed[0] = HAL_GetTick();
 908:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 909:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 910:Core/Src/main.c ****       {
 911:Core/Src/main.c ****         checkButtonOrderPlant(1);
 912:Core/Src/main.c ****       }
 913:Core/Src/main.c ****       else
 914:Core/Src/main.c ****       {
 915:Core/Src/main.c ****         checkUserInput(1);
 916:Core/Src/main.c ****       }
 917:Core/Src/main.c ****     }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 64


 918:Core/Src/main.c ****     break;
 919:Core/Src/main.c ****   case BTN_2_Pin:
 920:Core/Src/main.c ****     if (HAL_GetTick() > (buttonElapsed[1] + DELAY_DEBOUNCE))
 921:Core/Src/main.c ****     {
 922:Core/Src/main.c ****       printf("btn 2\r\n");
 923:Core/Src/main.c ****       buttonElapsed[1] = HAL_GetTick();
 924:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 925:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 926:Core/Src/main.c ****       {
 927:Core/Src/main.c ****         checkButtonOrderPlant(2);
 928:Core/Src/main.c ****       }
 929:Core/Src/main.c ****       else
 930:Core/Src/main.c ****       {
 931:Core/Src/main.c ****         checkUserInput(2);
 932:Core/Src/main.c ****       }
 933:Core/Src/main.c ****     }
 934:Core/Src/main.c ****     break;
 935:Core/Src/main.c ****   case BTN_3_Pin:
 936:Core/Src/main.c ****     if (HAL_GetTick() > (buttonElapsed[2] + DELAY_DEBOUNCE))
 937:Core/Src/main.c ****     {
 938:Core/Src/main.c ****       printf("btn 3\r\n");
 939:Core/Src/main.c ****       buttonElapsed[2] = HAL_GetTick();
 940:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 941:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 942:Core/Src/main.c ****       {
 943:Core/Src/main.c ****         checkButtonOrderPlant(3);
 944:Core/Src/main.c ****       }
 945:Core/Src/main.c ****       else
 946:Core/Src/main.c ****       {
 947:Core/Src/main.c ****         checkUserInput(3);
 948:Core/Src/main.c ****       }
 949:Core/Src/main.c ****     }
 950:Core/Src/main.c ****     break;
 951:Core/Src/main.c ****   case BTN_4_Pin:
 952:Core/Src/main.c ****     if (HAL_GetTick() > (buttonElapsed[3] + DELAY_DEBOUNCE))
 953:Core/Src/main.c ****     {
 954:Core/Src/main.c ****       printf("btn 4\r\n");
 955:Core/Src/main.c ****       buttonElapsed[3] = HAL_GetTick();
 956:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 957:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 958:Core/Src/main.c ****       {
 959:Core/Src/main.c ****         checkButtonOrderPlant(4);
 960:Core/Src/main.c ****       }
 961:Core/Src/main.c ****       else
 962:Core/Src/main.c ****       {
 963:Core/Src/main.c ****         checkUserInput(4);
 964:Core/Src/main.c ****       }
 965:Core/Src/main.c ****     }
 966:Core/Src/main.c ****     break;
 967:Core/Src/main.c ****   default:
 968:Core/Src/main.c ****     break;
 969:Core/Src/main.c ****   }
 970:Core/Src/main.c **** }
 971:Core/Src/main.c **** // endregion
 972:Core/Src/main.c **** 
 973:Core/Src/main.c **** // Fonction BCD
 974:Core/Src/main.c **** // region[rgba(255, 0, 0, 0.1)]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 65


 975:Core/Src/main.c **** void BCD_SendCommand(uint8_t addr, uint8_t data)
 976:Core/Src/main.c **** {
 769              		.loc 1 976 1 is_stmt 1 view -0
 770              		.cfi_startproc
 771              		@ args = 0, pretend = 0, frame = 8
 772              		@ frame_needed = 0, uses_anonymous_args = 0
 773              		.loc 1 976 1 is_stmt 0 view .LVU188
 774 0000 10B5     		push	{r4, lr}
 775              	.LCFI12:
 776              		.cfi_def_cfa_offset 8
 777              		.cfi_offset 4, -8
 778              		.cfi_offset 14, -4
 779 0002 82B0     		sub	sp, sp, #8
 780              	.LCFI13:
 781              		.cfi_def_cfa_offset 16
 977:Core/Src/main.c ****   uint8_t mot[2];
 782              		.loc 1 977 3 is_stmt 1 view .LVU189
 978:Core/Src/main.c ****   mot[0] = addr;
 783              		.loc 1 978 3 view .LVU190
 784              		.loc 1 978 10 is_stmt 0 view .LVU191
 785 0004 8DF80400 		strb	r0, [sp, #4]
 979:Core/Src/main.c ****   mot[1] = data;
 786              		.loc 1 979 3 is_stmt 1 view .LVU192
 787              		.loc 1 979 10 is_stmt 0 view .LVU193
 788 0008 8DF80510 		strb	r1, [sp, #5]
 980:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 789              		.loc 1 980 3 is_stmt 1 view .LVU194
 790 000c 0A4C     		ldr	r4, .L50
 791 000e 0022     		movs	r2, #0
 792 0010 4FF48071 		mov	r1, #256
 793              	.LVL44:
 794              		.loc 1 980 3 is_stmt 0 view .LVU195
 795 0014 2046     		mov	r0, r4
 796              	.LVL45:
 797              		.loc 1 980 3 view .LVU196
 798 0016 FFF7FEFF 		bl	HAL_GPIO_WritePin
 799              	.LVL46:
 981:Core/Src/main.c ****   HAL_SPI_Transmit(&hspi1, mot, 2, SPI_TIMEOUT);
 800              		.loc 1 981 3 is_stmt 1 view .LVU197
 801 001a 4FF47A73 		mov	r3, #1000
 802 001e 0222     		movs	r2, #2
 803 0020 01A9     		add	r1, sp, #4
 804 0022 0648     		ldr	r0, .L50+4
 805 0024 FFF7FEFF 		bl	HAL_SPI_Transmit
 806              	.LVL47:
 982:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 807              		.loc 1 982 3 view .LVU198
 808 0028 0122     		movs	r2, #1
 809 002a 4FF48071 		mov	r1, #256
 810 002e 2046     		mov	r0, r4
 811 0030 FFF7FEFF 		bl	HAL_GPIO_WritePin
 812              	.LVL48:
 983:Core/Src/main.c **** }
 813              		.loc 1 983 1 is_stmt 0 view .LVU199
 814 0034 02B0     		add	sp, sp, #8
 815              	.LCFI14:
 816              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 66


 817              		@ sp needed
 818 0036 10BD     		pop	{r4, pc}
 819              	.L51:
 820              		.align	2
 821              	.L50:
 822 0038 00000240 		.word	1073872896
 823 003c 00000000 		.word	hspi1
 824              		.cfi_endproc
 825              	.LFE96:
 827              		.section	.text.checkButtonOrderPlant,"ax",%progbits
 828              		.align	1
 829              		.global	checkButtonOrderPlant
 830              		.syntax unified
 831              		.thumb
 832              		.thumb_func
 834              	checkButtonOrderPlant:
 835              	.LVL49:
 836              	.LFB94:
 857:Core/Src/main.c ****   if (pressedButton == buttonOrderPlant[buttonPlantCurrentIndex])
 837              		.loc 1 857 1 is_stmt 1 view -0
 838              		.cfi_startproc
 839              		@ args = 0, pretend = 0, frame = 0
 840              		@ frame_needed = 0, uses_anonymous_args = 0
 857:Core/Src/main.c ****   if (pressedButton == buttonOrderPlant[buttonPlantCurrentIndex])
 841              		.loc 1 857 1 is_stmt 0 view .LVU201
 842 0000 10B5     		push	{r4, lr}
 843              	.LCFI15:
 844              		.cfi_def_cfa_offset 8
 845              		.cfi_offset 4, -8
 846              		.cfi_offset 14, -4
 858:Core/Src/main.c ****   {
 847              		.loc 1 858 3 is_stmt 1 view .LVU202
 858:Core/Src/main.c ****   {
 848              		.loc 1 858 40 is_stmt 0 view .LVU203
 849 0002 2F4B     		ldr	r3, .L63
 850 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 851 0006 2F4A     		ldr	r2, .L63+4
 852 0008 D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 858:Core/Src/main.c ****   {
 853              		.loc 1 858 6 view .LVU204
 854 000a 8242     		cmp	r2, r0
 855 000c 08D0     		beq	.L59
 893:Core/Src/main.c **** 
 856              		.loc 1 893 5 is_stmt 1 view .LVU205
 893:Core/Src/main.c **** 
 857              		.loc 1 893 29 is_stmt 0 view .LVU206
 858 000e 0022     		movs	r2, #0
 859 0010 2B4B     		ldr	r3, .L63
 860 0012 1A70     		strb	r2, [r3]
 895:Core/Src/main.c ****   }
 861              		.loc 1 895 5 is_stmt 1 view .LVU207
 862 0014 4FF40051 		mov	r1, #8192
 863 0018 2B48     		ldr	r0, .L63+8
 864              	.LVL50:
 895:Core/Src/main.c ****   }
 865              		.loc 1 895 5 is_stmt 0 view .LVU208
 866 001a FFF7FEFF 		bl	HAL_GPIO_WritePin
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 67


 867              	.LVL51:
 868              	.L52:
 897:Core/Src/main.c **** 
 869              		.loc 1 897 1 view .LVU209
 870 001e 10BD     		pop	{r4, pc}
 871              	.LVL52:
 872              	.L59:
 860:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_SET);
 873              		.loc 1 860 5 is_stmt 1 view .LVU210
 860:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_SET);
 874              		.loc 1 860 28 is_stmt 0 view .LVU211
 875 0020 274C     		ldr	r4, .L63
 876 0022 0133     		adds	r3, r3, #1
 877 0024 2370     		strb	r3, [r4]
 861:Core/Src/main.c **** 
 878              		.loc 1 861 5 is_stmt 1 view .LVU212
 879 0026 0122     		movs	r2, #1
 880 0028 4FF40051 		mov	r1, #8192
 881 002c 2648     		ldr	r0, .L63+8
 882              	.LVL53:
 861:Core/Src/main.c **** 
 883              		.loc 1 861 5 is_stmt 0 view .LVU213
 884 002e FFF7FEFF 		bl	HAL_GPIO_WritePin
 885              	.LVL54:
 863:Core/Src/main.c ****     {
 886              		.loc 1 863 5 is_stmt 1 view .LVU214
 863:Core/Src/main.c ****     {
 887              		.loc 1 863 33 is_stmt 0 view .LVU215
 888 0032 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 863:Core/Src/main.c ****     {
 889              		.loc 1 863 8 view .LVU216
 890 0034 012B     		cmp	r3, #1
 891 0036 28D0     		beq	.L60
 892              	.L54:
 867:Core/Src/main.c ****     {
 893              		.loc 1 867 5 is_stmt 1 view .LVU217
 867:Core/Src/main.c ****     {
 894              		.loc 1 867 33 is_stmt 0 view .LVU218
 895 0038 214B     		ldr	r3, .L63
 896 003a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 867:Core/Src/main.c ****     {
 897              		.loc 1 867 8 view .LVU219
 898 003c 022B     		cmp	r3, #2
 899 003e 29D0     		beq	.L61
 900              	.L55:
 872:Core/Src/main.c ****     {
 901              		.loc 1 872 5 is_stmt 1 view .LVU220
 872:Core/Src/main.c ****     {
 902              		.loc 1 872 33 is_stmt 0 view .LVU221
 903 0040 1F4B     		ldr	r3, .L63
 904 0042 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 872:Core/Src/main.c ****     {
 905              		.loc 1 872 8 view .LVU222
 906 0044 032B     		cmp	r3, #3
 907 0046 2ED0     		beq	.L62
 908              	.L56:
 879:Core/Src/main.c ****     {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 68


 909              		.loc 1 879 5 is_stmt 1 view .LVU223
 879:Core/Src/main.c ****     {
 910              		.loc 1 879 33 is_stmt 0 view .LVU224
 911 0048 1D4B     		ldr	r3, .L63
 912 004a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 879:Core/Src/main.c ****     {
 913              		.loc 1 879 8 view .LVU225
 914 004c 042B     		cmp	r3, #4
 915 004e E6D1     		bne	.L52
 881:Core/Src/main.c ****       BCD_SendCommand(0x03, 0x03);
 916              		.loc 1 881 7 is_stmt 1 view .LVU226
 917 0050 0421     		movs	r1, #4
 918 0052 0846     		mov	r0, r1
 919 0054 FFF7FEFF 		bl	BCD_SendCommand
 920              	.LVL55:
 882:Core/Src/main.c ****       BCD_SendCommand(0x02, 0x02);
 921              		.loc 1 882 7 view .LVU227
 922 0058 0321     		movs	r1, #3
 923 005a 0846     		mov	r0, r1
 924 005c FFF7FEFF 		bl	BCD_SendCommand
 925              	.LVL56:
 883:Core/Src/main.c ****       BCD_SendCommand(0x01, 0x01);
 926              		.loc 1 883 7 view .LVU228
 927 0060 0221     		movs	r1, #2
 928 0062 0846     		mov	r0, r1
 929 0064 FFF7FEFF 		bl	BCD_SendCommand
 930              	.LVL57:
 884:Core/Src/main.c ****       bombPlanted = true; // Flag indiquant que la bombe a été plantée
 931              		.loc 1 884 7 view .LVU229
 932 0068 0121     		movs	r1, #1
 933 006a 0846     		mov	r0, r1
 934 006c FFF7FEFF 		bl	BCD_SendCommand
 935              	.LVL58:
 885:Core/Src/main.c **** 
 936              		.loc 1 885 7 view .LVU230
 885:Core/Src/main.c **** 
 937              		.loc 1 885 19 is_stmt 0 view .LVU231
 938 0070 164B     		ldr	r3, .L63+12
 939 0072 0122     		movs	r2, #1
 940 0074 1A70     		strb	r2, [r3]
 887:Core/Src/main.c ****       buttonPlantCurrentIndex = 0; // Réinitialiser pour la prochaine utilisation
 941              		.loc 1 887 7 is_stmt 1 view .LVU232
 942 0076 0022     		movs	r2, #0
 943 0078 4FF40051 		mov	r1, #8192
 944 007c 1248     		ldr	r0, .L63+8
 945 007e FFF7FEFF 		bl	HAL_GPIO_WritePin
 946              	.LVL59:
 888:Core/Src/main.c ****     }
 947              		.loc 1 888 7 view .LVU233
 888:Core/Src/main.c ****     }
 948              		.loc 1 888 31 is_stmt 0 view .LVU234
 949 0082 0F4B     		ldr	r3, .L63
 950 0084 0022     		movs	r2, #0
 951 0086 1A70     		strb	r2, [r3]
 952 0088 C9E7     		b	.L52
 953              	.L60:
 865:Core/Src/main.c ****     }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 69


 954              		.loc 1 865 7 is_stmt 1 view .LVU235
 955 008a 0121     		movs	r1, #1
 956 008c 0420     		movs	r0, #4
 957 008e FFF7FEFF 		bl	BCD_SendCommand
 958              	.LVL60:
 959 0092 D1E7     		b	.L54
 960              	.L61:
 869:Core/Src/main.c ****       BCD_SendCommand(0x03, 0x01);
 961              		.loc 1 869 7 view .LVU236
 962 0094 0221     		movs	r1, #2
 963 0096 0420     		movs	r0, #4
 964 0098 FFF7FEFF 		bl	BCD_SendCommand
 965              	.LVL61:
 870:Core/Src/main.c ****     }
 966              		.loc 1 870 7 view .LVU237
 967 009c 0121     		movs	r1, #1
 968 009e 0320     		movs	r0, #3
 969 00a0 FFF7FEFF 		bl	BCD_SendCommand
 970              	.LVL62:
 971 00a4 CCE7     		b	.L55
 972              	.L62:
 874:Core/Src/main.c ****       BCD_SendCommand(0x03, 0x02);
 973              		.loc 1 874 7 view .LVU238
 974 00a6 0321     		movs	r1, #3
 975 00a8 0420     		movs	r0, #4
 976 00aa FFF7FEFF 		bl	BCD_SendCommand
 977              	.LVL63:
 875:Core/Src/main.c ****       BCD_SendCommand(0x02, 0x01);
 978              		.loc 1 875 7 view .LVU239
 979 00ae 0221     		movs	r1, #2
 980 00b0 0320     		movs	r0, #3
 981 00b2 FFF7FEFF 		bl	BCD_SendCommand
 982              	.LVL64:
 876:Core/Src/main.c ****     }
 983              		.loc 1 876 7 view .LVU240
 984 00b6 0121     		movs	r1, #1
 985 00b8 0220     		movs	r0, #2
 986 00ba FFF7FEFF 		bl	BCD_SendCommand
 987              	.LVL65:
 988 00be C3E7     		b	.L56
 989              	.L64:
 990              		.align	2
 991              	.L63:
 992 00c0 00000000 		.word	buttonPlantCurrentIndex
 993 00c4 00000000 		.word	buttonOrderPlant
 994 00c8 00040240 		.word	1073873920
 995 00cc 00000000 		.word	bombPlanted
 996              		.cfi_endproc
 997              	.LFE94:
 999              		.section	.text.BCD_Init,"ax",%progbits
 1000              		.align	1
 1001              		.global	BCD_Init
 1002              		.syntax unified
 1003              		.thumb
 1004              		.thumb_func
 1006              	BCD_Init:
 1007              	.LVL66:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 70


 1008              	.LFB97:
 984:Core/Src/main.c **** 
 985:Core/Src/main.c **** void BCD_Init(uint16_t time_in_second)
 986:Core/Src/main.c **** {
 1009              		.loc 1 986 1 view -0
 1010              		.cfi_startproc
 1011              		@ args = 0, pretend = 0, frame = 0
 1012              		@ frame_needed = 0, uses_anonymous_args = 0
 1013              		.loc 1 986 1 is_stmt 0 view .LVU242
 1014 0000 70B5     		push	{r4, r5, r6, lr}
 1015              	.LCFI16:
 1016              		.cfi_def_cfa_offset 16
 1017              		.cfi_offset 4, -16
 1018              		.cfi_offset 5, -12
 1019              		.cfi_offset 6, -8
 1020              		.cfi_offset 14, -4
 1021 0002 0546     		mov	r5, r0
 987:Core/Src/main.c **** 
 988:Core/Src/main.c ****   BCD_SendCommand(0x0C, 0x01); // shutdown pour reset/economie energie
 1022              		.loc 1 988 3 is_stmt 1 view .LVU243
 1023 0004 0121     		movs	r1, #1
 1024 0006 0C20     		movs	r0, #12
 1025              	.LVL67:
 1026              		.loc 1 988 3 is_stmt 0 view .LVU244
 1027 0008 FFF7FEFF 		bl	BCD_SendCommand
 1028              	.LVL68:
 989:Core/Src/main.c ****   BCD_SendCommand(0x09, 0x0F); // decode permet utiliser tab predefinie au lieu seg/seg
 1029              		.loc 1 989 3 is_stmt 1 view .LVU245
 1030 000c 0F21     		movs	r1, #15
 1031 000e 0920     		movs	r0, #9
 1032 0010 FFF7FEFF 		bl	BCD_SendCommand
 1033              	.LVL69:
 990:Core/Src/main.c ****   BCD_SendCommand(0x0B, 0x03); // scanlimit
 1034              		.loc 1 990 3 view .LVU246
 1035 0014 0321     		movs	r1, #3
 1036 0016 0B20     		movs	r0, #11
 1037 0018 FFF7FEFF 		bl	BCD_SendCommand
 1038              	.LVL70:
 991:Core/Src/main.c ****   BCD_SendCommand(0x0A, 0x01); // intensity regle intensite
 1039              		.loc 1 991 3 view .LVU247
 1040 001c 0121     		movs	r1, #1
 1041 001e 0A20     		movs	r0, #10
 1042 0020 FFF7FEFF 		bl	BCD_SendCommand
 1043              	.LVL71:
 992:Core/Src/main.c **** 
 993:Core/Src/main.c ****   for (int i = 0; i < 3; i++)
 1044              		.loc 1 993 3 view .LVU248
 1045              	.LBB12:
 1046              		.loc 1 993 8 view .LVU249
 1047              		.loc 1 993 12 is_stmt 0 view .LVU250
 1048 0024 0024     		movs	r4, #0
 1049              		.loc 1 993 3 view .LVU251
 1050 0026 0EE0     		b	.L66
 1051              	.LVL72:
 1052              	.L67:
 994:Core/Src/main.c ****   {
 995:Core/Src/main.c ****     BCD_SendCommand(0xFF, 0xFF);
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 71


 1053              		.loc 1 995 5 is_stmt 1 view .LVU252
 1054 0028 FF21     		movs	r1, #255
 1055 002a 0846     		mov	r0, r1
 1056 002c FFF7FEFF 		bl	BCD_SendCommand
 1057              	.LVL73:
 996:Core/Src/main.c ****     HAL_Delay(50);
 1058              		.loc 1 996 5 view .LVU253
 1059 0030 3220     		movs	r0, #50
 1060 0032 FFF7FEFF 		bl	HAL_Delay
 1061              	.LVL74:
 997:Core/Src/main.c ****     BCD_SendCommand(0xFF, 0x00);
 1062              		.loc 1 997 5 view .LVU254
 1063 0036 0021     		movs	r1, #0
 1064 0038 FF20     		movs	r0, #255
 1065 003a FFF7FEFF 		bl	BCD_SendCommand
 1066              	.LVL75:
 998:Core/Src/main.c ****     HAL_Delay(50);
 1067              		.loc 1 998 5 view .LVU255
 1068 003e 3220     		movs	r0, #50
 1069 0040 FFF7FEFF 		bl	HAL_Delay
 1070              	.LVL76:
 993:Core/Src/main.c ****   {
 1071              		.loc 1 993 27 discriminator 3 view .LVU256
 1072 0044 0134     		adds	r4, r4, #1
 1073              	.LVL77:
 1074              	.L66:
 993:Core/Src/main.c ****   {
 1075              		.loc 1 993 21 discriminator 1 view .LVU257
 1076 0046 022C     		cmp	r4, #2
 1077 0048 EEDD     		ble	.L67
 1078              	.LBE12:
 999:Core/Src/main.c ****   }
1000:Core/Src/main.c **** 
1001:Core/Src/main.c ****   // Modif
1002:Core/Src/main.c **** 
1003:Core/Src/main.c ****   uint8_t seconds = 0;
 1079              		.loc 1 1003 3 view .LVU258
 1080              	.LVL78:
1004:Core/Src/main.c ****   uint8_t diz_seconds = 0;
 1081              		.loc 1 1004 3 view .LVU259
1005:Core/Src/main.c ****   uint8_t minutes = 0;
 1082              		.loc 1 1005 3 view .LVU260
1006:Core/Src/main.c ****   uint8_t diz_minutes = 0;
 1083              		.loc 1 1006 3 view .LVU261
1007:Core/Src/main.c **** 
1008:Core/Src/main.c ****   minutes = time_in_second / 60;
 1084              		.loc 1 1008 3 view .LVU262
 1085              		.loc 1 1008 11 is_stmt 0 view .LVU263
 1086 004a 1B4E     		ldr	r6, .L73
 1087 004c A6FB0536 		umull	r3, r6, r6, r5
 1088 0050 7309     		lsrs	r3, r6, #5
 1089 0052 C6F34716 		ubfx	r6, r6, #5, #8
 1090              	.LVL79:
1009:Core/Src/main.c ****   seconds = time_in_second % 60;
 1091              		.loc 1 1009 3 is_stmt 1 view .LVU264
 1092              		.loc 1 1009 11 is_stmt 0 view .LVU265
 1093 0056 C3EB0313 		rsb	r3, r3, r3, lsl #4
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 72


 1094 005a A5EB8304 		sub	r4, r5, r3, lsl #2
 1095              	.LVL80:
 1096              		.loc 1 1009 11 view .LVU266
 1097 005e E4B2     		uxtb	r4, r4
 1098              	.LVL81:
1010:Core/Src/main.c **** 
1011:Core/Src/main.c ****   if (minutes >= 10)
 1099              		.loc 1 1011 3 is_stmt 1 view .LVU267
 1100              		.loc 1 1011 6 is_stmt 0 view .LVU268
 1101 0060 092E     		cmp	r6, #9
 1102 0062 25D9     		bls	.L70
1012:Core/Src/main.c ****   {
1013:Core/Src/main.c ****     diz_minutes = minutes / 10;
 1103              		.loc 1 1013 5 is_stmt 1 view .LVU269
 1104              		.loc 1 1013 17 is_stmt 0 view .LVU270
 1105 0064 1549     		ldr	r1, .L73+4
 1106 0066 A1FB0631 		umull	r3, r1, r1, r6
 1107 006a CB08     		lsrs	r3, r1, #3
 1108 006c 1946     		mov	r1, r3
 1109              	.LVL82:
1014:Core/Src/main.c ****     minutes = minutes % 10;
 1110              		.loc 1 1014 5 is_stmt 1 view .LVU271
 1111              		.loc 1 1014 13 is_stmt 0 view .LVU272
 1112 006e 03EB8303 		add	r3, r3, r3, lsl #2
 1113              	.LVL83:
 1114              		.loc 1 1014 13 view .LVU273
 1115 0072 A6EB4303 		sub	r3, r6, r3, lsl #1
 1116 0076 DEB2     		uxtb	r6, r3
 1117              	.LVL84:
 1118              	.L68:
1015:Core/Src/main.c ****   }
1016:Core/Src/main.c ****   if (seconds >= 10)
 1119              		.loc 1 1016 3 is_stmt 1 view .LVU274
 1120              		.loc 1 1016 6 is_stmt 0 view .LVU275
 1121 0078 092C     		cmp	r4, #9
 1122 007a 1BD9     		bls	.L71
1017:Core/Src/main.c ****   {
1018:Core/Src/main.c ****     diz_seconds = seconds / 10;
 1123              		.loc 1 1018 5 is_stmt 1 view .LVU276
 1124              		.loc 1 1018 17 is_stmt 0 view .LVU277
 1125 007c 0F4D     		ldr	r5, .L73+4
 1126              	.LVL85:
 1127              		.loc 1 1018 17 view .LVU278
 1128 007e A5FB0435 		umull	r3, r5, r5, r4
 1129 0082 EB08     		lsrs	r3, r5, #3
 1130 0084 1D46     		mov	r5, r3
 1131              	.LVL86:
1019:Core/Src/main.c ****     seconds = seconds % 10;
 1132              		.loc 1 1019 5 is_stmt 1 view .LVU279
 1133              		.loc 1 1019 13 is_stmt 0 view .LVU280
 1134 0086 03EB8303 		add	r3, r3, r3, lsl #2
 1135              	.LVL87:
 1136              		.loc 1 1019 13 view .LVU281
 1137 008a A4EB4303 		sub	r3, r4, r3, lsl #1
 1138 008e DCB2     		uxtb	r4, r3
 1139              	.LVL88:
 1140              	.L69:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 73


1020:Core/Src/main.c ****   }
1021:Core/Src/main.c **** 
1022:Core/Src/main.c ****   BCD_SendCommand(0x01, diz_minutes);
 1141              		.loc 1 1022 3 is_stmt 1 view .LVU282
 1142 0090 0120     		movs	r0, #1
 1143 0092 FFF7FEFF 		bl	BCD_SendCommand
 1144              	.LVL89:
1023:Core/Src/main.c ****   BCD_SendCommand(0x02, minutes);
 1145              		.loc 1 1023 3 view .LVU283
 1146 0096 3146     		mov	r1, r6
 1147 0098 0220     		movs	r0, #2
 1148 009a FFF7FEFF 		bl	BCD_SendCommand
 1149              	.LVL90:
1024:Core/Src/main.c ****   BCD_SendCommand(0x03, diz_seconds);
 1150              		.loc 1 1024 3 view .LVU284
 1151 009e 2946     		mov	r1, r5
 1152 00a0 0320     		movs	r0, #3
 1153 00a2 FFF7FEFF 		bl	BCD_SendCommand
 1154              	.LVL91:
1025:Core/Src/main.c ****   BCD_SendCommand(0x04, seconds);
 1155              		.loc 1 1025 3 view .LVU285
 1156 00a6 2146     		mov	r1, r4
 1157 00a8 0420     		movs	r0, #4
 1158 00aa FFF7FEFF 		bl	BCD_SendCommand
 1159              	.LVL92:
1026:Core/Src/main.c **** }
 1160              		.loc 1 1026 1 is_stmt 0 view .LVU286
 1161 00ae 70BD     		pop	{r4, r5, r6, pc}
 1162              	.LVL93:
 1163              	.L70:
1006:Core/Src/main.c **** 
 1164              		.loc 1 1006 11 view .LVU287
 1165 00b0 0021     		movs	r1, #0
 1166 00b2 E1E7     		b	.L68
 1167              	.LVL94:
 1168              	.L71:
1004:Core/Src/main.c ****   uint8_t minutes = 0;
 1169              		.loc 1 1004 11 view .LVU288
 1170 00b4 0025     		movs	r5, #0
 1171 00b6 EBE7     		b	.L69
 1172              	.L74:
 1173              		.align	2
 1174              	.L73:
 1175 00b8 89888888 		.word	-2004318071
 1176 00bc CDCCCCCC 		.word	-858993459
 1177              		.cfi_endproc
 1178              	.LFE97:
 1180              		.section	.text.BCD_updateClock,"ax",%progbits
 1181              		.align	1
 1182              		.global	BCD_updateClock
 1183              		.syntax unified
 1184              		.thumb
 1185              		.thumb_func
 1187              	BCD_updateClock:
 1188              	.LVL95:
 1189              	.LFB98:
1027:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 74


1028:Core/Src/main.c **** int BCD_updateClock(uint16_t time_in_second)
1029:Core/Src/main.c **** {
 1190              		.loc 1 1029 1 is_stmt 1 view -0
 1191              		.cfi_startproc
 1192              		@ args = 0, pretend = 0, frame = 0
 1193              		@ frame_needed = 0, uses_anonymous_args = 0
1030:Core/Src/main.c **** 
1031:Core/Src/main.c ****   if (time_in_second == 0)
 1194              		.loc 1 1031 3 view .LVU290
 1195              		.loc 1 1031 6 is_stmt 0 view .LVU291
 1196 0000 0028     		cmp	r0, #0
 1197 0002 3AD0     		beq	.L79
1029:Core/Src/main.c **** 
 1198              		.loc 1 1029 1 view .LVU292
 1199 0004 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1200              	.LCFI17:
 1201              		.cfi_def_cfa_offset 24
 1202              		.cfi_offset 3, -24
 1203              		.cfi_offset 4, -20
 1204              		.cfi_offset 5, -16
 1205              		.cfi_offset 6, -12
 1206              		.cfi_offset 7, -8
 1207              		.cfi_offset 14, -4
1032:Core/Src/main.c ****   {
1033:Core/Src/main.c ****     return 0;
1034:Core/Src/main.c ****   }
1035:Core/Src/main.c **** 
1036:Core/Src/main.c ****   time_in_second--;
 1208              		.loc 1 1036 3 is_stmt 1 view .LVU293
 1209              		.loc 1 1036 17 is_stmt 0 view .LVU294
 1210 0006 441E     		subs	r4, r0, #1
 1211 0008 A4B2     		uxth	r4, r4
 1212              	.LVL96:
1037:Core/Src/main.c **** 
1038:Core/Src/main.c ****   uint8_t seconds = 0;
 1213              		.loc 1 1038 3 is_stmt 1 view .LVU295
1039:Core/Src/main.c ****   uint8_t diz_seconds = 0;
 1214              		.loc 1 1039 3 view .LVU296
1040:Core/Src/main.c ****   uint8_t minutes = 0;
 1215              		.loc 1 1040 3 view .LVU297
1041:Core/Src/main.c ****   uint8_t diz_minutes = 0;
 1216              		.loc 1 1041 3 view .LVU298
1042:Core/Src/main.c **** 
1043:Core/Src/main.c ****   minutes = time_in_second / 60;
 1217              		.loc 1 1043 3 view .LVU299
 1218              		.loc 1 1043 11 is_stmt 0 view .LVU300
 1219 000a 1D4E     		ldr	r6, .L86
 1220 000c A6FB0436 		umull	r3, r6, r6, r4
 1221 0010 7509     		lsrs	r5, r6, #5
 1222 0012 C6F34716 		ubfx	r6, r6, #5, #8
 1223              	.LVL97:
1044:Core/Src/main.c ****   seconds = time_in_second % 60;
 1224              		.loc 1 1044 3 is_stmt 1 view .LVU301
 1225              		.loc 1 1044 11 is_stmt 0 view .LVU302
 1226 0016 C5EB0515 		rsb	r5, r5, r5, lsl #4
 1227 001a A4EB8505 		sub	r5, r4, r5, lsl #2
 1228 001e EDB2     		uxtb	r5, r5
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 75


 1229              	.LVL98:
1045:Core/Src/main.c **** 
1046:Core/Src/main.c ****   if (seconds >= 10)
 1230              		.loc 1 1046 3 is_stmt 1 view .LVU303
 1231              		.loc 1 1046 6 is_stmt 0 view .LVU304
 1232 0020 092D     		cmp	r5, #9
 1233 0022 0AD9     		bls	.L80
1047:Core/Src/main.c ****   {
1048:Core/Src/main.c ****     diz_seconds = seconds / 10;
 1234              		.loc 1 1048 5 is_stmt 1 view .LVU305
 1235              		.loc 1 1048 17 is_stmt 0 view .LVU306
 1236 0024 174F     		ldr	r7, .L86+4
 1237 0026 A7FB0537 		umull	r3, r7, r7, r5
 1238 002a FB08     		lsrs	r3, r7, #3
 1239 002c 1F46     		mov	r7, r3
 1240              	.LVL99:
1049:Core/Src/main.c ****     seconds = seconds % 10;
 1241              		.loc 1 1049 5 is_stmt 1 view .LVU307
 1242              		.loc 1 1049 13 is_stmt 0 view .LVU308
 1243 002e 03EB8303 		add	r3, r3, r3, lsl #2
 1244              	.LVL100:
 1245              		.loc 1 1049 13 view .LVU309
 1246 0032 A5EB4303 		sub	r3, r5, r3, lsl #1
 1247 0036 DDB2     		uxtb	r5, r3
 1248              	.LVL101:
 1249              		.loc 1 1049 13 view .LVU310
 1250 0038 00E0     		b	.L77
 1251              	.LVL102:
 1252              	.L80:
1039:Core/Src/main.c ****   uint8_t minutes = 0;
 1253              		.loc 1 1039 11 view .LVU311
 1254 003a 0027     		movs	r7, #0
 1255              	.LVL103:
 1256              	.L77:
1050:Core/Src/main.c ****   }
1051:Core/Src/main.c ****   if (minutes >= 10)
 1257              		.loc 1 1051 3 is_stmt 1 view .LVU312
 1258              		.loc 1 1051 6 is_stmt 0 view .LVU313
 1259 003c 092E     		cmp	r6, #9
 1260 003e 0AD9     		bls	.L81
1052:Core/Src/main.c ****   {
1053:Core/Src/main.c ****     diz_minutes = minutes / 10;
 1261              		.loc 1 1053 5 is_stmt 1 view .LVU314
 1262              		.loc 1 1053 17 is_stmt 0 view .LVU315
 1263 0040 1049     		ldr	r1, .L86+4
 1264 0042 A1FB0631 		umull	r3, r1, r1, r6
 1265 0046 CB08     		lsrs	r3, r1, #3
 1266 0048 1946     		mov	r1, r3
 1267              	.LVL104:
1054:Core/Src/main.c ****     minutes = minutes % 10;
 1268              		.loc 1 1054 5 is_stmt 1 view .LVU316
 1269              		.loc 1 1054 13 is_stmt 0 view .LVU317
 1270 004a 03EB8303 		add	r3, r3, r3, lsl #2
 1271              	.LVL105:
 1272              		.loc 1 1054 13 view .LVU318
 1273 004e A6EB4303 		sub	r3, r6, r3, lsl #1
 1274 0052 DEB2     		uxtb	r6, r3
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 76


 1275              	.LVL106:
 1276              		.loc 1 1054 13 view .LVU319
 1277 0054 00E0     		b	.L78
 1278              	.LVL107:
 1279              	.L81:
1041:Core/Src/main.c **** 
 1280              		.loc 1 1041 11 view .LVU320
 1281 0056 0021     		movs	r1, #0
 1282              	.LVL108:
 1283              	.L78:
1055:Core/Src/main.c ****   }
1056:Core/Src/main.c **** 
1057:Core/Src/main.c ****   BCD_SendCommand(0x01, diz_minutes);
 1284              		.loc 1 1057 3 is_stmt 1 view .LVU321
 1285 0058 0120     		movs	r0, #1
 1286 005a FFF7FEFF 		bl	BCD_SendCommand
 1287              	.LVL109:
1058:Core/Src/main.c ****   BCD_SendCommand(0x02, minutes);
 1288              		.loc 1 1058 3 view .LVU322
 1289 005e 3146     		mov	r1, r6
 1290 0060 0220     		movs	r0, #2
 1291 0062 FFF7FEFF 		bl	BCD_SendCommand
 1292              	.LVL110:
1059:Core/Src/main.c ****   BCD_SendCommand(0x03, diz_seconds);
 1293              		.loc 1 1059 3 view .LVU323
 1294 0066 3946     		mov	r1, r7
 1295 0068 0320     		movs	r0, #3
 1296 006a FFF7FEFF 		bl	BCD_SendCommand
 1297              	.LVL111:
1060:Core/Src/main.c ****   BCD_SendCommand(0x04, seconds);
 1298              		.loc 1 1060 3 view .LVU324
 1299 006e 2946     		mov	r1, r5
 1300 0070 0420     		movs	r0, #4
 1301 0072 FFF7FEFF 		bl	BCD_SendCommand
 1302              	.LVL112:
1061:Core/Src/main.c **** 
1062:Core/Src/main.c ****   return time_in_second;
 1303              		.loc 1 1062 3 view .LVU325
 1304              		.loc 1 1062 10 is_stmt 0 view .LVU326
 1305 0076 2046     		mov	r0, r4
1063:Core/Src/main.c **** }
 1306              		.loc 1 1063 1 view .LVU327
 1307 0078 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1308              	.LVL113:
 1309              	.L79:
 1310              	.LCFI18:
 1311              		.cfi_def_cfa_offset 0
 1312              		.cfi_restore 3
 1313              		.cfi_restore 4
 1314              		.cfi_restore 5
 1315              		.cfi_restore 6
 1316              		.cfi_restore 7
 1317              		.cfi_restore 14
1033:Core/Src/main.c ****   }
 1318              		.loc 1 1033 12 view .LVU328
 1319 007a 0020     		movs	r0, #0
 1320              	.LVL114:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 77


 1321              		.loc 1 1063 1 view .LVU329
 1322 007c 7047     		bx	lr
 1323              	.L87:
 1324 007e 00BF     		.align	2
 1325              	.L86:
 1326 0080 89888888 		.word	-2004318071
 1327 0084 CDCCCCCC 		.word	-858993459
 1328              		.cfi_endproc
 1329              	.LFE98:
 1331              		.section	.text.play,"ax",%progbits
 1332              		.align	1
 1333              		.global	play
 1334              		.syntax unified
 1335              		.thumb
 1336              		.thumb_func
 1338              	play:
 1339              	.LFB99:
1064:Core/Src/main.c **** // endregion
1065:Core/Src/main.c **** 
1066:Core/Src/main.c **** void play(void)
1067:Core/Src/main.c **** {
 1340              		.loc 1 1067 1 is_stmt 1 view -0
 1341              		.cfi_startproc
 1342              		@ args = 0, pretend = 0, frame = 8
 1343              		@ frame_needed = 0, uses_anonymous_args = 0
 1344 0000 00B5     		push	{lr}
 1345              	.LCFI19:
 1346              		.cfi_def_cfa_offset 4
 1347              		.cfi_offset 14, -4
 1348 0002 83B0     		sub	sp, sp, #12
 1349              	.LCFI20:
 1350              		.cfi_def_cfa_offset 16
1068:Core/Src/main.c ****   uint8_t array[4] = {0xAA, 0x02, 0x00, 0xAC};
 1351              		.loc 1 1068 3 view .LVU331
 1352              		.loc 1 1068 11 is_stmt 0 view .LVU332
 1353 0004 064B     		ldr	r3, .L90
 1354 0006 0193     		str	r3, [sp, #4]
1069:Core/Src/main.c ****   HAL_UART_Transmit(&huart4, array, sizeof(array), 1000);
 1355              		.loc 1 1069 3 is_stmt 1 view .LVU333
 1356 0008 4FF47A73 		mov	r3, #1000
 1357 000c 0422     		movs	r2, #4
 1358 000e 0DEB0201 		add	r1, sp, r2
 1359 0012 0448     		ldr	r0, .L90+4
 1360 0014 FFF7FEFF 		bl	HAL_UART_Transmit
 1361              	.LVL115:
1070:Core/Src/main.c **** }
 1362              		.loc 1 1070 1 is_stmt 0 view .LVU334
 1363 0018 03B0     		add	sp, sp, #12
 1364              	.LCFI21:
 1365              		.cfi_def_cfa_offset 4
 1366              		@ sp needed
 1367 001a 5DF804FB 		ldr	pc, [sp], #4
 1368              	.L91:
 1369 001e 00BF     		.align	2
 1370              	.L90:
 1371 0020 AA0200AC 		.word	-1409285462
 1372 0024 00000000 		.word	huart4
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 78


 1373              		.cfi_endproc
 1374              	.LFE99:
 1376              		.section	.text.play_track,"ax",%progbits
 1377              		.align	1
 1378              		.global	play_track
 1379              		.syntax unified
 1380              		.thumb
 1381              		.thumb_func
 1383              	play_track:
 1384              	.LVL116:
 1385              	.LFB100:
1071:Core/Src/main.c **** 
1072:Core/Src/main.c **** void play_track(uint8_t track_nb)
1073:Core/Src/main.c **** {
 1386              		.loc 1 1073 1 is_stmt 1 view -0
 1387              		.cfi_startproc
 1388              		@ args = 0, pretend = 0, frame = 8
 1389              		@ frame_needed = 0, uses_anonymous_args = 0
 1390              		.loc 1 1073 1 is_stmt 0 view .LVU336
 1391 0000 00B5     		push	{lr}
 1392              	.LCFI22:
 1393              		.cfi_def_cfa_offset 4
 1394              		.cfi_offset 14, -4
 1395 0002 83B0     		sub	sp, sp, #12
 1396              	.LCFI23:
 1397              		.cfi_def_cfa_offset 16
1074:Core/Src/main.c ****   uint8_t array[6] = {0xAA, 0x07, 0x02, 0x00, track_nb, 0xB3 + track_nb};
 1398              		.loc 1 1074 3 is_stmt 1 view .LVU337
 1399              		.loc 1 1074 11 is_stmt 0 view .LVU338
 1400 0004 AA23     		movs	r3, #170
 1401 0006 8DF80030 		strb	r3, [sp]
 1402 000a 0723     		movs	r3, #7
 1403 000c 8DF80130 		strb	r3, [sp, #1]
 1404 0010 0223     		movs	r3, #2
 1405 0012 8DF80230 		strb	r3, [sp, #2]
 1406 0016 0023     		movs	r3, #0
 1407 0018 8DF80330 		strb	r3, [sp, #3]
 1408 001c 8DF80400 		strb	r0, [sp, #4]
 1409              		.loc 1 1074 62 view .LVU339
 1410 0020 4D38     		subs	r0, r0, #77
 1411              	.LVL117:
 1412              		.loc 1 1074 11 view .LVU340
 1413 0022 8DF80500 		strb	r0, [sp, #5]
1075:Core/Src/main.c ****   HAL_UART_Transmit(&huart4, array, sizeof(array), 1000);
 1414              		.loc 1 1075 3 is_stmt 1 view .LVU341
 1415 0026 4FF47A73 		mov	r3, #1000
 1416 002a 0622     		movs	r2, #6
 1417 002c 6946     		mov	r1, sp
 1418 002e 0348     		ldr	r0, .L94
 1419 0030 FFF7FEFF 		bl	HAL_UART_Transmit
 1420              	.LVL118:
1076:Core/Src/main.c **** }
 1421              		.loc 1 1076 1 is_stmt 0 view .LVU342
 1422 0034 03B0     		add	sp, sp, #12
 1423              	.LCFI24:
 1424              		.cfi_def_cfa_offset 4
 1425              		@ sp needed
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 79


 1426 0036 5DF804FB 		ldr	pc, [sp], #4
 1427              	.L95:
 1428 003a 00BF     		.align	2
 1429              	.L94:
 1430 003c 00000000 		.word	huart4
 1431              		.cfi_endproc
 1432              	.LFE100:
 1434              		.section	.rodata.HAL_GPIO_EXTI_Callback.str1.4,"aMS",%progbits,1
 1435              		.align	2
 1436              	.LC1:
 1437 0000 62746E20 		.ascii	"btn 1\015\000"
 1437      310D00
 1438 0007 00       		.align	2
 1439              	.LC2:
 1440 0008 62746E20 		.ascii	"btn 2\015\000"
 1440      320D00
 1441 000f 00       		.align	2
 1442              	.LC3:
 1443 0010 62746E20 		.ascii	"btn 3\015\000"
 1443      330D00
 1444 0017 00       		.align	2
 1445              	.LC4:
 1446 0018 62746E20 		.ascii	"btn 4\015\000"
 1446      340D00
 1447              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 1448              		.align	1
 1449              		.global	HAL_GPIO_EXTI_Callback
 1450              		.syntax unified
 1451              		.thumb
 1452              		.thumb_func
 1454              	HAL_GPIO_EXTI_Callback:
 1455              	.LVL119:
 1456              	.LFB95:
 900:Core/Src/main.c ****   switch (GPIO_Pin)
 1457              		.loc 1 900 1 is_stmt 1 view -0
 1458              		.cfi_startproc
 1459              		@ args = 0, pretend = 0, frame = 0
 1460              		@ frame_needed = 0, uses_anonymous_args = 0
 900:Core/Src/main.c ****   switch (GPIO_Pin)
 1461              		.loc 1 900 1 is_stmt 0 view .LVU344
 1462 0000 08B5     		push	{r3, lr}
 1463              	.LCFI25:
 1464              		.cfi_def_cfa_offset 8
 1465              		.cfi_offset 3, -8
 1466              		.cfi_offset 14, -4
 901:Core/Src/main.c ****   {
 1467              		.loc 1 901 3 is_stmt 1 view .LVU345
 1468 0002 B0F5006F 		cmp	r0, #2048
 1469 0006 3AD0     		beq	.L97
 1470 0008 1DD8     		bhi	.L98
 1471 000a 2028     		cmp	r0, #32
 1472 000c 5DD0     		beq	.L99
 1473 000e 4028     		cmp	r0, #64
 1474 0010 3DD1     		bne	.L96
 936:Core/Src/main.c ****     {
 1475              		.loc 1 936 5 view .LVU346
 936:Core/Src/main.c ****     {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 80


 1476              		.loc 1 936 9 is_stmt 0 view .LVU347
 1477 0012 FFF7FEFF 		bl	HAL_GetTick
 1478              	.LVL120:
 936:Core/Src/main.c ****     {
 1479              		.loc 1 936 39 discriminator 1 view .LVU348
 1480 0016 3B4B     		ldr	r3, .L109
 1481 0018 9B68     		ldr	r3, [r3, #8]
 936:Core/Src/main.c ****     {
 1482              		.loc 1 936 43 discriminator 1 view .LVU349
 1483 001a 03F59673 		add	r3, r3, #300
 936:Core/Src/main.c ****     {
 1484              		.loc 1 936 8 discriminator 1 view .LVU350
 1485 001e 9842     		cmp	r0, r3
 1486 0020 35D9     		bls	.L96
 938:Core/Src/main.c ****       buttonElapsed[2] = HAL_GetTick();
 1487              		.loc 1 938 7 is_stmt 1 view .LVU351
 1488 0022 3948     		ldr	r0, .L109+4
 1489 0024 FFF7FEFF 		bl	puts
 1490              	.LVL121:
 939:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1491              		.loc 1 939 7 view .LVU352
 939:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1492              		.loc 1 939 26 is_stmt 0 view .LVU353
 1493 0028 FFF7FEFF 		bl	HAL_GetTick
 1494              	.LVL122:
 939:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1495              		.loc 1 939 24 discriminator 1 view .LVU354
 1496 002c 354B     		ldr	r3, .L109
 1497 002e 9860     		str	r0, [r3, #8]
 940:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1498              		.loc 1 940 7 is_stmt 1 view .LVU355
 1499 0030 0520     		movs	r0, #5
 1500 0032 FFF7FEFF 		bl	play_track
 1501              	.LVL123:
 941:Core/Src/main.c ****       {
 1502              		.loc 1 941 7 view .LVU356
 941:Core/Src/main.c ****       {
 1503              		.loc 1 941 16 is_stmt 0 view .LVU357
 1504 0036 354B     		ldr	r3, .L109+8
 1505 0038 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 941:Core/Src/main.c ****       {
 1506              		.loc 1 941 10 view .LVU358
 1507 003a 002B     		cmp	r3, #0
 1508 003c 41D1     		bne	.L105
 943:Core/Src/main.c ****       }
 1509              		.loc 1 943 9 is_stmt 1 view .LVU359
 1510 003e 0320     		movs	r0, #3
 1511 0040 FFF7FEFF 		bl	checkButtonOrderPlant
 1512              	.LVL124:
 1513 0044 23E0     		b	.L96
 1514              	.LVL125:
 1515              	.L98:
 901:Core/Src/main.c ****   {
 1516              		.loc 1 901 3 is_stmt 0 view .LVU360
 1517 0046 B0F5805F 		cmp	r0, #4096
 1518 004a 20D1     		bne	.L96
 920:Core/Src/main.c ****     {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 81


 1519              		.loc 1 920 5 is_stmt 1 view .LVU361
 920:Core/Src/main.c ****     {
 1520              		.loc 1 920 9 is_stmt 0 view .LVU362
 1521 004c FFF7FEFF 		bl	HAL_GetTick
 1522              	.LVL126:
 920:Core/Src/main.c ****     {
 1523              		.loc 1 920 39 discriminator 1 view .LVU363
 1524 0050 2C4B     		ldr	r3, .L109
 1525 0052 5B68     		ldr	r3, [r3, #4]
 920:Core/Src/main.c ****     {
 1526              		.loc 1 920 43 discriminator 1 view .LVU364
 1527 0054 03F59673 		add	r3, r3, #300
 920:Core/Src/main.c ****     {
 1528              		.loc 1 920 8 discriminator 1 view .LVU365
 1529 0058 9842     		cmp	r0, r3
 1530 005a 18D9     		bls	.L96
 922:Core/Src/main.c ****       buttonElapsed[1] = HAL_GetTick();
 1531              		.loc 1 922 7 is_stmt 1 view .LVU366
 1532 005c 2C48     		ldr	r0, .L109+12
 1533 005e FFF7FEFF 		bl	puts
 1534              	.LVL127:
 923:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1535              		.loc 1 923 7 view .LVU367
 923:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1536              		.loc 1 923 26 is_stmt 0 view .LVU368
 1537 0062 FFF7FEFF 		bl	HAL_GetTick
 1538              	.LVL128:
 923:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1539              		.loc 1 923 24 discriminator 1 view .LVU369
 1540 0066 274B     		ldr	r3, .L109
 1541 0068 5860     		str	r0, [r3, #4]
 924:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1542              		.loc 1 924 7 is_stmt 1 view .LVU370
 1543 006a 0520     		movs	r0, #5
 1544 006c FFF7FEFF 		bl	play_track
 1545              	.LVL129:
 925:Core/Src/main.c ****       {
 1546              		.loc 1 925 7 view .LVU371
 925:Core/Src/main.c ****       {
 1547              		.loc 1 925 16 is_stmt 0 view .LVU372
 1548 0070 264B     		ldr	r3, .L109+8
 1549 0072 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 925:Core/Src/main.c ****       {
 1550              		.loc 1 925 10 view .LVU373
 1551 0074 0BBB     		cbnz	r3, .L104
 927:Core/Src/main.c ****       }
 1552              		.loc 1 927 9 is_stmt 1 view .LVU374
 1553 0076 0220     		movs	r0, #2
 1554 0078 FFF7FEFF 		bl	checkButtonOrderPlant
 1555              	.LVL130:
 1556 007c 07E0     		b	.L96
 1557              	.LVL131:
 1558              	.L97:
 904:Core/Src/main.c ****     {
 1559              		.loc 1 904 5 view .LVU375
 904:Core/Src/main.c ****     {
 1560              		.loc 1 904 9 is_stmt 0 view .LVU376
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 82


 1561 007e FFF7FEFF 		bl	HAL_GetTick
 1562              	.LVL132:
 904:Core/Src/main.c ****     {
 1563              		.loc 1 904 39 discriminator 1 view .LVU377
 1564 0082 204B     		ldr	r3, .L109
 1565 0084 1B68     		ldr	r3, [r3]
 904:Core/Src/main.c ****     {
 1566              		.loc 1 904 43 discriminator 1 view .LVU378
 1567 0086 03F59673 		add	r3, r3, #300
 904:Core/Src/main.c ****     {
 1568              		.loc 1 904 8 discriminator 1 view .LVU379
 1569 008a 9842     		cmp	r0, r3
 1570 008c 00D8     		bhi	.L108
 1571              	.L96:
 970:Core/Src/main.c **** // endregion
 1572              		.loc 1 970 1 view .LVU380
 1573 008e 08BD     		pop	{r3, pc}
 1574              	.L108:
 906:Core/Src/main.c ****       buttonElapsed[0] = HAL_GetTick();
 1575              		.loc 1 906 7 is_stmt 1 view .LVU381
 1576 0090 2048     		ldr	r0, .L109+16
 1577 0092 FFF7FEFF 		bl	puts
 1578              	.LVL133:
 907:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1579              		.loc 1 907 7 view .LVU382
 907:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1580              		.loc 1 907 26 is_stmt 0 view .LVU383
 1581 0096 FFF7FEFF 		bl	HAL_GetTick
 1582              	.LVL134:
 907:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1583              		.loc 1 907 24 discriminator 1 view .LVU384
 1584 009a 1A4B     		ldr	r3, .L109
 1585 009c 1860     		str	r0, [r3]
 908:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1586              		.loc 1 908 7 is_stmt 1 view .LVU385
 1587 009e 0520     		movs	r0, #5
 1588 00a0 FFF7FEFF 		bl	play_track
 1589              	.LVL135:
 909:Core/Src/main.c ****       {
 1590              		.loc 1 909 7 view .LVU386
 909:Core/Src/main.c ****       {
 1591              		.loc 1 909 16 is_stmt 0 view .LVU387
 1592 00a4 194B     		ldr	r3, .L109+8
 1593 00a6 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 909:Core/Src/main.c ****       {
 1594              		.loc 1 909 10 view .LVU388
 1595 00a8 1BB9     		cbnz	r3, .L103
 911:Core/Src/main.c ****       }
 1596              		.loc 1 911 9 is_stmt 1 view .LVU389
 1597 00aa 0120     		movs	r0, #1
 1598 00ac FFF7FEFF 		bl	checkButtonOrderPlant
 1599              	.LVL136:
 1600 00b0 EDE7     		b	.L96
 1601              	.L103:
 915:Core/Src/main.c ****       }
 1602              		.loc 1 915 9 view .LVU390
 1603 00b2 0120     		movs	r0, #1
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 83


 1604 00b4 FFF7FEFF 		bl	checkUserInput
 1605              	.LVL137:
 1606 00b8 E9E7     		b	.L96
 1607              	.L104:
 931:Core/Src/main.c ****       }
 1608              		.loc 1 931 9 view .LVU391
 1609 00ba 0220     		movs	r0, #2
 1610 00bc FFF7FEFF 		bl	checkUserInput
 1611              	.LVL138:
 1612 00c0 E5E7     		b	.L96
 1613              	.L105:
 947:Core/Src/main.c ****       }
 1614              		.loc 1 947 9 view .LVU392
 1615 00c2 0320     		movs	r0, #3
 1616 00c4 FFF7FEFF 		bl	checkUserInput
 1617              	.LVL139:
 1618 00c8 E1E7     		b	.L96
 1619              	.LVL140:
 1620              	.L99:
 952:Core/Src/main.c ****     {
 1621              		.loc 1 952 5 view .LVU393
 952:Core/Src/main.c ****     {
 1622              		.loc 1 952 9 is_stmt 0 view .LVU394
 1623 00ca FFF7FEFF 		bl	HAL_GetTick
 1624              	.LVL141:
 952:Core/Src/main.c ****     {
 1625              		.loc 1 952 39 discriminator 1 view .LVU395
 1626 00ce 0D4B     		ldr	r3, .L109
 1627 00d0 DB68     		ldr	r3, [r3, #12]
 952:Core/Src/main.c ****     {
 1628              		.loc 1 952 43 discriminator 1 view .LVU396
 1629 00d2 03F59673 		add	r3, r3, #300
 952:Core/Src/main.c ****     {
 1630              		.loc 1 952 8 discriminator 1 view .LVU397
 1631 00d6 9842     		cmp	r0, r3
 1632 00d8 D9D9     		bls	.L96
 954:Core/Src/main.c ****       buttonElapsed[3] = HAL_GetTick();
 1633              		.loc 1 954 7 is_stmt 1 view .LVU398
 1634 00da 0F48     		ldr	r0, .L109+20
 1635 00dc FFF7FEFF 		bl	puts
 1636              	.LVL142:
 955:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1637              		.loc 1 955 7 view .LVU399
 955:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1638              		.loc 1 955 26 is_stmt 0 view .LVU400
 1639 00e0 FFF7FEFF 		bl	HAL_GetTick
 1640              	.LVL143:
 955:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1641              		.loc 1 955 24 discriminator 1 view .LVU401
 1642 00e4 074B     		ldr	r3, .L109
 1643 00e6 D860     		str	r0, [r3, #12]
 956:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1644              		.loc 1 956 7 is_stmt 1 view .LVU402
 1645 00e8 0520     		movs	r0, #5
 1646 00ea FFF7FEFF 		bl	play_track
 1647              	.LVL144:
 957:Core/Src/main.c ****       {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 84


 1648              		.loc 1 957 7 view .LVU403
 957:Core/Src/main.c ****       {
 1649              		.loc 1 957 16 is_stmt 0 view .LVU404
 1650 00ee 074B     		ldr	r3, .L109+8
 1651 00f0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 957:Core/Src/main.c ****       {
 1652              		.loc 1 957 10 view .LVU405
 1653 00f2 1BB9     		cbnz	r3, .L106
 959:Core/Src/main.c ****       }
 1654              		.loc 1 959 9 is_stmt 1 view .LVU406
 1655 00f4 0420     		movs	r0, #4
 1656 00f6 FFF7FEFF 		bl	checkButtonOrderPlant
 1657              	.LVL145:
 1658 00fa C8E7     		b	.L96
 1659              	.L106:
 963:Core/Src/main.c ****       }
 1660              		.loc 1 963 9 view .LVU407
 1661 00fc 0420     		movs	r0, #4
 1662 00fe FFF7FEFF 		bl	checkUserInput
 1663              	.LVL146:
 970:Core/Src/main.c **** // endregion
 1664              		.loc 1 970 1 is_stmt 0 view .LVU408
 1665 0102 C4E7     		b	.L96
 1666              	.L110:
 1667              		.align	2
 1668              	.L109:
 1669 0104 00000000 		.word	buttonElapsed
 1670 0108 10000000 		.word	.LC3
 1671 010c 00000000 		.word	etat
 1672 0110 08000000 		.word	.LC2
 1673 0114 00000000 		.word	.LC1
 1674 0118 18000000 		.word	.LC4
 1675              		.cfi_endproc
 1676              	.LFE95:
 1678              		.section	.text.secondToClockDisplay,"ax",%progbits
 1679              		.align	1
 1680              		.global	secondToClockDisplay
 1681              		.syntax unified
 1682              		.thumb
 1683              		.thumb_func
 1685              	secondToClockDisplay:
 1686              	.LVL147:
 1687              	.LFB101:
1077:Core/Src/main.c **** 
1078:Core/Src/main.c **** // Gestion du temps
1079:Core/Src/main.c **** //  region[rgba(180, 100, 0, 0.1)]
1080:Core/Src/main.c **** void secondToClockDisplay(uint16_t time_in_second)
1081:Core/Src/main.c **** {
 1688              		.loc 1 1081 1 is_stmt 1 view -0
 1689              		.cfi_startproc
 1690              		@ args = 0, pretend = 0, frame = 0
 1691              		@ frame_needed = 0, uses_anonymous_args = 0
 1692              		@ link register save eliminated.
1082:Core/Src/main.c **** }
 1693              		.loc 1 1082 1 view .LVU410
 1694 0000 7047     		bx	lr
 1695              		.cfi_endproc
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 85


 1696              	.LFE101:
 1698              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 1699              		.align	1
 1700              		.global	HAL_TIM_PeriodElapsedCallback
 1701              		.syntax unified
 1702              		.thumb
 1703              		.thumb_func
 1705              	HAL_TIM_PeriodElapsedCallback:
 1706              	.LVL148:
 1707              	.LFB102:
1083:Core/Src/main.c **** 
1084:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
1085:Core/Src/main.c **** {
 1708              		.loc 1 1085 1 view -0
 1709              		.cfi_startproc
 1710              		@ args = 0, pretend = 0, frame = 0
 1711              		@ frame_needed = 0, uses_anonymous_args = 0
 1712              		.loc 1 1085 1 is_stmt 0 view .LVU412
 1713 0000 38B5     		push	{r3, r4, r5, lr}
 1714              	.LCFI26:
 1715              		.cfi_def_cfa_offset 16
 1716              		.cfi_offset 3, -16
 1717              		.cfi_offset 4, -12
 1718              		.cfi_offset 5, -8
 1719              		.cfi_offset 14, -4
 1720 0002 0446     		mov	r4, r0
1086:Core/Src/main.c ****   if (htim->Instance == TIM2)
 1721              		.loc 1 1086 3 is_stmt 1 view .LVU413
 1722              		.loc 1 1086 11 is_stmt 0 view .LVU414
 1723 0004 0368     		ldr	r3, [r0]
 1724              		.loc 1 1086 6 view .LVU415
 1725 0006 B3F1804F 		cmp	r3, #1073741824
 1726 000a 04D0     		beq	.L116
 1727              	.LVL149:
 1728              	.L113:
1087:Core/Src/main.c ****   { // Timer de 5ms
1088:Core/Src/main.c ****     HAL_ADC_Start_DMA(&hadc, (uint32_t *)adcData, 2);
1089:Core/Src/main.c ****     // printf("la data est : [%03x;%03x]\r\n",(unsigned int) adcData[1],(unsigned int)adcData[0]);
1090:Core/Src/main.c **** 
1091:Core/Src/main.c ****     ledUpdate(adcData[0], &htim9, TIM_CHANNEL_2);
1092:Core/Src/main.c ****     ledUpdate(adcData[1], &htim11, TIM_CHANNEL_1);
1093:Core/Src/main.c **** 
1094:Core/Src/main.c ****     randomGLC();
1095:Core/Src/main.c ****     flag_bipbip++;
1096:Core/Src/main.c ****   }
1097:Core/Src/main.c **** 
1098:Core/Src/main.c ****   if (htim->Instance == TIM10)
 1729              		.loc 1 1098 3 is_stmt 1 view .LVU416
 1730              		.loc 1 1098 11 is_stmt 0 view .LVU417
 1731 000c 2268     		ldr	r2, [r4]
 1732              		.loc 1 1098 6 view .LVU418
 1733 000e 104B     		ldr	r3, .L118
 1734 0010 9A42     		cmp	r2, r3
 1735 0012 17D0     		beq	.L117
 1736              	.LVL150:
 1737              	.L112:
1099:Core/Src/main.c ****   { // Timer d'1s
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 86


1100:Core/Src/main.c ****     time_in_second = BCD_updateClock(time_in_second);
1101:Core/Src/main.c ****   }
1102:Core/Src/main.c **** 
1103:Core/Src/main.c ****   if (htim->Instance == TIM3)
1104:Core/Src/main.c ****   {
1105:Core/Src/main.c ****   }
1106:Core/Src/main.c **** }
 1738              		.loc 1 1106 1 view .LVU419
 1739 0014 38BD     		pop	{r3, r4, r5, pc}
 1740              	.LVL151:
 1741              	.L116:
1088:Core/Src/main.c ****     // printf("la data est : [%03x;%03x]\r\n",(unsigned int) adcData[1],(unsigned int)adcData[0]);
 1742              		.loc 1 1088 5 is_stmt 1 view .LVU420
 1743 0016 0F4D     		ldr	r5, .L118+4
 1744 0018 0222     		movs	r2, #2
 1745 001a 2946     		mov	r1, r5
 1746 001c 0E48     		ldr	r0, .L118+8
 1747              	.LVL152:
1088:Core/Src/main.c ****     // printf("la data est : [%03x;%03x]\r\n",(unsigned int) adcData[1],(unsigned int)adcData[0]);
 1748              		.loc 1 1088 5 is_stmt 0 view .LVU421
 1749 001e FFF7FEFF 		bl	HAL_ADC_Start_DMA
 1750              	.LVL153:
1091:Core/Src/main.c ****     ledUpdate(adcData[1], &htim11, TIM_CHANNEL_1);
 1751              		.loc 1 1091 5 is_stmt 1 view .LVU422
 1752 0022 0422     		movs	r2, #4
 1753 0024 0D49     		ldr	r1, .L118+12
 1754 0026 2888     		ldrh	r0, [r5]
 1755 0028 FFF7FEFF 		bl	ledUpdate
 1756              	.LVL154:
1092:Core/Src/main.c **** 
 1757              		.loc 1 1092 5 view .LVU423
 1758 002c 0022     		movs	r2, #0
 1759 002e 0C49     		ldr	r1, .L118+16
 1760 0030 6888     		ldrh	r0, [r5, #2]
 1761 0032 FFF7FEFF 		bl	ledUpdate
 1762              	.LVL155:
1094:Core/Src/main.c ****     flag_bipbip++;
 1763              		.loc 1 1094 5 view .LVU424
 1764 0036 FFF7FEFF 		bl	randomGLC
 1765              	.LVL156:
1095:Core/Src/main.c ****   }
 1766              		.loc 1 1095 5 view .LVU425
1095:Core/Src/main.c ****   }
 1767              		.loc 1 1095 16 is_stmt 0 view .LVU426
 1768 003a 0A4A     		ldr	r2, .L118+20
 1769 003c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1770 003e 0133     		adds	r3, r3, #1
 1771 0040 1370     		strb	r3, [r2]
 1772 0042 E3E7     		b	.L113
 1773              	.L117:
1100:Core/Src/main.c ****   }
 1774              		.loc 1 1100 5 is_stmt 1 view .LVU427
1100:Core/Src/main.c ****   }
 1775              		.loc 1 1100 22 is_stmt 0 view .LVU428
 1776 0044 084C     		ldr	r4, .L118+24
 1777              	.LVL157:
1100:Core/Src/main.c ****   }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 87


 1778              		.loc 1 1100 22 view .LVU429
 1779 0046 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 1780 0048 FFF7FEFF 		bl	BCD_updateClock
 1781              	.LVL158:
1100:Core/Src/main.c ****   }
 1782              		.loc 1 1100 20 discriminator 1 view .LVU430
 1783 004c 2070     		strb	r0, [r4]
1103:Core/Src/main.c ****   {
 1784              		.loc 1 1103 3 is_stmt 1 view .LVU431
1105:Core/Src/main.c **** }
 1785              		.loc 1 1105 3 view .LVU432
 1786              		.loc 1 1106 1 is_stmt 0 view .LVU433
 1787 004e E1E7     		b	.L112
 1788              	.L119:
 1789              		.align	2
 1790              	.L118:
 1791 0050 000C0140 		.word	1073810432
 1792 0054 00000000 		.word	adcData
 1793 0058 00000000 		.word	hadc
 1794 005c 00000000 		.word	htim9
 1795 0060 00000000 		.word	htim11
 1796 0064 00000000 		.word	flag_bipbip
 1797 0068 00000000 		.word	time_in_second
 1798              		.cfi_endproc
 1799              	.LFE102:
 1801              		.section	.text.Error_Handler,"ax",%progbits
 1802              		.align	1
 1803              		.global	Error_Handler
 1804              		.syntax unified
 1805              		.thumb
 1806              		.thumb_func
 1808              	Error_Handler:
 1809              	.LFB103:
1107:Core/Src/main.c **** 
1108:Core/Src/main.c **** // endregion
1109:Core/Src/main.c **** /* USER CODE END 4 */
1110:Core/Src/main.c **** 
1111:Core/Src/main.c **** /**
1112:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
1113:Core/Src/main.c ****  * @retval None
1114:Core/Src/main.c ****  */
1115:Core/Src/main.c **** void Error_Handler(void)
1116:Core/Src/main.c **** {
 1810              		.loc 1 1116 1 is_stmt 1 view -0
 1811              		.cfi_startproc
 1812              		@ Volatile: function does not return.
 1813              		@ args = 0, pretend = 0, frame = 0
 1814              		@ frame_needed = 0, uses_anonymous_args = 0
 1815              		@ link register save eliminated.
1117:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
1118:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
1119:Core/Src/main.c ****   __disable_irq();
 1816              		.loc 1 1119 3 view .LVU435
 1817              	.LBB13:
 1818              	.LBI13:
 1819              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 88


   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 89


  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 90


 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1820              		.loc 3 140 27 view .LVU436
 1821              	.LBB14:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1822              		.loc 3 142 3 view .LVU437
 1823              		.syntax unified
 1824              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1825 0000 72B6     		cpsid i
 1826              	@ 0 "" 2
 1827              		.thumb
 1828              		.syntax unified
 1829              	.L121:
 1830              	.LBE14:
 1831              	.LBE13:
1120:Core/Src/main.c ****   while (1)
 1832              		.loc 1 1120 3 view .LVU438
1121:Core/Src/main.c ****   {
1122:Core/Src/main.c ****   }
 1833              		.loc 1 1122 3 view .LVU439
1120:Core/Src/main.c ****   while (1)
 1834              		.loc 1 1120 9 view .LVU440
 1835 0002 FEE7     		b	.L121
 1836              		.cfi_endproc
 1837              	.LFE103:
 1839              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 1840              		.align	1
 1841              		.syntax unified
 1842              		.thumb
 1843              		.thumb_func
 1845              	MX_USART2_UART_Init:
 1846              	.LFB85:
 675:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 91


 1847              		.loc 1 675 1 view -0
 1848              		.cfi_startproc
 1849              		@ args = 0, pretend = 0, frame = 0
 1850              		@ frame_needed = 0, uses_anonymous_args = 0
 1851 0000 08B5     		push	{r3, lr}
 1852              	.LCFI27:
 1853              		.cfi_def_cfa_offset 8
 1854              		.cfi_offset 3, -8
 1855              		.cfi_offset 14, -4
 684:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1856              		.loc 1 684 3 view .LVU442
 684:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1857              		.loc 1 684 19 is_stmt 0 view .LVU443
 1858 0002 0A48     		ldr	r0, .L126
 1859 0004 0A4B     		ldr	r3, .L126+4
 1860 0006 0360     		str	r3, [r0]
 685:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1861              		.loc 1 685 3 is_stmt 1 view .LVU444
 685:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1862              		.loc 1 685 24 is_stmt 0 view .LVU445
 1863 0008 4FF4E133 		mov	r3, #115200
 1864 000c 4360     		str	r3, [r0, #4]
 686:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1865              		.loc 1 686 3 is_stmt 1 view .LVU446
 686:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1866              		.loc 1 686 26 is_stmt 0 view .LVU447
 1867 000e 0023     		movs	r3, #0
 1868 0010 8360     		str	r3, [r0, #8]
 687:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1869              		.loc 1 687 3 is_stmt 1 view .LVU448
 687:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1870              		.loc 1 687 24 is_stmt 0 view .LVU449
 1871 0012 C360     		str	r3, [r0, #12]
 688:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1872              		.loc 1 688 3 is_stmt 1 view .LVU450
 688:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1873              		.loc 1 688 22 is_stmt 0 view .LVU451
 1874 0014 0361     		str	r3, [r0, #16]
 689:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1875              		.loc 1 689 3 is_stmt 1 view .LVU452
 689:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1876              		.loc 1 689 20 is_stmt 0 view .LVU453
 1877 0016 0C22     		movs	r2, #12
 1878 0018 4261     		str	r2, [r0, #20]
 690:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1879              		.loc 1 690 3 is_stmt 1 view .LVU454
 690:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1880              		.loc 1 690 25 is_stmt 0 view .LVU455
 1881 001a 8361     		str	r3, [r0, #24]
 691:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1882              		.loc 1 691 3 is_stmt 1 view .LVU456
 691:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1883              		.loc 1 691 28 is_stmt 0 view .LVU457
 1884 001c C361     		str	r3, [r0, #28]
 692:Core/Src/main.c ****   {
 1885              		.loc 1 692 3 is_stmt 1 view .LVU458
 692:Core/Src/main.c ****   {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 92


 1886              		.loc 1 692 7 is_stmt 0 view .LVU459
 1887 001e FFF7FEFF 		bl	HAL_UART_Init
 1888              	.LVL159:
 692:Core/Src/main.c ****   {
 1889              		.loc 1 692 6 discriminator 1 view .LVU460
 1890 0022 00B9     		cbnz	r0, .L125
 699:Core/Src/main.c **** 
 1891              		.loc 1 699 1 view .LVU461
 1892 0024 08BD     		pop	{r3, pc}
 1893              	.L125:
 694:Core/Src/main.c ****   }
 1894              		.loc 1 694 5 is_stmt 1 view .LVU462
 1895 0026 FFF7FEFF 		bl	Error_Handler
 1896              	.LVL160:
 1897              	.L127:
 1898 002a 00BF     		.align	2
 1899              	.L126:
 1900 002c 00000000 		.word	huart2
 1901 0030 00440040 		.word	1073759232
 1902              		.cfi_endproc
 1903              	.LFE85:
 1905              		.section	.text.MX_ADC_Init,"ax",%progbits
 1906              		.align	1
 1907              		.syntax unified
 1908              		.thumb
 1909              		.thumb_func
 1911              	MX_ADC_Init:
 1912              	.LFB77:
 329:Core/Src/main.c **** 
 1913              		.loc 1 329 1 view -0
 1914              		.cfi_startproc
 1915              		@ args = 0, pretend = 0, frame = 16
 1916              		@ frame_needed = 0, uses_anonymous_args = 0
 1917 0000 00B5     		push	{lr}
 1918              	.LCFI28:
 1919              		.cfi_def_cfa_offset 4
 1920              		.cfi_offset 14, -4
 1921 0002 85B0     		sub	sp, sp, #20
 1922              	.LCFI29:
 1923              		.cfi_def_cfa_offset 24
 335:Core/Src/main.c **** 
 1924              		.loc 1 335 3 view .LVU464
 335:Core/Src/main.c **** 
 1925              		.loc 1 335 26 is_stmt 0 view .LVU465
 1926 0004 0023     		movs	r3, #0
 1927 0006 0193     		str	r3, [sp, #4]
 1928 0008 0293     		str	r3, [sp, #8]
 1929 000a 0393     		str	r3, [sp, #12]
 343:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1930              		.loc 1 343 3 is_stmt 1 view .LVU466
 343:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1931              		.loc 1 343 17 is_stmt 0 view .LVU467
 1932 000c 1B48     		ldr	r0, .L136
 1933 000e 1C4A     		ldr	r2, .L136+4
 1934 0010 0260     		str	r2, [r0]
 344:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 1935              		.loc 1 344 3 is_stmt 1 view .LVU468
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 93


 344:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 1936              		.loc 1 344 28 is_stmt 0 view .LVU469
 1937 0012 4360     		str	r3, [r0, #4]
 345:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1938              		.loc 1 345 3 is_stmt 1 view .LVU470
 345:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1939              		.loc 1 345 24 is_stmt 0 view .LVU471
 1940 0014 8360     		str	r3, [r0, #8]
 346:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1941              		.loc 1 346 3 is_stmt 1 view .LVU472
 346:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1942              		.loc 1 346 23 is_stmt 0 view .LVU473
 1943 0016 C360     		str	r3, [r0, #12]
 347:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 1944              		.loc 1 347 3 is_stmt 1 view .LVU474
 347:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 1945              		.loc 1 347 26 is_stmt 0 view .LVU475
 1946 0018 4FF48072 		mov	r2, #256
 1947 001c 0261     		str	r2, [r0, #16]
 348:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 1948              		.loc 1 348 3 is_stmt 1 view .LVU476
 348:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 1949              		.loc 1 348 26 is_stmt 0 view .LVU477
 1950 001e 4361     		str	r3, [r0, #20]
 349:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 1951              		.loc 1 349 3 is_stmt 1 view .LVU478
 349:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 1952              		.loc 1 349 30 is_stmt 0 view .LVU479
 1953 0020 8361     		str	r3, [r0, #24]
 350:Core/Src/main.c ****   hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 1954              		.loc 1 350 3 is_stmt 1 view .LVU480
 350:Core/Src/main.c ****   hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 1955              		.loc 1 350 34 is_stmt 0 view .LVU481
 1956 0022 C361     		str	r3, [r0, #28]
 351:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 1957              		.loc 1 351 3 is_stmt 1 view .LVU482
 351:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 1958              		.loc 1 351 26 is_stmt 0 view .LVU483
 1959 0024 0362     		str	r3, [r0, #32]
 352:Core/Src/main.c ****   hadc.Init.NbrOfConversion = 2;
 1960              		.loc 1 352 3 is_stmt 1 view .LVU484
 352:Core/Src/main.c ****   hadc.Init.NbrOfConversion = 2;
 1961              		.loc 1 352 32 is_stmt 0 view .LVU485
 1962 0026 80F82430 		strb	r3, [r0, #36]
 353:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 1963              		.loc 1 353 3 is_stmt 1 view .LVU486
 353:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 1964              		.loc 1 353 29 is_stmt 0 view .LVU487
 1965 002a 0222     		movs	r2, #2
 1966 002c 8262     		str	r2, [r0, #40]
 354:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1967              		.loc 1 354 3 is_stmt 1 view .LVU488
 354:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1968              		.loc 1 354 35 is_stmt 0 view .LVU489
 1969 002e 80F82C30 		strb	r3, [r0, #44]
 355:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1970              		.loc 1 355 3 is_stmt 1 view .LVU490
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 94


 355:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1971              		.loc 1 355 30 is_stmt 0 view .LVU491
 1972 0032 1022     		movs	r2, #16
 1973 0034 4263     		str	r2, [r0, #52]
 356:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = ENABLE;
 1974              		.loc 1 356 3 is_stmt 1 view .LVU492
 356:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = ENABLE;
 1975              		.loc 1 356 34 is_stmt 0 view .LVU493
 1976 0036 8363     		str	r3, [r0, #56]
 357:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 1977              		.loc 1 357 3 is_stmt 1 view .LVU494
 357:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 1978              		.loc 1 357 35 is_stmt 0 view .LVU495
 1979 0038 0123     		movs	r3, #1
 1980 003a 80F83C30 		strb	r3, [r0, #60]
 358:Core/Src/main.c ****   {
 1981              		.loc 1 358 3 is_stmt 1 view .LVU496
 358:Core/Src/main.c ****   {
 1982              		.loc 1 358 7 is_stmt 0 view .LVU497
 1983 003e FFF7FEFF 		bl	HAL_ADC_Init
 1984              	.LVL161:
 358:Core/Src/main.c ****   {
 1985              		.loc 1 358 6 discriminator 1 view .LVU498
 1986 0042 A8B9     		cbnz	r0, .L133
 365:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1987              		.loc 1 365 3 is_stmt 1 view .LVU499
 365:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1988              		.loc 1 365 19 is_stmt 0 view .LVU500
 1989 0044 0023     		movs	r3, #0
 1990 0046 0193     		str	r3, [sp, #4]
 366:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 1991              		.loc 1 366 3 is_stmt 1 view .LVU501
 366:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 1992              		.loc 1 366 16 is_stmt 0 view .LVU502
 1993 0048 0122     		movs	r2, #1
 1994 004a 0292     		str	r2, [sp, #8]
 367:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1995              		.loc 1 367 3 is_stmt 1 view .LVU503
 367:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1996              		.loc 1 367 24 is_stmt 0 view .LVU504
 1997 004c 0393     		str	r3, [sp, #12]
 368:Core/Src/main.c ****   {
 1998              		.loc 1 368 3 is_stmt 1 view .LVU505
 368:Core/Src/main.c ****   {
 1999              		.loc 1 368 7 is_stmt 0 view .LVU506
 2000 004e 01A9     		add	r1, sp, #4
 2001 0050 0A48     		ldr	r0, .L136
 2002 0052 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 2003              	.LVL162:
 368:Core/Src/main.c ****   {
 2004              		.loc 1 368 6 discriminator 1 view .LVU507
 2005 0056 68B9     		cbnz	r0, .L134
 375:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 2006              		.loc 1 375 3 is_stmt 1 view .LVU508
 375:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 2007              		.loc 1 375 19 is_stmt 0 view .LVU509
 2008 0058 0123     		movs	r3, #1
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 95


 2009 005a 0193     		str	r3, [sp, #4]
 376:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 2010              		.loc 1 376 3 is_stmt 1 view .LVU510
 376:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 2011              		.loc 1 376 16 is_stmt 0 view .LVU511
 2012 005c 0223     		movs	r3, #2
 2013 005e 0293     		str	r3, [sp, #8]
 377:Core/Src/main.c ****   {
 2014              		.loc 1 377 3 is_stmt 1 view .LVU512
 377:Core/Src/main.c ****   {
 2015              		.loc 1 377 7 is_stmt 0 view .LVU513
 2016 0060 01A9     		add	r1, sp, #4
 2017 0062 0648     		ldr	r0, .L136
 2018 0064 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 2019              	.LVL163:
 377:Core/Src/main.c ****   {
 2020              		.loc 1 377 6 discriminator 1 view .LVU514
 2021 0068 30B9     		cbnz	r0, .L135
 384:Core/Src/main.c **** 
 2022              		.loc 1 384 1 view .LVU515
 2023 006a 05B0     		add	sp, sp, #20
 2024              	.LCFI30:
 2025              		.cfi_remember_state
 2026              		.cfi_def_cfa_offset 4
 2027              		@ sp needed
 2028 006c 5DF804FB 		ldr	pc, [sp], #4
 2029              	.L133:
 2030              	.LCFI31:
 2031              		.cfi_restore_state
 360:Core/Src/main.c ****   }
 2032              		.loc 1 360 5 is_stmt 1 view .LVU516
 2033 0070 FFF7FEFF 		bl	Error_Handler
 2034              	.LVL164:
 2035              	.L134:
 370:Core/Src/main.c ****   }
 2036              		.loc 1 370 5 view .LVU517
 2037 0074 FFF7FEFF 		bl	Error_Handler
 2038              	.LVL165:
 2039              	.L135:
 379:Core/Src/main.c ****   }
 2040              		.loc 1 379 5 view .LVU518
 2041 0078 FFF7FEFF 		bl	Error_Handler
 2042              	.LVL166:
 2043              	.L137:
 2044              		.align	2
 2045              	.L136:
 2046 007c 00000000 		.word	hadc
 2047 0080 00240140 		.word	1073816576
 2048              		.cfi_endproc
 2049              	.LFE77:
 2051              		.section	.text.MX_SPI1_Init,"ax",%progbits
 2052              		.align	1
 2053              		.syntax unified
 2054              		.thumb
 2055              		.thumb_func
 2057              	MX_SPI1_Init:
 2058              	.LFB78:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 96


 392:Core/Src/main.c **** 
 2059              		.loc 1 392 1 view -0
 2060              		.cfi_startproc
 2061              		@ args = 0, pretend = 0, frame = 0
 2062              		@ frame_needed = 0, uses_anonymous_args = 0
 2063 0000 08B5     		push	{r3, lr}
 2064              	.LCFI32:
 2065              		.cfi_def_cfa_offset 8
 2066              		.cfi_offset 3, -8
 2067              		.cfi_offset 14, -4
 402:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 2068              		.loc 1 402 3 view .LVU520
 402:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 2069              		.loc 1 402 18 is_stmt 0 view .LVU521
 2070 0002 0E48     		ldr	r0, .L142
 2071 0004 0E4B     		ldr	r3, .L142+4
 2072 0006 0360     		str	r3, [r0]
 403:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 2073              		.loc 1 403 3 is_stmt 1 view .LVU522
 403:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 2074              		.loc 1 403 19 is_stmt 0 view .LVU523
 2075 0008 4FF48273 		mov	r3, #260
 2076 000c 4360     		str	r3, [r0, #4]
 404:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 2077              		.loc 1 404 3 is_stmt 1 view .LVU524
 404:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 2078              		.loc 1 404 24 is_stmt 0 view .LVU525
 2079 000e 4FF40043 		mov	r3, #32768
 2080 0012 8360     		str	r3, [r0, #8]
 405:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 2081              		.loc 1 405 3 is_stmt 1 view .LVU526
 405:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 2082              		.loc 1 405 23 is_stmt 0 view .LVU527
 2083 0014 0023     		movs	r3, #0
 2084 0016 C360     		str	r3, [r0, #12]
 406:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 2085              		.loc 1 406 3 is_stmt 1 view .LVU528
 406:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 2086              		.loc 1 406 26 is_stmt 0 view .LVU529
 2087 0018 0361     		str	r3, [r0, #16]
 407:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 2088              		.loc 1 407 3 is_stmt 1 view .LVU530
 407:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 2089              		.loc 1 407 23 is_stmt 0 view .LVU531
 2090 001a 4361     		str	r3, [r0, #20]
 408:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 2091              		.loc 1 408 3 is_stmt 1 view .LVU532
 408:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 2092              		.loc 1 408 18 is_stmt 0 view .LVU533
 2093 001c 4FF40072 		mov	r2, #512
 2094 0020 8261     		str	r2, [r0, #24]
 409:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 2095              		.loc 1 409 3 is_stmt 1 view .LVU534
 409:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 2096              		.loc 1 409 32 is_stmt 0 view .LVU535
 2097 0022 C361     		str	r3, [r0, #28]
 410:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 97


 2098              		.loc 1 410 3 is_stmt 1 view .LVU536
 410:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 2099              		.loc 1 410 23 is_stmt 0 view .LVU537
 2100 0024 0362     		str	r3, [r0, #32]
 411:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 2101              		.loc 1 411 3 is_stmt 1 view .LVU538
 411:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 2102              		.loc 1 411 21 is_stmt 0 view .LVU539
 2103 0026 4362     		str	r3, [r0, #36]
 412:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 2104              		.loc 1 412 3 is_stmt 1 view .LVU540
 412:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 2105              		.loc 1 412 29 is_stmt 0 view .LVU541
 2106 0028 8362     		str	r3, [r0, #40]
 413:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 2107              		.loc 1 413 3 is_stmt 1 view .LVU542
 413:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 2108              		.loc 1 413 28 is_stmt 0 view .LVU543
 2109 002a 0A23     		movs	r3, #10
 2110 002c C362     		str	r3, [r0, #44]
 414:Core/Src/main.c ****   {
 2111              		.loc 1 414 3 is_stmt 1 view .LVU544
 414:Core/Src/main.c ****   {
 2112              		.loc 1 414 7 is_stmt 0 view .LVU545
 2113 002e FFF7FEFF 		bl	HAL_SPI_Init
 2114              	.LVL167:
 414:Core/Src/main.c ****   {
 2115              		.loc 1 414 6 discriminator 1 view .LVU546
 2116 0032 00B9     		cbnz	r0, .L141
 421:Core/Src/main.c **** 
 2117              		.loc 1 421 1 view .LVU547
 2118 0034 08BD     		pop	{r3, pc}
 2119              	.L141:
 416:Core/Src/main.c ****   }
 2120              		.loc 1 416 5 is_stmt 1 view .LVU548
 2121 0036 FFF7FEFF 		bl	Error_Handler
 2122              	.LVL168:
 2123              	.L143:
 2124 003a 00BF     		.align	2
 2125              	.L142:
 2126 003c 00000000 		.word	hspi1
 2127 0040 00300140 		.word	1073819648
 2128              		.cfi_endproc
 2129              	.LFE78:
 2131              		.section	.text.MX_TIM10_Init,"ax",%progbits
 2132              		.align	1
 2133              		.syntax unified
 2134              		.thumb
 2135              		.thumb_func
 2137              	MX_TIM10_Init:
 2138              	.LFB82:
 565:Core/Src/main.c **** 
 2139              		.loc 1 565 1 view -0
 2140              		.cfi_startproc
 2141              		@ args = 0, pretend = 0, frame = 16
 2142              		@ frame_needed = 0, uses_anonymous_args = 0
 2143 0000 00B5     		push	{lr}
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 98


 2144              	.LCFI33:
 2145              		.cfi_def_cfa_offset 4
 2146              		.cfi_offset 14, -4
 2147 0002 85B0     		sub	sp, sp, #20
 2148              	.LCFI34:
 2149              		.cfi_def_cfa_offset 24
 571:Core/Src/main.c **** 
 2150              		.loc 1 571 3 view .LVU550
 571:Core/Src/main.c **** 
 2151              		.loc 1 571 26 is_stmt 0 view .LVU551
 2152 0004 0023     		movs	r3, #0
 2153 0006 0093     		str	r3, [sp]
 2154 0008 0193     		str	r3, [sp, #4]
 2155 000a 0293     		str	r3, [sp, #8]
 2156 000c 0393     		str	r3, [sp, #12]
 576:Core/Src/main.c ****   htim10.Init.Prescaler = 999;
 2157              		.loc 1 576 3 is_stmt 1 view .LVU552
 576:Core/Src/main.c ****   htim10.Init.Prescaler = 999;
 2158              		.loc 1 576 19 is_stmt 0 view .LVU553
 2159 000e 0F48     		ldr	r0, .L150
 2160 0010 0F4A     		ldr	r2, .L150+4
 2161 0012 0260     		str	r2, [r0]
 577:Core/Src/main.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 2162              		.loc 1 577 3 is_stmt 1 view .LVU554
 577:Core/Src/main.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 2163              		.loc 1 577 25 is_stmt 0 view .LVU555
 2164 0014 40F2E732 		movw	r2, #999
 2165 0018 4260     		str	r2, [r0, #4]
 578:Core/Src/main.c ****   htim10.Init.Period = 31999;
 2166              		.loc 1 578 3 is_stmt 1 view .LVU556
 578:Core/Src/main.c ****   htim10.Init.Period = 31999;
 2167              		.loc 1 578 27 is_stmt 0 view .LVU557
 2168 001a 8360     		str	r3, [r0, #8]
 579:Core/Src/main.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2169              		.loc 1 579 3 is_stmt 1 view .LVU558
 579:Core/Src/main.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2170              		.loc 1 579 22 is_stmt 0 view .LVU559
 2171 001c 47F6FF42 		movw	r2, #31999
 2172 0020 C260     		str	r2, [r0, #12]
 580:Core/Src/main.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2173              		.loc 1 580 3 is_stmt 1 view .LVU560
 580:Core/Src/main.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2174              		.loc 1 580 29 is_stmt 0 view .LVU561
 2175 0022 0361     		str	r3, [r0, #16]
 581:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 2176              		.loc 1 581 3 is_stmt 1 view .LVU562
 581:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 2177              		.loc 1 581 33 is_stmt 0 view .LVU563
 2178 0024 4361     		str	r3, [r0, #20]
 582:Core/Src/main.c ****   {
 2179              		.loc 1 582 3 is_stmt 1 view .LVU564
 582:Core/Src/main.c ****   {
 2180              		.loc 1 582 7 is_stmt 0 view .LVU565
 2181 0026 FFF7FEFF 		bl	HAL_TIM_Base_Init
 2182              	.LVL169:
 582:Core/Src/main.c ****   {
 2183              		.loc 1 582 6 discriminator 1 view .LVU566
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 99


 2184 002a 50B9     		cbnz	r0, .L148
 586:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 2185              		.loc 1 586 3 is_stmt 1 view .LVU567
 586:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 2186              		.loc 1 586 34 is_stmt 0 view .LVU568
 2187 002c 4FF48053 		mov	r3, #4096
 2188 0030 0093     		str	r3, [sp]
 587:Core/Src/main.c ****   {
 2189              		.loc 1 587 3 is_stmt 1 view .LVU569
 587:Core/Src/main.c ****   {
 2190              		.loc 1 587 7 is_stmt 0 view .LVU570
 2191 0032 6946     		mov	r1, sp
 2192 0034 0548     		ldr	r0, .L150
 2193 0036 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 2194              	.LVL170:
 587:Core/Src/main.c ****   {
 2195              		.loc 1 587 6 discriminator 1 view .LVU571
 2196 003a 20B9     		cbnz	r0, .L149
 594:Core/Src/main.c **** 
 2197              		.loc 1 594 1 view .LVU572
 2198 003c 05B0     		add	sp, sp, #20
 2199              	.LCFI35:
 2200              		.cfi_remember_state
 2201              		.cfi_def_cfa_offset 4
 2202              		@ sp needed
 2203 003e 5DF804FB 		ldr	pc, [sp], #4
 2204              	.L148:
 2205              	.LCFI36:
 2206              		.cfi_restore_state
 584:Core/Src/main.c ****   }
 2207              		.loc 1 584 5 is_stmt 1 view .LVU573
 2208 0042 FFF7FEFF 		bl	Error_Handler
 2209              	.LVL171:
 2210              	.L149:
 589:Core/Src/main.c ****   }
 2211              		.loc 1 589 5 view .LVU574
 2212 0046 FFF7FEFF 		bl	Error_Handler
 2213              	.LVL172:
 2214              	.L151:
 2215 004a 00BF     		.align	2
 2216              	.L150:
 2217 004c 00000000 		.word	htim10
 2218 0050 000C0140 		.word	1073810432
 2219              		.cfi_endproc
 2220              	.LFE82:
 2222              		.section	.text.MX_UART4_Init,"ax",%progbits
 2223              		.align	1
 2224              		.syntax unified
 2225              		.thumb
 2226              		.thumb_func
 2228              	MX_UART4_Init:
 2229              	.LFB84:
 643:Core/Src/main.c **** 
 2230              		.loc 1 643 1 view -0
 2231              		.cfi_startproc
 2232              		@ args = 0, pretend = 0, frame = 0
 2233              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 100


 2234 0000 08B5     		push	{r3, lr}
 2235              	.LCFI37:
 2236              		.cfi_def_cfa_offset 8
 2237              		.cfi_offset 3, -8
 2238              		.cfi_offset 14, -4
 652:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 2239              		.loc 1 652 3 view .LVU576
 652:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 2240              		.loc 1 652 19 is_stmt 0 view .LVU577
 2241 0002 0A48     		ldr	r0, .L156
 2242 0004 0A4B     		ldr	r3, .L156+4
 2243 0006 0360     		str	r3, [r0]
 653:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 2244              		.loc 1 653 3 is_stmt 1 view .LVU578
 653:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 2245              		.loc 1 653 24 is_stmt 0 view .LVU579
 2246 0008 4FF41653 		mov	r3, #9600
 2247 000c 4360     		str	r3, [r0, #4]
 654:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 2248              		.loc 1 654 3 is_stmt 1 view .LVU580
 654:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 2249              		.loc 1 654 26 is_stmt 0 view .LVU581
 2250 000e 0023     		movs	r3, #0
 2251 0010 8360     		str	r3, [r0, #8]
 655:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 2252              		.loc 1 655 3 is_stmt 1 view .LVU582
 655:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 2253              		.loc 1 655 24 is_stmt 0 view .LVU583
 2254 0012 C360     		str	r3, [r0, #12]
 656:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 2255              		.loc 1 656 3 is_stmt 1 view .LVU584
 656:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 2256              		.loc 1 656 22 is_stmt 0 view .LVU585
 2257 0014 0361     		str	r3, [r0, #16]
 657:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 2258              		.loc 1 657 3 is_stmt 1 view .LVU586
 657:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 2259              		.loc 1 657 20 is_stmt 0 view .LVU587
 2260 0016 0C22     		movs	r2, #12
 2261 0018 4261     		str	r2, [r0, #20]
 658:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 2262              		.loc 1 658 3 is_stmt 1 view .LVU588
 658:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 2263              		.loc 1 658 25 is_stmt 0 view .LVU589
 2264 001a 8361     		str	r3, [r0, #24]
 659:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 2265              		.loc 1 659 3 is_stmt 1 view .LVU590
 659:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 2266              		.loc 1 659 28 is_stmt 0 view .LVU591
 2267 001c C361     		str	r3, [r0, #28]
 660:Core/Src/main.c ****   {
 2268              		.loc 1 660 3 is_stmt 1 view .LVU592
 660:Core/Src/main.c ****   {
 2269              		.loc 1 660 7 is_stmt 0 view .LVU593
 2270 001e FFF7FEFF 		bl	HAL_UART_Init
 2271              	.LVL173:
 660:Core/Src/main.c ****   {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 101


 2272              		.loc 1 660 6 discriminator 1 view .LVU594
 2273 0022 00B9     		cbnz	r0, .L155
 667:Core/Src/main.c **** 
 2274              		.loc 1 667 1 view .LVU595
 2275 0024 08BD     		pop	{r3, pc}
 2276              	.L155:
 662:Core/Src/main.c ****   }
 2277              		.loc 1 662 5 is_stmt 1 view .LVU596
 2278 0026 FFF7FEFF 		bl	Error_Handler
 2279              	.LVL174:
 2280              	.L157:
 2281 002a 00BF     		.align	2
 2282              	.L156:
 2283 002c 00000000 		.word	huart4
 2284 0030 004C0040 		.word	1073761280
 2285              		.cfi_endproc
 2286              	.LFE84:
 2288              		.section	.text.MX_TIM2_Init,"ax",%progbits
 2289              		.align	1
 2290              		.syntax unified
 2291              		.thumb
 2292              		.thumb_func
 2294              	MX_TIM2_Init:
 2295              	.LFB79:
 429:Core/Src/main.c **** 
 2296              		.loc 1 429 1 view -0
 2297              		.cfi_startproc
 2298              		@ args = 0, pretend = 0, frame = 24
 2299              		@ frame_needed = 0, uses_anonymous_args = 0
 2300 0000 00B5     		push	{lr}
 2301              	.LCFI38:
 2302              		.cfi_def_cfa_offset 4
 2303              		.cfi_offset 14, -4
 2304 0002 87B0     		sub	sp, sp, #28
 2305              	.LCFI39:
 2306              		.cfi_def_cfa_offset 32
 435:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2307              		.loc 1 435 3 view .LVU598
 435:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2308              		.loc 1 435 26 is_stmt 0 view .LVU599
 2309 0004 0023     		movs	r3, #0
 2310 0006 0293     		str	r3, [sp, #8]
 2311 0008 0393     		str	r3, [sp, #12]
 2312 000a 0493     		str	r3, [sp, #16]
 2313 000c 0593     		str	r3, [sp, #20]
 436:Core/Src/main.c **** 
 2314              		.loc 1 436 3 is_stmt 1 view .LVU600
 436:Core/Src/main.c **** 
 2315              		.loc 1 436 27 is_stmt 0 view .LVU601
 2316 000e 0093     		str	r3, [sp]
 2317 0010 0193     		str	r3, [sp, #4]
 441:Core/Src/main.c ****   htim2.Init.Prescaler = 3199;
 2318              		.loc 1 441 3 is_stmt 1 view .LVU602
 441:Core/Src/main.c ****   htim2.Init.Prescaler = 3199;
 2319              		.loc 1 441 18 is_stmt 0 view .LVU603
 2320 0012 1448     		ldr	r0, .L166
 2321 0014 4FF08042 		mov	r2, #1073741824
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 102


 2322 0018 0260     		str	r2, [r0]
 442:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 2323              		.loc 1 442 3 is_stmt 1 view .LVU604
 442:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 2324              		.loc 1 442 24 is_stmt 0 view .LVU605
 2325 001a 40F67F42 		movw	r2, #3199
 2326 001e 4260     		str	r2, [r0, #4]
 443:Core/Src/main.c ****   htim2.Init.Period = 49;
 2327              		.loc 1 443 3 is_stmt 1 view .LVU606
 443:Core/Src/main.c ****   htim2.Init.Period = 49;
 2328              		.loc 1 443 26 is_stmt 0 view .LVU607
 2329 0020 8360     		str	r3, [r0, #8]
 444:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2330              		.loc 1 444 3 is_stmt 1 view .LVU608
 444:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2331              		.loc 1 444 21 is_stmt 0 view .LVU609
 2332 0022 3122     		movs	r2, #49
 2333 0024 C260     		str	r2, [r0, #12]
 445:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2334              		.loc 1 445 3 is_stmt 1 view .LVU610
 445:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2335              		.loc 1 445 28 is_stmt 0 view .LVU611
 2336 0026 0361     		str	r3, [r0, #16]
 446:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 2337              		.loc 1 446 3 is_stmt 1 view .LVU612
 446:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 2338              		.loc 1 446 32 is_stmt 0 view .LVU613
 2339 0028 4361     		str	r3, [r0, #20]
 447:Core/Src/main.c ****   {
 2340              		.loc 1 447 3 is_stmt 1 view .LVU614
 447:Core/Src/main.c ****   {
 2341              		.loc 1 447 7 is_stmt 0 view .LVU615
 2342 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 2343              	.LVL175:
 447:Core/Src/main.c ****   {
 2344              		.loc 1 447 6 discriminator 1 view .LVU616
 2345 002e 90B9     		cbnz	r0, .L163
 451:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 2346              		.loc 1 451 3 is_stmt 1 view .LVU617
 451:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 2347              		.loc 1 451 34 is_stmt 0 view .LVU618
 2348 0030 4FF48053 		mov	r3, #4096
 2349 0034 0293     		str	r3, [sp, #8]
 452:Core/Src/main.c ****   {
 2350              		.loc 1 452 3 is_stmt 1 view .LVU619
 452:Core/Src/main.c ****   {
 2351              		.loc 1 452 7 is_stmt 0 view .LVU620
 2352 0036 02A9     		add	r1, sp, #8
 2353 0038 0A48     		ldr	r0, .L166
 2354 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 2355              	.LVL176:
 452:Core/Src/main.c ****   {
 2356              		.loc 1 452 6 discriminator 1 view .LVU621
 2357 003e 60B9     		cbnz	r0, .L164
 456:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2358              		.loc 1 456 3 is_stmt 1 view .LVU622
 456:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 103


 2359              		.loc 1 456 37 is_stmt 0 view .LVU623
 2360 0040 0023     		movs	r3, #0
 2361 0042 0093     		str	r3, [sp]
 457:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 2362              		.loc 1 457 3 is_stmt 1 view .LVU624
 457:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 2363              		.loc 1 457 33 is_stmt 0 view .LVU625
 2364 0044 0193     		str	r3, [sp, #4]
 458:Core/Src/main.c ****   {
 2365              		.loc 1 458 3 is_stmt 1 view .LVU626
 458:Core/Src/main.c ****   {
 2366              		.loc 1 458 7 is_stmt 0 view .LVU627
 2367 0046 6946     		mov	r1, sp
 2368 0048 0648     		ldr	r0, .L166
 2369 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2370              	.LVL177:
 458:Core/Src/main.c ****   {
 2371              		.loc 1 458 6 discriminator 1 view .LVU628
 2372 004e 30B9     		cbnz	r0, .L165
 465:Core/Src/main.c **** 
 2373              		.loc 1 465 1 view .LVU629
 2374 0050 07B0     		add	sp, sp, #28
 2375              	.LCFI40:
 2376              		.cfi_remember_state
 2377              		.cfi_def_cfa_offset 4
 2378              		@ sp needed
 2379 0052 5DF804FB 		ldr	pc, [sp], #4
 2380              	.L163:
 2381              	.LCFI41:
 2382              		.cfi_restore_state
 449:Core/Src/main.c ****   }
 2383              		.loc 1 449 5 is_stmt 1 view .LVU630
 2384 0056 FFF7FEFF 		bl	Error_Handler
 2385              	.LVL178:
 2386              	.L164:
 454:Core/Src/main.c ****   }
 2387              		.loc 1 454 5 view .LVU631
 2388 005a FFF7FEFF 		bl	Error_Handler
 2389              	.LVL179:
 2390              	.L165:
 460:Core/Src/main.c ****   }
 2391              		.loc 1 460 5 view .LVU632
 2392 005e FFF7FEFF 		bl	Error_Handler
 2393              	.LVL180:
 2394              	.L167:
 2395 0062 00BF     		.align	2
 2396              	.L166:
 2397 0064 00000000 		.word	htim2
 2398              		.cfi_endproc
 2399              	.LFE79:
 2401              		.section	.text.MX_TIM9_Init,"ax",%progbits
 2402              		.align	1
 2403              		.syntax unified
 2404              		.thumb
 2405              		.thumb_func
 2407              	MX_TIM9_Init:
 2408              	.LFB81:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 104


 517:Core/Src/main.c **** 
 2409              		.loc 1 517 1 view -0
 2410              		.cfi_startproc
 2411              		@ args = 0, pretend = 0, frame = 24
 2412              		@ frame_needed = 0, uses_anonymous_args = 0
 2413 0000 00B5     		push	{lr}
 2414              	.LCFI42:
 2415              		.cfi_def_cfa_offset 4
 2416              		.cfi_offset 14, -4
 2417 0002 87B0     		sub	sp, sp, #28
 2418              	.LCFI43:
 2419              		.cfi_def_cfa_offset 32
 523:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2420              		.loc 1 523 3 view .LVU634
 523:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2421              		.loc 1 523 27 is_stmt 0 view .LVU635
 2422 0004 0023     		movs	r3, #0
 2423 0006 0493     		str	r3, [sp, #16]
 2424 0008 0593     		str	r3, [sp, #20]
 524:Core/Src/main.c **** 
 2425              		.loc 1 524 3 is_stmt 1 view .LVU636
 524:Core/Src/main.c **** 
 2426              		.loc 1 524 22 is_stmt 0 view .LVU637
 2427 000a 0093     		str	r3, [sp]
 2428 000c 0193     		str	r3, [sp, #4]
 2429 000e 0293     		str	r3, [sp, #8]
 2430 0010 0393     		str	r3, [sp, #12]
 529:Core/Src/main.c ****   htim9.Init.Prescaler = 0;
 2431              		.loc 1 529 3 is_stmt 1 view .LVU638
 529:Core/Src/main.c ****   htim9.Init.Prescaler = 0;
 2432              		.loc 1 529 18 is_stmt 0 view .LVU639
 2433 0012 1648     		ldr	r0, .L176
 2434 0014 164A     		ldr	r2, .L176+4
 2435 0016 0260     		str	r2, [r0]
 530:Core/Src/main.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 2436              		.loc 1 530 3 is_stmt 1 view .LVU640
 530:Core/Src/main.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 2437              		.loc 1 530 24 is_stmt 0 view .LVU641
 2438 0018 4360     		str	r3, [r0, #4]
 531:Core/Src/main.c ****   htim9.Init.Period = 65535;
 2439              		.loc 1 531 3 is_stmt 1 view .LVU642
 531:Core/Src/main.c ****   htim9.Init.Period = 65535;
 2440              		.loc 1 531 26 is_stmt 0 view .LVU643
 2441 001a 8360     		str	r3, [r0, #8]
 532:Core/Src/main.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2442              		.loc 1 532 3 is_stmt 1 view .LVU644
 532:Core/Src/main.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2443              		.loc 1 532 21 is_stmt 0 view .LVU645
 2444 001c 4FF6FF72 		movw	r2, #65535
 2445 0020 C260     		str	r2, [r0, #12]
 533:Core/Src/main.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2446              		.loc 1 533 3 is_stmt 1 view .LVU646
 533:Core/Src/main.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2447              		.loc 1 533 28 is_stmt 0 view .LVU647
 2448 0022 0361     		str	r3, [r0, #16]
 534:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 2449              		.loc 1 534 3 is_stmt 1 view .LVU648
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 105


 534:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 2450              		.loc 1 534 32 is_stmt 0 view .LVU649
 2451 0024 4361     		str	r3, [r0, #20]
 535:Core/Src/main.c ****   {
 2452              		.loc 1 535 3 is_stmt 1 view .LVU650
 535:Core/Src/main.c ****   {
 2453              		.loc 1 535 7 is_stmt 0 view .LVU651
 2454 0026 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 2455              	.LVL181:
 535:Core/Src/main.c ****   {
 2456              		.loc 1 535 6 discriminator 1 view .LVU652
 2457 002a C8B9     		cbnz	r0, .L173
 539:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2458              		.loc 1 539 3 is_stmt 1 view .LVU653
 539:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2459              		.loc 1 539 37 is_stmt 0 view .LVU654
 2460 002c 0023     		movs	r3, #0
 2461 002e 0493     		str	r3, [sp, #16]
 540:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 2462              		.loc 1 540 3 is_stmt 1 view .LVU655
 540:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 2463              		.loc 1 540 33 is_stmt 0 view .LVU656
 2464 0030 0593     		str	r3, [sp, #20]
 541:Core/Src/main.c ****   {
 2465              		.loc 1 541 3 is_stmt 1 view .LVU657
 541:Core/Src/main.c ****   {
 2466              		.loc 1 541 7 is_stmt 0 view .LVU658
 2467 0032 04A9     		add	r1, sp, #16
 2468 0034 0D48     		ldr	r0, .L176
 2469 0036 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2470              	.LVL182:
 541:Core/Src/main.c ****   {
 2471              		.loc 1 541 6 discriminator 1 view .LVU659
 2472 003a 98B9     		cbnz	r0, .L174
 545:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2473              		.loc 1 545 3 is_stmt 1 view .LVU660
 545:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2474              		.loc 1 545 20 is_stmt 0 view .LVU661
 2475 003c 6023     		movs	r3, #96
 2476 003e 0093     		str	r3, [sp]
 546:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2477              		.loc 1 546 3 is_stmt 1 view .LVU662
 546:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2478              		.loc 1 546 19 is_stmt 0 view .LVU663
 2479 0040 0023     		movs	r3, #0
 2480 0042 0193     		str	r3, [sp, #4]
 547:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2481              		.loc 1 547 3 is_stmt 1 view .LVU664
 547:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2482              		.loc 1 547 24 is_stmt 0 view .LVU665
 2483 0044 0293     		str	r3, [sp, #8]
 548:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 2484              		.loc 1 548 3 is_stmt 1 view .LVU666
 548:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 2485              		.loc 1 548 24 is_stmt 0 view .LVU667
 2486 0046 0393     		str	r3, [sp, #12]
 549:Core/Src/main.c ****   {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 106


 2487              		.loc 1 549 3 is_stmt 1 view .LVU668
 549:Core/Src/main.c ****   {
 2488              		.loc 1 549 7 is_stmt 0 view .LVU669
 2489 0048 0422     		movs	r2, #4
 2490 004a 6946     		mov	r1, sp
 2491 004c 0748     		ldr	r0, .L176
 2492 004e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2493              	.LVL183:
 549:Core/Src/main.c ****   {
 2494              		.loc 1 549 6 discriminator 1 view .LVU670
 2495 0052 48B9     		cbnz	r0, .L175
 556:Core/Src/main.c **** }
 2496              		.loc 1 556 3 is_stmt 1 view .LVU671
 2497 0054 0548     		ldr	r0, .L176
 2498 0056 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2499              	.LVL184:
 557:Core/Src/main.c **** 
 2500              		.loc 1 557 1 is_stmt 0 view .LVU672
 2501 005a 07B0     		add	sp, sp, #28
 2502              	.LCFI44:
 2503              		.cfi_remember_state
 2504              		.cfi_def_cfa_offset 4
 2505              		@ sp needed
 2506 005c 5DF804FB 		ldr	pc, [sp], #4
 2507              	.L173:
 2508              	.LCFI45:
 2509              		.cfi_restore_state
 537:Core/Src/main.c ****   }
 2510              		.loc 1 537 5 is_stmt 1 view .LVU673
 2511 0060 FFF7FEFF 		bl	Error_Handler
 2512              	.LVL185:
 2513              	.L174:
 543:Core/Src/main.c ****   }
 2514              		.loc 1 543 5 view .LVU674
 2515 0064 FFF7FEFF 		bl	Error_Handler
 2516              	.LVL186:
 2517              	.L175:
 551:Core/Src/main.c ****   }
 2518              		.loc 1 551 5 view .LVU675
 2519 0068 FFF7FEFF 		bl	Error_Handler
 2520              	.LVL187:
 2521              	.L177:
 2522              		.align	2
 2523              	.L176:
 2524 006c 00000000 		.word	htim9
 2525 0070 00080140 		.word	1073809408
 2526              		.cfi_endproc
 2527              	.LFE81:
 2529              		.section	.text.MX_TIM11_Init,"ax",%progbits
 2530              		.align	1
 2531              		.syntax unified
 2532              		.thumb
 2533              		.thumb_func
 2535              	MX_TIM11_Init:
 2536              	.LFB83:
 602:Core/Src/main.c **** 
 2537              		.loc 1 602 1 view -0
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 107


 2538              		.cfi_startproc
 2539              		@ args = 0, pretend = 0, frame = 16
 2540              		@ frame_needed = 0, uses_anonymous_args = 0
 2541 0000 00B5     		push	{lr}
 2542              	.LCFI46:
 2543              		.cfi_def_cfa_offset 4
 2544              		.cfi_offset 14, -4
 2545 0002 85B0     		sub	sp, sp, #20
 2546              	.LCFI47:
 2547              		.cfi_def_cfa_offset 24
 608:Core/Src/main.c **** 
 2548              		.loc 1 608 3 view .LVU677
 608:Core/Src/main.c **** 
 2549              		.loc 1 608 22 is_stmt 0 view .LVU678
 2550 0004 0023     		movs	r3, #0
 2551 0006 0093     		str	r3, [sp]
 2552 0008 0193     		str	r3, [sp, #4]
 2553 000a 0293     		str	r3, [sp, #8]
 2554 000c 0393     		str	r3, [sp, #12]
 613:Core/Src/main.c ****   htim11.Init.Prescaler = 0;
 2555              		.loc 1 613 3 is_stmt 1 view .LVU679
 613:Core/Src/main.c ****   htim11.Init.Prescaler = 0;
 2556              		.loc 1 613 19 is_stmt 0 view .LVU680
 2557 000e 1148     		ldr	r0, .L184
 2558 0010 114A     		ldr	r2, .L184+4
 2559 0012 0260     		str	r2, [r0]
 614:Core/Src/main.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 2560              		.loc 1 614 3 is_stmt 1 view .LVU681
 614:Core/Src/main.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 2561              		.loc 1 614 25 is_stmt 0 view .LVU682
 2562 0014 4360     		str	r3, [r0, #4]
 615:Core/Src/main.c ****   htim11.Init.Period = 65535;
 2563              		.loc 1 615 3 is_stmt 1 view .LVU683
 615:Core/Src/main.c ****   htim11.Init.Period = 65535;
 2564              		.loc 1 615 27 is_stmt 0 view .LVU684
 2565 0016 8360     		str	r3, [r0, #8]
 616:Core/Src/main.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2566              		.loc 1 616 3 is_stmt 1 view .LVU685
 616:Core/Src/main.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2567              		.loc 1 616 22 is_stmt 0 view .LVU686
 2568 0018 4FF6FF72 		movw	r2, #65535
 2569 001c C260     		str	r2, [r0, #12]
 617:Core/Src/main.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2570              		.loc 1 617 3 is_stmt 1 view .LVU687
 617:Core/Src/main.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2571              		.loc 1 617 29 is_stmt 0 view .LVU688
 2572 001e 0361     		str	r3, [r0, #16]
 618:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 2573              		.loc 1 618 3 is_stmt 1 view .LVU689
 618:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 2574              		.loc 1 618 33 is_stmt 0 view .LVU690
 2575 0020 4361     		str	r3, [r0, #20]
 619:Core/Src/main.c ****   {
 2576              		.loc 1 619 3 is_stmt 1 view .LVU691
 619:Core/Src/main.c ****   {
 2577              		.loc 1 619 7 is_stmt 0 view .LVU692
 2578 0022 FFF7FEFF 		bl	HAL_TIM_PWM_Init
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 108


 2579              	.LVL188:
 619:Core/Src/main.c ****   {
 2580              		.loc 1 619 6 discriminator 1 view .LVU693
 2581 0026 80B9     		cbnz	r0, .L182
 623:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2582              		.loc 1 623 3 is_stmt 1 view .LVU694
 623:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2583              		.loc 1 623 20 is_stmt 0 view .LVU695
 2584 0028 6023     		movs	r3, #96
 2585 002a 0093     		str	r3, [sp]
 624:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2586              		.loc 1 624 3 is_stmt 1 view .LVU696
 624:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2587              		.loc 1 624 19 is_stmt 0 view .LVU697
 2588 002c 0022     		movs	r2, #0
 2589 002e 0192     		str	r2, [sp, #4]
 625:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2590              		.loc 1 625 3 is_stmt 1 view .LVU698
 625:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2591              		.loc 1 625 24 is_stmt 0 view .LVU699
 2592 0030 0292     		str	r2, [sp, #8]
 626:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2593              		.loc 1 626 3 is_stmt 1 view .LVU700
 626:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2594              		.loc 1 626 24 is_stmt 0 view .LVU701
 2595 0032 0392     		str	r2, [sp, #12]
 627:Core/Src/main.c ****   {
 2596              		.loc 1 627 3 is_stmt 1 view .LVU702
 627:Core/Src/main.c ****   {
 2597              		.loc 1 627 7 is_stmt 0 view .LVU703
 2598 0034 6946     		mov	r1, sp
 2599 0036 0748     		ldr	r0, .L184
 2600 0038 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2601              	.LVL189:
 627:Core/Src/main.c ****   {
 2602              		.loc 1 627 6 discriminator 1 view .LVU704
 2603 003c 38B9     		cbnz	r0, .L183
 634:Core/Src/main.c **** }
 2604              		.loc 1 634 3 is_stmt 1 view .LVU705
 2605 003e 0548     		ldr	r0, .L184
 2606 0040 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2607              	.LVL190:
 635:Core/Src/main.c **** 
 2608              		.loc 1 635 1 is_stmt 0 view .LVU706
 2609 0044 05B0     		add	sp, sp, #20
 2610              	.LCFI48:
 2611              		.cfi_remember_state
 2612              		.cfi_def_cfa_offset 4
 2613              		@ sp needed
 2614 0046 5DF804FB 		ldr	pc, [sp], #4
 2615              	.L182:
 2616              	.LCFI49:
 2617              		.cfi_restore_state
 621:Core/Src/main.c ****   }
 2618              		.loc 1 621 5 is_stmt 1 view .LVU707
 2619 004a FFF7FEFF 		bl	Error_Handler
 2620              	.LVL191:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 109


 2621              	.L183:
 629:Core/Src/main.c ****   }
 2622              		.loc 1 629 5 view .LVU708
 2623 004e FFF7FEFF 		bl	Error_Handler
 2624              	.LVL192:
 2625              	.L185:
 2626 0052 00BF     		.align	2
 2627              	.L184:
 2628 0054 00000000 		.word	htim11
 2629 0058 00100140 		.word	1073811456
 2630              		.cfi_endproc
 2631              	.LFE83:
 2633              		.section	.text.MX_TIM3_Init,"ax",%progbits
 2634              		.align	1
 2635              		.syntax unified
 2636              		.thumb
 2637              		.thumb_func
 2639              	MX_TIM3_Init:
 2640              	.LFB80:
 473:Core/Src/main.c **** 
 2641              		.loc 1 473 1 view -0
 2642              		.cfi_startproc
 2643              		@ args = 0, pretend = 0, frame = 24
 2644              		@ frame_needed = 0, uses_anonymous_args = 0
 2645 0000 00B5     		push	{lr}
 2646              	.LCFI50:
 2647              		.cfi_def_cfa_offset 4
 2648              		.cfi_offset 14, -4
 2649 0002 87B0     		sub	sp, sp, #28
 2650              	.LCFI51:
 2651              		.cfi_def_cfa_offset 32
 479:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2652              		.loc 1 479 3 view .LVU710
 479:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2653              		.loc 1 479 26 is_stmt 0 view .LVU711
 2654 0004 0023     		movs	r3, #0
 2655 0006 0293     		str	r3, [sp, #8]
 2656 0008 0393     		str	r3, [sp, #12]
 2657 000a 0493     		str	r3, [sp, #16]
 2658 000c 0593     		str	r3, [sp, #20]
 480:Core/Src/main.c **** 
 2659              		.loc 1 480 3 is_stmt 1 view .LVU712
 480:Core/Src/main.c **** 
 2660              		.loc 1 480 27 is_stmt 0 view .LVU713
 2661 000e 0093     		str	r3, [sp]
 2662 0010 0193     		str	r3, [sp, #4]
 485:Core/Src/main.c ****   htim3.Init.Prescaler = 499;
 2663              		.loc 1 485 3 is_stmt 1 view .LVU714
 485:Core/Src/main.c ****   htim3.Init.Prescaler = 499;
 2664              		.loc 1 485 18 is_stmt 0 view .LVU715
 2665 0012 1448     		ldr	r0, .L194
 2666 0014 144A     		ldr	r2, .L194+4
 2667 0016 0260     		str	r2, [r0]
 486:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 2668              		.loc 1 486 3 is_stmt 1 view .LVU716
 486:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 2669              		.loc 1 486 24 is_stmt 0 view .LVU717
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 110


 2670 0018 40F2F312 		movw	r2, #499
 2671 001c 4260     		str	r2, [r0, #4]
 487:Core/Src/main.c ****   htim3.Init.Period = 15999;
 2672              		.loc 1 487 3 is_stmt 1 view .LVU718
 487:Core/Src/main.c ****   htim3.Init.Period = 15999;
 2673              		.loc 1 487 26 is_stmt 0 view .LVU719
 2674 001e 8360     		str	r3, [r0, #8]
 488:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2675              		.loc 1 488 3 is_stmt 1 view .LVU720
 488:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2676              		.loc 1 488 21 is_stmt 0 view .LVU721
 2677 0020 43F67F62 		movw	r2, #15999
 2678 0024 C260     		str	r2, [r0, #12]
 489:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2679              		.loc 1 489 3 is_stmt 1 view .LVU722
 489:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2680              		.loc 1 489 28 is_stmt 0 view .LVU723
 2681 0026 0361     		str	r3, [r0, #16]
 490:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 2682              		.loc 1 490 3 is_stmt 1 view .LVU724
 490:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 2683              		.loc 1 490 32 is_stmt 0 view .LVU725
 2684 0028 4361     		str	r3, [r0, #20]
 491:Core/Src/main.c ****   {
 2685              		.loc 1 491 3 is_stmt 1 view .LVU726
 491:Core/Src/main.c ****   {
 2686              		.loc 1 491 7 is_stmt 0 view .LVU727
 2687 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 2688              	.LVL193:
 491:Core/Src/main.c ****   {
 2689              		.loc 1 491 6 discriminator 1 view .LVU728
 2690 002e 90B9     		cbnz	r0, .L191
 495:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 2691              		.loc 1 495 3 is_stmt 1 view .LVU729
 495:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 2692              		.loc 1 495 34 is_stmt 0 view .LVU730
 2693 0030 4FF48053 		mov	r3, #4096
 2694 0034 0293     		str	r3, [sp, #8]
 496:Core/Src/main.c ****   {
 2695              		.loc 1 496 3 is_stmt 1 view .LVU731
 496:Core/Src/main.c ****   {
 2696              		.loc 1 496 7 is_stmt 0 view .LVU732
 2697 0036 02A9     		add	r1, sp, #8
 2698 0038 0A48     		ldr	r0, .L194
 2699 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 2700              	.LVL194:
 496:Core/Src/main.c ****   {
 2701              		.loc 1 496 6 discriminator 1 view .LVU733
 2702 003e 60B9     		cbnz	r0, .L192
 500:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2703              		.loc 1 500 3 is_stmt 1 view .LVU734
 500:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2704              		.loc 1 500 37 is_stmt 0 view .LVU735
 2705 0040 0023     		movs	r3, #0
 2706 0042 0093     		str	r3, [sp]
 501:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 2707              		.loc 1 501 3 is_stmt 1 view .LVU736
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 111


 501:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 2708              		.loc 1 501 33 is_stmt 0 view .LVU737
 2709 0044 0193     		str	r3, [sp, #4]
 502:Core/Src/main.c ****   {
 2710              		.loc 1 502 3 is_stmt 1 view .LVU738
 502:Core/Src/main.c ****   {
 2711              		.loc 1 502 7 is_stmt 0 view .LVU739
 2712 0046 6946     		mov	r1, sp
 2713 0048 0648     		ldr	r0, .L194
 2714 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2715              	.LVL195:
 502:Core/Src/main.c ****   {
 2716              		.loc 1 502 6 discriminator 1 view .LVU740
 2717 004e 30B9     		cbnz	r0, .L193
 509:Core/Src/main.c **** 
 2718              		.loc 1 509 1 view .LVU741
 2719 0050 07B0     		add	sp, sp, #28
 2720              	.LCFI52:
 2721              		.cfi_remember_state
 2722              		.cfi_def_cfa_offset 4
 2723              		@ sp needed
 2724 0052 5DF804FB 		ldr	pc, [sp], #4
 2725              	.L191:
 2726              	.LCFI53:
 2727              		.cfi_restore_state
 493:Core/Src/main.c ****   }
 2728              		.loc 1 493 5 is_stmt 1 view .LVU742
 2729 0056 FFF7FEFF 		bl	Error_Handler
 2730              	.LVL196:
 2731              	.L192:
 498:Core/Src/main.c ****   }
 2732              		.loc 1 498 5 view .LVU743
 2733 005a FFF7FEFF 		bl	Error_Handler
 2734              	.LVL197:
 2735              	.L193:
 504:Core/Src/main.c ****   }
 2736              		.loc 1 504 5 view .LVU744
 2737 005e FFF7FEFF 		bl	Error_Handler
 2738              	.LVL198:
 2739              	.L195:
 2740 0062 00BF     		.align	2
 2741              	.L194:
 2742 0064 00000000 		.word	htim3
 2743 0068 00040040 		.word	1073742848
 2744              		.cfi_endproc
 2745              	.LFE80:
 2747              		.section	.text.SystemClock_Config,"ax",%progbits
 2748              		.align	1
 2749              		.global	SystemClock_Config
 2750              		.syntax unified
 2751              		.thumb
 2752              		.thumb_func
 2754              	SystemClock_Config:
 2755              	.LFB76:
 286:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 2756              		.loc 1 286 1 view -0
 2757              		.cfi_startproc
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 112


 2758              		@ args = 0, pretend = 0, frame = 72
 2759              		@ frame_needed = 0, uses_anonymous_args = 0
 2760 0000 00B5     		push	{lr}
 2761              	.LCFI54:
 2762              		.cfi_def_cfa_offset 4
 2763              		.cfi_offset 14, -4
 2764 0002 93B0     		sub	sp, sp, #76
 2765              	.LCFI55:
 2766              		.cfi_def_cfa_offset 80
 287:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2767              		.loc 1 287 3 view .LVU746
 287:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2768              		.loc 1 287 22 is_stmt 0 view .LVU747
 2769 0004 3422     		movs	r2, #52
 2770 0006 0021     		movs	r1, #0
 2771 0008 05A8     		add	r0, sp, #20
 2772 000a FFF7FEFF 		bl	memset
 2773              	.LVL199:
 288:Core/Src/main.c **** 
 2774              		.loc 1 288 3 is_stmt 1 view .LVU748
 288:Core/Src/main.c **** 
 2775              		.loc 1 288 22 is_stmt 0 view .LVU749
 2776 000e 0023     		movs	r3, #0
 2777 0010 0093     		str	r3, [sp]
 2778 0012 0193     		str	r3, [sp, #4]
 2779 0014 0293     		str	r3, [sp, #8]
 2780 0016 0393     		str	r3, [sp, #12]
 2781 0018 0493     		str	r3, [sp, #16]
 292:Core/Src/main.c **** 
 2782              		.loc 1 292 3 is_stmt 1 view .LVU750
 2783 001a 1649     		ldr	r1, .L202
 2784 001c 0A68     		ldr	r2, [r1]
 2785 001e 22F4C052 		bic	r2, r2, #6144
 2786 0022 42F40062 		orr	r2, r2, #2048
 2787 0026 0A60     		str	r2, [r1]
 297:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 2788              		.loc 1 297 3 view .LVU751
 297:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 2789              		.loc 1 297 36 is_stmt 0 view .LVU752
 2790 0028 0222     		movs	r2, #2
 2791 002a 0592     		str	r2, [sp, #20]
 298:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 2792              		.loc 1 298 3 is_stmt 1 view .LVU753
 298:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 2793              		.loc 1 298 30 is_stmt 0 view .LVU754
 2794 002c 0121     		movs	r1, #1
 2795 002e 0891     		str	r1, [sp, #32]
 299:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2796              		.loc 1 299 3 is_stmt 1 view .LVU755
 299:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2797              		.loc 1 299 41 is_stmt 0 view .LVU756
 2798 0030 1021     		movs	r1, #16
 2799 0032 0991     		str	r1, [sp, #36]
 300:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 2800              		.loc 1 300 3 is_stmt 1 view .LVU757
 300:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 2801              		.loc 1 300 34 is_stmt 0 view .LVU758
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 113


 2802 0034 0E92     		str	r2, [sp, #56]
 301:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 2803              		.loc 1 301 3 is_stmt 1 view .LVU759
 301:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 2804              		.loc 1 301 35 is_stmt 0 view .LVU760
 2805 0036 0F93     		str	r3, [sp, #60]
 302:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 2806              		.loc 1 302 3 is_stmt 1 view .LVU761
 302:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 2807              		.loc 1 302 32 is_stmt 0 view .LVU762
 2808 0038 4FF40023 		mov	r3, #524288
 2809 003c 1093     		str	r3, [sp, #64]
 303:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2810              		.loc 1 303 3 is_stmt 1 view .LVU763
 303:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2811              		.loc 1 303 32 is_stmt 0 view .LVU764
 2812 003e 4FF40003 		mov	r3, #8388608
 2813 0042 1193     		str	r3, [sp, #68]
 304:Core/Src/main.c ****   {
 2814              		.loc 1 304 3 is_stmt 1 view .LVU765
 304:Core/Src/main.c ****   {
 2815              		.loc 1 304 7 is_stmt 0 view .LVU766
 2816 0044 05A8     		add	r0, sp, #20
 2817 0046 FFF7FEFF 		bl	HAL_RCC_OscConfig
 2818              	.LVL200:
 304:Core/Src/main.c ****   {
 2819              		.loc 1 304 6 discriminator 1 view .LVU767
 2820 004a 78B9     		cbnz	r0, .L200
 311:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 2821              		.loc 1 311 3 is_stmt 1 view .LVU768
 311:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 2822              		.loc 1 311 31 is_stmt 0 view .LVU769
 2823 004c 0F23     		movs	r3, #15
 2824 004e 0093     		str	r3, [sp]
 312:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2825              		.loc 1 312 3 is_stmt 1 view .LVU770
 312:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2826              		.loc 1 312 34 is_stmt 0 view .LVU771
 2827 0050 0323     		movs	r3, #3
 2828 0052 0193     		str	r3, [sp, #4]
 313:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2829              		.loc 1 313 3 is_stmt 1 view .LVU772
 313:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2830              		.loc 1 313 35 is_stmt 0 view .LVU773
 2831 0054 0023     		movs	r3, #0
 2832 0056 0293     		str	r3, [sp, #8]
 314:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2833              		.loc 1 314 3 is_stmt 1 view .LVU774
 314:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2834              		.loc 1 314 36 is_stmt 0 view .LVU775
 2835 0058 0393     		str	r3, [sp, #12]
 315:Core/Src/main.c **** 
 2836              		.loc 1 315 3 is_stmt 1 view .LVU776
 315:Core/Src/main.c **** 
 2837              		.loc 1 315 36 is_stmt 0 view .LVU777
 2838 005a 0493     		str	r3, [sp, #16]
 317:Core/Src/main.c ****   {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 114


 2839              		.loc 1 317 3 is_stmt 1 view .LVU778
 317:Core/Src/main.c ****   {
 2840              		.loc 1 317 7 is_stmt 0 view .LVU779
 2841 005c 0121     		movs	r1, #1
 2842 005e 6846     		mov	r0, sp
 2843 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2844              	.LVL201:
 317:Core/Src/main.c ****   {
 2845              		.loc 1 317 6 discriminator 1 view .LVU780
 2846 0064 20B9     		cbnz	r0, .L201
 321:Core/Src/main.c **** 
 2847              		.loc 1 321 1 view .LVU781
 2848 0066 13B0     		add	sp, sp, #76
 2849              	.LCFI56:
 2850              		.cfi_remember_state
 2851              		.cfi_def_cfa_offset 4
 2852              		@ sp needed
 2853 0068 5DF804FB 		ldr	pc, [sp], #4
 2854              	.L200:
 2855              	.LCFI57:
 2856              		.cfi_restore_state
 306:Core/Src/main.c ****   }
 2857              		.loc 1 306 5 is_stmt 1 view .LVU782
 2858 006c FFF7FEFF 		bl	Error_Handler
 2859              	.LVL202:
 2860              	.L201:
 319:Core/Src/main.c ****   }
 2861              		.loc 1 319 5 view .LVU783
 2862 0070 FFF7FEFF 		bl	Error_Handler
 2863              	.LVL203:
 2864              	.L203:
 2865              		.align	2
 2866              	.L202:
 2867 0074 00700040 		.word	1073770496
 2868              		.cfi_endproc
 2869              	.LFE76:
 2871              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 2872              		.align	2
 2873              	.LC5:
 2874 0000 53746172 		.ascii	"Starting\015\000"
 2874      74696E67 
 2874      0D00
 2875 000a 0000     		.align	2
 2876              	.LC6:
 2877 000c 45544154 		.ascii	"ETAT_INITIALISATION\015\000"
 2877      5F494E49 
 2877      5449414C 
 2877      49534154 
 2877      494F4E0D 
 2878 0021 000000   		.align	2
 2879              	.LC7:
 2880 0024 45544154 		.ascii	"ETAT_JEU\015\000"
 2880      5F4A4555 
 2880      0D00
 2881 002e 0000     		.align	2
 2882              	.LC8:
 2883 0030 45544154 		.ascii	"ETAT_VICTOIRE\015\000"
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 115


 2883      5F564943 
 2883      544F4952 
 2883      450D00
 2884 003f 00       		.align	2
 2885              	.LC9:
 2886 0040 45544154 		.ascii	"ETAT_DEFAITE\015\000"
 2886      5F444546 
 2886      41495445 
 2886      0D00
 2887              		.section	.text.main,"ax",%progbits
 2888              		.align	1
 2889              		.global	main
 2890              		.syntax unified
 2891              		.thumb
 2892              		.thumb_func
 2894              	main:
 2895              	.LFB75:
 140:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 2896              		.loc 1 140 1 view -0
 2897              		.cfi_startproc
 2898              		@ Volatile: function does not return.
 2899              		@ args = 0, pretend = 0, frame = 0
 2900              		@ frame_needed = 0, uses_anonymous_args = 0
 2901 0000 08B5     		push	{r3, lr}
 2902              	.LCFI58:
 2903              		.cfi_def_cfa_offset 8
 2904              		.cfi_offset 3, -8
 2905              		.cfi_offset 14, -4
 148:Core/Src/main.c **** 
 2906              		.loc 1 148 3 view .LVU785
 2907 0002 FFF7FEFF 		bl	HAL_Init
 2908              	.LVL204:
 155:Core/Src/main.c **** 
 2909              		.loc 1 155 3 view .LVU786
 2910 0006 FFF7FEFF 		bl	SystemClock_Config
 2911              	.LVL205:
 162:Core/Src/main.c ****   MX_DMA_Init();
 2912              		.loc 1 162 3 view .LVU787
 2913 000a FFF7FEFF 		bl	MX_GPIO_Init
 2914              	.LVL206:
 163:Core/Src/main.c ****   MX_USART2_UART_Init();
 2915              		.loc 1 163 3 view .LVU788
 2916 000e FFF7FEFF 		bl	MX_DMA_Init
 2917              	.LVL207:
 164:Core/Src/main.c ****   MX_ADC_Init();
 2918              		.loc 1 164 3 view .LVU789
 2919 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 2920              	.LVL208:
 165:Core/Src/main.c ****   MX_SPI1_Init();
 2921              		.loc 1 165 3 view .LVU790
 2922 0016 FFF7FEFF 		bl	MX_ADC_Init
 2923              	.LVL209:
 166:Core/Src/main.c ****   MX_TIM10_Init();
 2924              		.loc 1 166 3 view .LVU791
 2925 001a FFF7FEFF 		bl	MX_SPI1_Init
 2926              	.LVL210:
 167:Core/Src/main.c ****   MX_UART4_Init();
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 116


 2927              		.loc 1 167 3 view .LVU792
 2928 001e FFF7FEFF 		bl	MX_TIM10_Init
 2929              	.LVL211:
 168:Core/Src/main.c ****   MX_TIM2_Init();
 2930              		.loc 1 168 3 view .LVU793
 2931 0022 FFF7FEFF 		bl	MX_UART4_Init
 2932              	.LVL212:
 169:Core/Src/main.c ****   MX_TIM9_Init();
 2933              		.loc 1 169 3 view .LVU794
 2934 0026 FFF7FEFF 		bl	MX_TIM2_Init
 2935              	.LVL213:
 170:Core/Src/main.c ****   MX_TIM11_Init();
 2936              		.loc 1 170 3 view .LVU795
 2937 002a FFF7FEFF 		bl	MX_TIM9_Init
 2938              	.LVL214:
 171:Core/Src/main.c ****   MX_TIM3_Init();
 2939              		.loc 1 171 3 view .LVU796
 2940 002e FFF7FEFF 		bl	MX_TIM11_Init
 2941              	.LVL215:
 172:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 2942              		.loc 1 172 3 view .LVU797
 2943 0032 FFF7FEFF 		bl	MX_TIM3_Init
 2944              	.LVL216:
 174:Core/Src/main.c **** 
 2945              		.loc 1 174 3 view .LVU798
 2946 0036 4B48     		ldr	r0, .L222
 2947 0038 FFF7FEFF 		bl	puts
 2948              	.LVL217:
 176:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 2949              		.loc 1 176 3 view .LVU799
 2950 003c 4A48     		ldr	r0, .L222+4
 2951 003e FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 2952              	.LVL218:
 177:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 2953              		.loc 1 177 3 view .LVU800
 2954 0042 0021     		movs	r1, #0
 2955 0044 4948     		ldr	r0, .L222+8
 2956 0046 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 2957              	.LVL219:
 178:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim3); // Timer bipbip
 2958              		.loc 1 178 3 view .LVU801
 2959 004a 0421     		movs	r1, #4
 2960 004c 4848     		ldr	r0, .L222+12
 2961 004e FFF7FEFF 		bl	HAL_TIM_PWM_Start
 2962              	.LVL220:
 179:Core/Src/main.c **** 
 2963              		.loc 1 179 3 view .LVU802
 2964 0052 4848     		ldr	r0, .L222+16
 2965 0054 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 2966              	.LVL221:
 181:Core/Src/main.c ****   play_track(SOUND_START_BOMB);
 2967              		.loc 1 181 3 view .LVU803
 2968 0058 0020     		movs	r0, #0
 2969 005a FFF7FEFF 		bl	BCD_Init
 2970              	.LVL222:
 182:Core/Src/main.c ****   /* USER CODE END 2 */
 2971              		.loc 1 182 3 view .LVU804
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 117


 2972 005e 0220     		movs	r0, #2
 2973 0060 FFF7FEFF 		bl	play_track
 2974              	.LVL223:
 2975 0064 20E0     		b	.L206
 2976              	.L211:
 195:Core/Src/main.c ****       if (bombPlanted == true)
 2977              		.loc 1 195 7 view .LVU805
 2978 0066 4448     		ldr	r0, .L222+20
 2979 0068 FFF7FEFF 		bl	puts
 2980              	.LVL224:
 196:Core/Src/main.c ****       {
 2981              		.loc 1 196 7 view .LVU806
 196:Core/Src/main.c ****       {
 2982              		.loc 1 196 23 is_stmt 0 view .LVU807
 2983 006c 434B     		ldr	r3, .L222+24
 2984 006e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 196:Core/Src/main.c ****       {
 2985              		.loc 1 196 10 view .LVU808
 2986 0070 D3B1     		cbz	r3, .L206
 198:Core/Src/main.c ****         HAL_Delay(1500);          // Délai pour jouer le son de la bombe plantée
 2987              		.loc 1 198 9 is_stmt 1 view .LVU809
 2988 0072 0620     		movs	r0, #6
 2989 0074 FFF7FEFF 		bl	play_track
 2990              	.LVL225:
 199:Core/Src/main.c ****         BCD_Init(time_in_second); // Clignotement de l'afficheur et préparation à l'affichage
 2991              		.loc 1 199 9 view .LVU810
 2992 0078 40F2DC50 		movw	r0, #1500
 2993 007c FFF7FEFF 		bl	HAL_Delay
 2994              	.LVL226:
 200:Core/Src/main.c ****         randomButtonSequence();   // Générer une nouvelle séquence si nécessaire
 2995              		.loc 1 200 9 view .LVU811
 2996 0080 3F4B     		ldr	r3, .L222+28
 2997 0082 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 2998 0084 FFF7FEFF 		bl	BCD_Init
 2999              	.LVL227:
 201:Core/Src/main.c ****         bombPlanted = false;
 3000              		.loc 1 201 9 view .LVU812
 3001 0088 FFF7FEFF 		bl	randomButtonSequence
 3002              	.LVL228:
 202:Core/Src/main.c ****         etat = ETAT_JEU;
 3003              		.loc 1 202 9 view .LVU813
 202:Core/Src/main.c ****         etat = ETAT_JEU;
 3004              		.loc 1 202 21 is_stmt 0 view .LVU814
 3005 008c 3B4B     		ldr	r3, .L222+24
 3006 008e 0022     		movs	r2, #0
 3007 0090 1A70     		strb	r2, [r3]
 203:Core/Src/main.c ****       }
 3008              		.loc 1 203 9 is_stmt 1 view .LVU815
 203:Core/Src/main.c ****       }
 3009              		.loc 1 203 14 is_stmt 0 view .LVU816
 3010 0092 3C4B     		ldr	r3, .L222+32
 3011 0094 0122     		movs	r2, #1
 3012 0096 1A70     		strb	r2, [r3]
 3013 0098 06E0     		b	.L206
 3014              	.L210:
 210:Core/Src/main.c ****       if (etat == ETAT_JEU)
 3015              		.loc 1 210 7 is_stmt 1 view .LVU817
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 118


 3016 009a 3B48     		ldr	r0, .L222+36
 3017 009c FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 3018              	.LVL229:
 211:Core/Src/main.c ****       {
 3019              		.loc 1 211 7 view .LVU818
 211:Core/Src/main.c ****       {
 3020              		.loc 1 211 16 is_stmt 0 view .LVU819
 3021 00a0 384B     		ldr	r3, .L222+32
 3022 00a2 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 211:Core/Src/main.c ****       {
 3023              		.loc 1 211 10 view .LVU820
 3024 00a4 012B     		cmp	r3, #1
 3025 00a6 0FD0     		beq	.L221
 3026              	.L206:
 188:Core/Src/main.c ****   {
 3027              		.loc 1 188 3 is_stmt 1 view .LVU821
 190:Core/Src/main.c ****     {
 3028              		.loc 1 190 5 view .LVU822
 3029 00a8 364B     		ldr	r3, .L222+32
 3030 00aa 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3031 00ac 032B     		cmp	r3, #3
 3032 00ae FBD8     		bhi	.L206
 3033 00b0 01A2     		adr	r2, .L208
 3034 00b2 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3035 00b6 00BF     		.p2align 2
 3036              	.L208:
 3037 00b8 67000000 		.word	.L211+1
 3038 00bc 9B000000 		.word	.L210+1
 3039 00c0 2F010000 		.word	.L209+1
 3040 00c4 4D010000 		.word	.L207+1
 3041              		.p2align 1
 3042              	.L221:
 213:Core/Src/main.c ****         if (time_in_second == 0)
 3043              		.loc 1 213 9 view .LVU823
 3044 00c8 3048     		ldr	r0, .L222+40
 3045 00ca FFF7FEFF 		bl	puts
 3046              	.LVL230:
 214:Core/Src/main.c ****         {
 3047              		.loc 1 214 9 view .LVU824
 214:Core/Src/main.c ****         {
 3048              		.loc 1 214 28 is_stmt 0 view .LVU825
 3049 00ce 2C4B     		ldr	r3, .L222+28
 3050 00d0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 214:Core/Src/main.c ****         {
 3051              		.loc 1 214 12 view .LVU826
 3052 00d2 13B9     		cbnz	r3, .L213
 216:Core/Src/main.c ****         }
 3053              		.loc 1 216 11 is_stmt 1 view .LVU827
 216:Core/Src/main.c ****         }
 3054              		.loc 1 216 16 is_stmt 0 view .LVU828
 3055 00d4 2B4A     		ldr	r2, .L222+32
 3056 00d6 0321     		movs	r1, #3
 3057 00d8 1170     		strb	r1, [r2]
 3058              	.L213:
 218:Core/Src/main.c ****         {
 3059              		.loc 1 218 9 is_stmt 1 view .LVU829
 218:Core/Src/main.c ****         {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 119


 3060              		.loc 1 218 13 is_stmt 0 view .LVU830
 3061 00da 2D4A     		ldr	r2, .L222+44
 3062 00dc 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 218:Core/Src/main.c ****         {
 3063              		.loc 1 218 12 view .LVU831
 3064 00de 2AB1     		cbz	r2, .L214
 218:Core/Src/main.c ****         {
 3065              		.loc 1 218 22 discriminator 1 view .LVU832
 3066 00e0 2C4A     		ldr	r2, .L222+48
 3067 00e2 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 3068 00e4 12B1     		cbz	r2, .L214
 220:Core/Src/main.c ****         }
 3069              		.loc 1 220 11 is_stmt 1 view .LVU833
 220:Core/Src/main.c ****         }
 3070              		.loc 1 220 16 is_stmt 0 view .LVU834
 3071 00e6 274A     		ldr	r2, .L222+32
 3072 00e8 0221     		movs	r1, #2
 3073 00ea 1170     		strb	r1, [r2]
 3074              	.L214:
 223:Core/Src/main.c ****         {
 3075              		.loc 1 223 9 is_stmt 1 view .LVU835
 223:Core/Src/main.c ****         {
 3076              		.loc 1 223 12 is_stmt 0 view .LVU836
 3077 00ec 0F2B     		cmp	r3, #15
 3078 00ee 02D9     		bls	.L215
 225:Core/Src/main.c ****         }
 3079              		.loc 1 225 11 is_stmt 1 view .LVU837
 225:Core/Src/main.c ****         }
 3080              		.loc 1 225 27 is_stmt 0 view .LVU838
 3081 00f0 294A     		ldr	r2, .L222+52
 3082 00f2 C821     		movs	r1, #200
 3083 00f4 1170     		strb	r1, [r2]
 3084              	.L215:
 227:Core/Src/main.c ****         {
 3085              		.loc 1 227 9 is_stmt 1 view .LVU839
 227:Core/Src/main.c ****         {
 3086              		.loc 1 227 12 is_stmt 0 view .LVU840
 3087 00f6 0F2B     		cmp	r3, #15
 3088 00f8 02D8     		bhi	.L216
 229:Core/Src/main.c ****         }
 3089              		.loc 1 229 11 is_stmt 1 view .LVU841
 229:Core/Src/main.c ****         }
 3090              		.loc 1 229 27 is_stmt 0 view .LVU842
 3091 00fa 274A     		ldr	r2, .L222+52
 3092 00fc 6421     		movs	r1, #100
 3093 00fe 1170     		strb	r1, [r2]
 3094              	.L216:
 231:Core/Src/main.c ****         {
 3095              		.loc 1 231 9 is_stmt 1 view .LVU843
 231:Core/Src/main.c ****         {
 3096              		.loc 1 231 12 is_stmt 0 view .LVU844
 3097 0100 0A2B     		cmp	r3, #10
 3098 0102 02D8     		bhi	.L217
 233:Core/Src/main.c ****         }
 3099              		.loc 1 233 11 is_stmt 1 view .LVU845
 233:Core/Src/main.c ****         }
 3100              		.loc 1 233 27 is_stmt 0 view .LVU846
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 120


 3101 0104 244A     		ldr	r2, .L222+52
 3102 0106 3221     		movs	r1, #50
 3103 0108 1170     		strb	r1, [r2]
 3104              	.L217:
 235:Core/Src/main.c ****         {
 3105              		.loc 1 235 9 is_stmt 1 view .LVU847
 235:Core/Src/main.c ****         {
 3106              		.loc 1 235 12 is_stmt 0 view .LVU848
 3107 010a 042B     		cmp	r3, #4
 3108 010c 02D8     		bhi	.L218
 237:Core/Src/main.c ****         }
 3109              		.loc 1 237 11 is_stmt 1 view .LVU849
 237:Core/Src/main.c ****         }
 3110              		.loc 1 237 27 is_stmt 0 view .LVU850
 3111 010e 224B     		ldr	r3, .L222+52
 3112 0110 1E22     		movs	r2, #30
 3113 0112 1A70     		strb	r2, [r3]
 3114              	.L218:
 240:Core/Src/main.c ****         {
 3115              		.loc 1 240 9 is_stmt 1 view .LVU851
 240:Core/Src/main.c ****         {
 3116              		.loc 1 240 25 is_stmt 0 view .LVU852
 3117 0114 214B     		ldr	r3, .L222+56
 3118 0116 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 3119 0118 1F4B     		ldr	r3, .L222+52
 3120 011a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 240:Core/Src/main.c ****         {
 3121              		.loc 1 240 12 view .LVU853
 3122 011c 9A42     		cmp	r2, r3
 3123 011e C3D9     		bls	.L206
 242:Core/Src/main.c ****           flag_bipbip = 0;
 3124              		.loc 1 242 11 is_stmt 1 view .LVU854
 3125 0120 0120     		movs	r0, #1
 3126 0122 FFF7FEFF 		bl	play_track
 3127              	.LVL231:
 243:Core/Src/main.c ****         }
 3128              		.loc 1 243 11 view .LVU855
 243:Core/Src/main.c ****         }
 3129              		.loc 1 243 23 is_stmt 0 view .LVU856
 3130 0126 1D4B     		ldr	r3, .L222+56
 3131 0128 0022     		movs	r2, #0
 3132 012a 1A70     		strb	r2, [r3]
 3133 012c BCE7     		b	.L206
 3134              	.L209:
 251:Core/Src/main.c ****       {
 3135              		.loc 1 251 7 is_stmt 1 view .LVU857
 251:Core/Src/main.c ****       {
 3136              		.loc 1 251 10 is_stmt 0 view .LVU858
 3137 012e 022B     		cmp	r3, #2
 3138 0130 BAD1     		bne	.L206
 253:Core/Src/main.c ****         HAL_TIM_Base_Stop_IT(&htim10);
 3139              		.loc 1 253 9 is_stmt 1 view .LVU859
 3140 0132 1B48     		ldr	r0, .L222+60
 3141 0134 FFF7FEFF 		bl	puts
 3142              	.LVL232:
 254:Core/Src/main.c ****         play_track(BOMB_DEFUSED);
 3143              		.loc 1 254 9 view .LVU860
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 121


 3144 0138 1348     		ldr	r0, .L222+36
 3145 013a FFF7FEFF 		bl	HAL_TIM_Base_Stop_IT
 3146              	.LVL233:
 255:Core/Src/main.c ****         etat = ETAT_DEFAITE;
 3147              		.loc 1 255 9 view .LVU861
 3148 013e 0320     		movs	r0, #3
 3149 0140 FFF7FEFF 		bl	play_track
 3150              	.LVL234:
 256:Core/Src/main.c ****       }
 3151              		.loc 1 256 9 view .LVU862
 256:Core/Src/main.c ****       }
 3152              		.loc 1 256 14 is_stmt 0 view .LVU863
 3153 0144 0F4B     		ldr	r3, .L222+32
 3154 0146 0322     		movs	r2, #3
 3155 0148 1A70     		strb	r2, [r3]
 3156 014a ADE7     		b	.L206
 3157              	.L207:
 263:Core/Src/main.c ****       {
 3158              		.loc 1 263 7 is_stmt 1 view .LVU864
 263:Core/Src/main.c ****       {
 3159              		.loc 1 263 10 is_stmt 0 view .LVU865
 3160 014c 032B     		cmp	r3, #3
 3161 014e ABD1     		bne	.L206
 265:Core/Src/main.c ****         play_track(BOMB_EXPLODED);
 3162              		.loc 1 265 9 is_stmt 1 view .LVU866
 3163 0150 1448     		ldr	r0, .L222+64
 3164 0152 FFF7FEFF 		bl	puts
 3165              	.LVL235:
 266:Core/Src/main.c ****         etat = ETAT_INITIALISATION;
 3166              		.loc 1 266 9 view .LVU867
 3167 0156 0420     		movs	r0, #4
 3168 0158 FFF7FEFF 		bl	play_track
 3169              	.LVL236:
 267:Core/Src/main.c ****       }
 3170              		.loc 1 267 9 view .LVU868
 267:Core/Src/main.c ****       }
 3171              		.loc 1 267 14 is_stmt 0 view .LVU869
 3172 015c 094B     		ldr	r3, .L222+32
 3173 015e 0022     		movs	r2, #0
 3174 0160 1A70     		strb	r2, [r3]
 3175 0162 A1E7     		b	.L206
 3176              	.L223:
 3177              		.align	2
 3178              	.L222:
 3179 0164 00000000 		.word	.LC5
 3180 0168 00000000 		.word	htim2
 3181 016c 00000000 		.word	htim11
 3182 0170 00000000 		.word	htim9
 3183 0174 00000000 		.word	htim3
 3184 0178 0C000000 		.word	.LC6
 3185 017c 00000000 		.word	bombPlanted
 3186 0180 00000000 		.word	time_in_second
 3187 0184 00000000 		.word	etat
 3188 0188 00000000 		.word	htim10
 3189 018c 24000000 		.word	.LC7
 3190 0190 00000000 		.word	buttonOk
 3191 0194 00000000 		.word	adcOk
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 122


 3192 0198 00000000 		.word	freqence_bipbip
 3193 019c 00000000 		.word	flag_bipbip
 3194 01a0 30000000 		.word	.LC8
 3195 01a4 40000000 		.word	.LC9
 3196              		.cfi_endproc
 3197              	.LFE75:
 3199              		.global	etat
 3200              		.section	.bss.etat,"aw",%nobits
 3203              	etat:
 3204 0000 00       		.space	1
 3205              		.global	buttonOk
 3206              		.section	.bss.buttonOk,"aw",%nobits
 3209              	buttonOk:
 3210 0000 00       		.space	1
 3211              		.global	adcOk
 3212              		.section	.bss.adcOk,"aw",%nobits
 3215              	adcOk:
 3216 0000 00       		.space	1
 3217              		.global	buttonCurrentIndex
 3218              		.section	.bss.buttonCurrentIndex,"aw",%nobits
 3221              	buttonCurrentIndex:
 3222 0000 00       		.space	1
 3223              		.global	buttonOrderDefuse
 3224              		.section	.bss.buttonOrderDefuse,"aw",%nobits
 3225              		.align	2
 3228              	buttonOrderDefuse:
 3229 0000 00000000 		.space	4
 3230              		.global	buttonNotAllPushed
 3231              		.section	.data.buttonNotAllPushed,"aw"
 3234              	buttonNotAllPushed:
 3235 0000 01       		.byte	1
 3236              		.global	bombPlanted
 3237              		.section	.bss.bombPlanted,"aw",%nobits
 3240              	bombPlanted:
 3241 0000 00       		.space	1
 3242              		.global	buttonPlantCurrentIndex
 3243              		.section	.bss.buttonPlantCurrentIndex,"aw",%nobits
 3246              	buttonPlantCurrentIndex:
 3247 0000 00       		.space	1
 3248              		.global	buttonOrderPlant
 3249              		.section	.data.buttonOrderPlant,"aw"
 3250              		.align	2
 3253              	buttonOrderPlant:
 3254 0000 01020304 		.ascii	"\001\002\003\004"
 3255              		.global	freqence_bipbip
 3256              		.section	.bss.freqence_bipbip,"aw",%nobits
 3259              	freqence_bipbip:
 3260 0000 00       		.space	1
 3261              		.global	flag_bipbip
 3262              		.section	.bss.flag_bipbip,"aw",%nobits
 3265              	flag_bipbip:
 3266 0000 00       		.space	1
 3267              		.global	time_in_second
 3268              		.section	.data.time_in_second,"aw"
 3271              	time_in_second:
 3272 0000 3C       		.byte	60
 3273              		.global	second
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 123


 3274              		.section	.bss.second,"aw",%nobits
 3277              	second:
 3278 0000 00       		.space	1
 3279              		.global	seedInitialized
 3280              		.section	.bss.seedInitialized,"aw",%nobits
 3283              	seedInitialized:
 3284 0000 00       		.space	1
 3285              		.global	seed
 3286              		.section	.bss.seed,"aw",%nobits
 3287              		.align	2
 3290              	seed:
 3291 0000 00000000 		.space	4
 3292              		.global	buttonElapsed
 3293              		.section	.bss.buttonElapsed,"aw",%nobits
 3294              		.align	2
 3297              	buttonElapsed:
 3298 0000 00000000 		.space	16
 3298      00000000 
 3298      00000000 
 3298      00000000 
 3299              		.global	adcData
 3300              		.section	.bss.adcData,"aw",%nobits
 3301              		.align	2
 3304              	adcData:
 3305 0000 00000000 		.space	4
 3306              		.global	huart2
 3307              		.section	.bss.huart2,"aw",%nobits
 3308              		.align	2
 3311              	huart2:
 3312 0000 00000000 		.space	72
 3312      00000000 
 3312      00000000 
 3312      00000000 
 3312      00000000 
 3313              		.global	huart4
 3314              		.section	.bss.huart4,"aw",%nobits
 3315              		.align	2
 3318              	huart4:
 3319 0000 00000000 		.space	72
 3319      00000000 
 3319      00000000 
 3319      00000000 
 3319      00000000 
 3320              		.global	htim11
 3321              		.section	.bss.htim11,"aw",%nobits
 3322              		.align	2
 3325              	htim11:
 3326 0000 00000000 		.space	64
 3326      00000000 
 3326      00000000 
 3326      00000000 
 3326      00000000 
 3327              		.global	htim10
 3328              		.section	.bss.htim10,"aw",%nobits
 3329              		.align	2
 3332              	htim10:
 3333 0000 00000000 		.space	64
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 124


 3333      00000000 
 3333      00000000 
 3333      00000000 
 3333      00000000 
 3334              		.global	htim9
 3335              		.section	.bss.htim9,"aw",%nobits
 3336              		.align	2
 3339              	htim9:
 3340 0000 00000000 		.space	64
 3340      00000000 
 3340      00000000 
 3340      00000000 
 3340      00000000 
 3341              		.global	htim3
 3342              		.section	.bss.htim3,"aw",%nobits
 3343              		.align	2
 3346              	htim3:
 3347 0000 00000000 		.space	64
 3347      00000000 
 3347      00000000 
 3347      00000000 
 3347      00000000 
 3348              		.global	htim2
 3349              		.section	.bss.htim2,"aw",%nobits
 3350              		.align	2
 3353              	htim2:
 3354 0000 00000000 		.space	64
 3354      00000000 
 3354      00000000 
 3354      00000000 
 3354      00000000 
 3355              		.global	hspi1
 3356              		.section	.bss.hspi1,"aw",%nobits
 3357              		.align	2
 3360              	hspi1:
 3361 0000 00000000 		.space	88
 3361      00000000 
 3361      00000000 
 3361      00000000 
 3361      00000000 
 3362              		.global	hdma_adc
 3363              		.section	.bss.hdma_adc,"aw",%nobits
 3364              		.align	2
 3367              	hdma_adc:
 3368 0000 00000000 		.space	68
 3368      00000000 
 3368      00000000 
 3368      00000000 
 3368      00000000 
 3369              		.global	hadc
 3370              		.section	.bss.hadc,"aw",%nobits
 3371              		.align	2
 3374              	hadc:
 3375 0000 00000000 		.space	84
 3375      00000000 
 3375      00000000 
 3375      00000000 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 125


 3375      00000000 
 3376              		.text
 3377              	.Letext0:
 3378              		.file 4 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l152xe.h"
 3379              		.file 5 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/ma
 3380              		.file 6 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/sy
 3381              		.file 7 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l1xx.h"
 3382              		.file 8 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h"
 3383              		.file 9 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h"
 3384              		.file 10 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio.h"
 3385              		.file 11 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma.h"
 3386              		.file 12 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_adc.h"
 3387              		.file 13 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_spi.h"
 3388              		.file 14 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim.h"
 3389              		.file 15 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_uart.h"
 3390              		.file 16 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim_ex.h"
 3391              		.file 17 "Core/Inc/main.h"
 3392              		.file 18 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_cortex.h"
 3393              		.file 19 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h"
 3394              		.file 20 "<built-in>"
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 126


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:19     .text.ITM_SendChar:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:24     .text.ITM_SendChar:00000000 ITM_SendChar
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:77     .text.MX_GPIO_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:82     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:280    .text.MX_GPIO_Init:000000f0 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:288    .text.MX_DMA_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:293    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:341    .text.MX_DMA_Init:00000030 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:346    .text.__io_putchar:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:352    .text.__io_putchar:00000000 __io_putchar
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:378    .text.randomGLC:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:384    .text.randomGLC:00000000 randomGLC
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:416    .text.randomGLC:00000020 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3290   .bss.seed:00000000 seed
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:424    .text.randomButtonSequence:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:430    .text.randomButtonSequence:00000000 randomButtonSequence
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:538    .text.randomButtonSequence:00000060 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3228   .bss.buttonOrderDefuse:00000000 buttonOrderDefuse
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:545    .text.ledUpdate:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:551    .text.ledUpdate:00000000 ledUpdate
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:609    .text.ledUpdate:0000003c $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:614    .rodata.HAL_ADC_ConvCpltCallback.str1.4:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:618    .text.HAL_ADC_ConvCpltCallback:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:624    .text.HAL_ADC_ConvCpltCallback:00000000 HAL_ADC_ConvCpltCallback
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:672    .text.HAL_ADC_ConvCpltCallback:00000028 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3304   .bss.adcData:00000000 adcData
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3215   .bss.adcOk:00000000 adcOk
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:679    .text.checkUserInput:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:685    .text.checkUserInput:00000000 checkUserInput
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:752    .text.checkUserInput:00000040 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3221   .bss.buttonCurrentIndex:00000000 buttonCurrentIndex
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3209   .bss.buttonOk:00000000 buttonOk
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:760    .text.BCD_SendCommand:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:766    .text.BCD_SendCommand:00000000 BCD_SendCommand
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:822    .text.BCD_SendCommand:00000038 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3360   .bss.hspi1:00000000 hspi1
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:828    .text.checkButtonOrderPlant:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:834    .text.checkButtonOrderPlant:00000000 checkButtonOrderPlant
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:992    .text.checkButtonOrderPlant:000000c0 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3246   .bss.buttonPlantCurrentIndex:00000000 buttonPlantCurrentIndex
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3253   .data.buttonOrderPlant:00000000 buttonOrderPlant
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3240   .bss.bombPlanted:00000000 bombPlanted
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1000   .text.BCD_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1006   .text.BCD_Init:00000000 BCD_Init
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1175   .text.BCD_Init:000000b8 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1181   .text.BCD_updateClock:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1187   .text.BCD_updateClock:00000000 BCD_updateClock
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1326   .text.BCD_updateClock:00000080 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1332   .text.play:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1338   .text.play:00000000 play
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1371   .text.play:00000020 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3318   .bss.huart4:00000000 huart4
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1377   .text.play_track:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1383   .text.play_track:00000000 play_track
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1430   .text.play_track:0000003c $d
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 127


C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1435   .rodata.HAL_GPIO_EXTI_Callback.str1.4:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1448   .text.HAL_GPIO_EXTI_Callback:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1454   .text.HAL_GPIO_EXTI_Callback:00000000 HAL_GPIO_EXTI_Callback
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1669   .text.HAL_GPIO_EXTI_Callback:00000104 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3297   .bss.buttonElapsed:00000000 buttonElapsed
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3203   .bss.etat:00000000 etat
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1679   .text.secondToClockDisplay:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1685   .text.secondToClockDisplay:00000000 secondToClockDisplay
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1699   .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1705   .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1791   .text.HAL_TIM_PeriodElapsedCallback:00000050 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3374   .bss.hadc:00000000 hadc
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3339   .bss.htim9:00000000 htim9
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3325   .bss.htim11:00000000 htim11
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3265   .bss.flag_bipbip:00000000 flag_bipbip
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3271   .data.time_in_second:00000000 time_in_second
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1802   .text.Error_Handler:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1808   .text.Error_Handler:00000000 Error_Handler
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1840   .text.MX_USART2_UART_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1845   .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1900   .text.MX_USART2_UART_Init:0000002c $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3311   .bss.huart2:00000000 huart2
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1906   .text.MX_ADC_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:1911   .text.MX_ADC_Init:00000000 MX_ADC_Init
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2046   .text.MX_ADC_Init:0000007c $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2052   .text.MX_SPI1_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2057   .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2126   .text.MX_SPI1_Init:0000003c $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2132   .text.MX_TIM10_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2137   .text.MX_TIM10_Init:00000000 MX_TIM10_Init
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2217   .text.MX_TIM10_Init:0000004c $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3332   .bss.htim10:00000000 htim10
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2223   .text.MX_UART4_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2228   .text.MX_UART4_Init:00000000 MX_UART4_Init
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2283   .text.MX_UART4_Init:0000002c $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2289   .text.MX_TIM2_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2294   .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2397   .text.MX_TIM2_Init:00000064 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3353   .bss.htim2:00000000 htim2
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2402   .text.MX_TIM9_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2407   .text.MX_TIM9_Init:00000000 MX_TIM9_Init
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2524   .text.MX_TIM9_Init:0000006c $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2530   .text.MX_TIM11_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2535   .text.MX_TIM11_Init:00000000 MX_TIM11_Init
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2628   .text.MX_TIM11_Init:00000054 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2634   .text.MX_TIM3_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2639   .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2742   .text.MX_TIM3_Init:00000064 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3346   .bss.htim3:00000000 htim3
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2748   .text.SystemClock_Config:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2754   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2867   .text.SystemClock_Config:00000074 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2872   .rodata.main.str1.4:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2888   .text.main:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:2894   .text.main:00000000 main
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3037   .text.main:000000b8 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3041   .text.main:000000c8 $t
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 128


C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3179   .text.main:00000164 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3259   .bss.freqence_bipbip:00000000 freqence_bipbip
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3204   .bss.etat:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3210   .bss.buttonOk:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3216   .bss.adcOk:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3222   .bss.buttonCurrentIndex:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3225   .bss.buttonOrderDefuse:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3234   .data.buttonNotAllPushed:00000000 buttonNotAllPushed
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3241   .bss.bombPlanted:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3247   .bss.buttonPlantCurrentIndex:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3250   .data.buttonOrderPlant:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3260   .bss.freqence_bipbip:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3266   .bss.flag_bipbip:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3277   .bss.second:00000000 second
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3278   .bss.second:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3283   .bss.seedInitialized:00000000 seedInitialized
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3284   .bss.seedInitialized:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3287   .bss.seed:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3294   .bss.buttonElapsed:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3301   .bss.adcData:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3308   .bss.huart2:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3315   .bss.huart4:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3322   .bss.htim11:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3329   .bss.htim10:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3336   .bss.htim9:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3343   .bss.htim3:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3350   .bss.htim2:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3357   .bss.hspi1:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3367   .bss.hdma_adc:00000000 hdma_adc
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3364   .bss.hdma_adc:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s:3371   .bss.hadc:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
puts
HAL_SPI_Transmit
HAL_Delay
HAL_UART_Transmit
HAL_GetTick
HAL_ADC_Start_DMA
HAL_UART_Init
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccVftCOh.s 			page 129


HAL_TIM_Base_Start_IT
HAL_TIM_PWM_Start
HAL_TIM_Base_Stop_IT
