
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.4-SP1.2 <build 96435>)
| Date         : Thu Jun  5 19:44:38 2025
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk                      20.000       {0 10}         Declared               449           2  {sys_clk}
 top|sclk                 1000.000     {0 500}        Declared                31           0  {sclk}
 clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
                          10.000       {0 5}          Generated (clk)        102           0  {pll_clk/u_pll_e1/goppll/CLKOUT0}
 clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
                          100.000      {0 50}         Generated (clk)         18           0  {pll_clk/u_pll_e1/goppll/CLKOUT2}
 DebugCore_JCLK           50.000       {0 25}         Declared               184           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER}
 DebugCore_CAPTURE        100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top|sclk                                
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk                         50.000 MHz     305.157 MHz         20.000          3.277         16.723
 top|sclk                     1.000 MHz     259.336 MHz       1000.000          3.856        498.072
 clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
                            100.000 MHz      97.714 MHz         10.000         10.234         -0.234
 clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
                             10.000 MHz     224.014 MHz        100.000          4.464         95.536
 DebugCore_JCLK              20.000 MHz     122.609 MHz         50.000          8.156         41.844
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         16.723       0.000              0            753
 top|sclk               top|sclk                   498.072       0.000              0             47
 clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
                                                    -0.234      -0.234              1            248
 clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
                        clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
                                                    95.536       0.000              0             84
 clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
                                                     0.218       0.000              0             48
 DebugCore_JCLK         DebugCore_JCLK              23.183       0.000              0            540
 DebugCore_CAPTURE      DebugCore_JCLK              20.340       0.000              0            115
 DebugCore_JCLK         DebugCore_CAPTURE           47.229       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.134       0.000              0            753
 top|sclk               top|sclk                     0.326       0.000              0             47
 clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
                                                     0.217       0.000              0            248
 clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
                        clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
                                                     0.441       0.000              0             84
 clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
                                                     5.452       0.000              0             48
 DebugCore_JCLK         DebugCore_JCLK               0.272       0.000              0            540
 DebugCore_CAPTURE      DebugCore_JCLK              24.724       0.000              0            115
 DebugCore_JCLK         DebugCore_CAPTURE            0.176       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         16.695       0.000              0            342
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.905       0.000              0            342
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.102       0.000              0            449
 top|sclk                                          499.580       0.000              0             31
 clk|pll_clk/u_pll_e1/CLKOUT0_Inferred               4.380       0.000              0            102
 clk|pll_clk/u_pll_e1/CLKOUT2_Inferred              49.580       0.000              0             18
 DebugCore_JCLK                                     24.102       0.000              0            184
 DebugCore_CAPTURE                                  49.580       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         17.543       0.000              0            753
 top|sclk               top|sclk                   498.485       0.000              0             47
 clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
                                                     1.677       0.000              0            248
 clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
                        clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
                                                    96.450       0.000              0             84
 clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
                                                     1.310       0.000              0             48
 DebugCore_JCLK         DebugCore_JCLK              23.663       0.000              0            540
 DebugCore_CAPTURE      DebugCore_JCLK              21.528       0.000              0            115
 DebugCore_JCLK         DebugCore_CAPTURE           47.602       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.124       0.000              0            753
 top|sclk               top|sclk                     0.288       0.000              0             47
 clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
                                                     0.251       0.000              0            248
 clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
                        clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
                                                     0.360       0.000              0             84
 clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
                                                     5.456       0.000              0             48
 DebugCore_JCLK         DebugCore_JCLK               0.274       0.000              0            540
 DebugCore_CAPTURE      DebugCore_JCLK              24.940       0.000              0            115
 DebugCore_JCLK         DebugCore_CAPTURE            0.334       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         17.413       0.000              0            342
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.837       0.000              0            342
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.447       0.000              0            449
 top|sclk                                          499.700       0.000              0             31
 clk|pll_clk/u_pll_e1/CLKOUT0_Inferred               4.700       0.000              0            102
 clk|pll_clk/u_pll_e1/CLKOUT2_Inferred              49.700       0.000              0             18
 DebugCore_JCLK                                     24.447       0.000              0            184
 DebugCore_CAPTURE                                  49.700       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/CE
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.327  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.691
  Launch Clock Delay      :  4.434
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.870       4.434         ntclkbufg_5      
 CLMA_50_252/CLK                                                           r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_252/Q0                    tco                   0.261       4.695 r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=35)       1.116       5.811         u_CORES/u_debug_core_0/rst_trig [1]
 CLMA_38_212/Y2                    td                    0.216       6.027 r       u_CORES/u_debug_core_0/u_Storage_Condition/N373/gateop_perm/Z
                                   net (fanout=10)       1.030       7.057         u_CORES/u_debug_core_0/u_Storage_Condition/N373
 CLMA_46_244/CE                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.057         Logic Levels: 1  
                                                                                   Logic: 0.477ns(18.185%), Route: 2.146ns(81.815%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N2              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.543      23.691         ntclkbufg_5      
 CLMA_46_244/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.416      24.107                          
 clock uncertainty                                      -0.050      24.057                          

 Setup time                                             -0.277      23.780                          

 Data required time                                                 23.780                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.780                          
 Data arrival time                                                   7.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.723                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/CE
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.351  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.667
  Launch Clock Delay      :  4.434
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.870       4.434         ntclkbufg_5      
 CLMA_50_252/CLK                                                           r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_252/Q0                    tco                   0.261       4.695 r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=35)       1.116       5.811         u_CORES/u_debug_core_0/rst_trig [1]
 CLMA_38_212/Y2                    td                    0.216       6.027 r       u_CORES/u_debug_core_0/u_Storage_Condition/N373/gateop_perm/Z
                                   net (fanout=10)       0.840       6.867         u_CORES/u_debug_core_0/u_Storage_Condition/N373
 CLMA_38_224/CE                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.867         Logic Levels: 1  
                                                                                   Logic: 0.477ns(19.605%), Route: 1.956ns(80.395%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N2              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.519      23.667         ntclkbufg_5      
 CLMA_38_224/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.416      24.083                          
 clock uncertainty                                      -0.050      24.033                          

 Setup time                                             -0.277      23.756                          

 Data required time                                                 23.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.756                          
 Data arrival time                                                   6.867                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.889                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv_L5Q_perm/CE
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.351  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.667
  Launch Clock Delay      :  4.434
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.870       4.434         ntclkbufg_5      
 CLMA_50_252/CLK                                                           r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_252/Q0                    tco                   0.261       4.695 r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=35)       1.116       5.811         u_CORES/u_debug_core_0/rst_trig [1]
 CLMA_38_212/Y2                    td                    0.216       6.027 r       u_CORES/u_debug_core_0/u_Storage_Condition/N373/gateop_perm/Z
                                   net (fanout=10)       0.840       6.867         u_CORES/u_debug_core_0/u_Storage_Condition/N373
 CLMA_38_224/CE                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.867         Logic Levels: 1  
                                                                                   Logic: 0.477ns(19.605%), Route: 1.956ns(80.395%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N2              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.519      23.667         ntclkbufg_5      
 CLMA_38_224/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.416      24.083                          
 clock uncertainty                                      -0.050      24.033                          

 Setup time                                             -0.277      23.756                          

 Data required time                                                 23.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.756                          
 Data arrival time                                                   6.867                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.889                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/L0
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.324  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.449
  Launch Clock Delay      :  3.709
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.561       3.709         ntclkbufg_5      
 CLMA_90_245/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_245/Q0                    tco                   0.218       3.927 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.115       4.042         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16 [1]
 CLMA_90_253/A0                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.042         Logic Levels: 0  
                                                                                   Logic: 0.218ns(65.465%), Route: 0.115ns(34.535%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.885       4.449         ntclkbufg_5      
 CLMA_90_253/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.416       4.033                          
 clock uncertainty                                       0.000       4.033                          

 Hold time                                              -0.125       3.908                          

 Data required time                                                  3.908                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.908                          
 Data arrival time                                                   4.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.134                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][0]/opit_0_inv/D
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.438
  Launch Clock Delay      :  3.703
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.555       3.703         ntclkbufg_5      
 CLMA_98_245/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/CLK

 CLMA_98_245/Q2                    tco                   0.218       3.921 f       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/Q
                                   net (fanout=1)        0.281       4.202         u_CORES/u_debug_core_0/TRIG0_ff[0] [0]
 CLMA_98_256/M1                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[1][0]/opit_0_inv/D

 Data arrival time                                                   4.202         Logic Levels: 0  
                                                                                   Logic: 0.218ns(43.687%), Route: 0.281ns(56.313%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.874       4.438         ntclkbufg_5      
 CLMA_98_256/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][0]/opit_0_inv/CLK
 clock pessimism                                        -0.416       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                              -0.016       4.006                          

 Data required time                                                  4.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.006                          
 Data arrival time                                                   4.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/D
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.316  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.406
  Launch Clock Delay      :  3.674
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.526       3.674         ntclkbufg_5      
 CLMA_90_217/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/CLK

 CLMA_90_217/Q0                    tco                   0.218       3.892 f       u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/Q
                                   net (fanout=1)        0.283       4.175         u_CORES/u_debug_core_0/trig0_d1 [7]
 CLMA_82_216/M1                                                            f       u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/D

 Data arrival time                                                   4.175         Logic Levels: 0  
                                                                                   Logic: 0.218ns(43.513%), Route: 0.283ns(56.487%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.842       4.406         ntclkbufg_5      
 CLMA_82_216/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/CLK
 clock pessimism                                        -0.416       3.990                          
 clock uncertainty                                       0.000       3.990                          

 Hold time                                              -0.016       3.974                          

 Data required time                                                  3.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.974                          
 Data arrival time                                                   4.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : SPI_SLAVE/send_reload03/opit_0_inv_L5Q_perm/CLK
Endpoint    : SPI_SLAVE/send_buf03[3]/opit_0_inv/CE
Path Group  : top|sclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.510
  Launch Clock Delay      :  6.386
  Clock Pessimism Removal :  0.805
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sclk (rising edge)                            0.000       0.000 r                        
 A2                                                      0.000       0.000 r       sclk (port)      
                                   net (fanout=1)        0.088       0.088         sclk             
 IOBS_0_281/DIN                    td                    1.100       1.188 r       sclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         sclk_ibuf/ntD    
 IOL_7_281/RX_DATA_DD              td                    0.111       1.299 r       sclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.295       4.594         nt_sclk          
 USCM_74_108/CLK_USCM              td                    0.000       4.594 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=31)       1.792       6.386         ntclkbufg_1      
 CLMA_58_180/CLK                                                           r       SPI_SLAVE/send_reload03/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q0                    tco                   0.261       6.647 r       SPI_SLAVE/send_reload03/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.450       7.097         SPI_SLAVE/send_reload03
 CLMA_58_189/Y2                    td                    0.284       7.381 r       SPI_SLAVE/N0/gateop_perm/Z
                                   net (fanout=8)        0.535       7.916         SPI_SLAVE/send_buf_reload03
 CLMA_50_193/CE                                                            r       SPI_SLAVE/send_buf03[3]/opit_0_inv/CE

 Data arrival time                                                   7.916         Logic Levels: 1  
                                                                                   Logic: 0.545ns(35.621%), Route: 0.985ns(64.379%)
----------------------------------------------------------------------------------------------------

 Clock top|sclk (falling edge)                         500.000     500.000 f                        
 A2                                                      0.000     500.000 f       sclk (port)      
                                   net (fanout=1)        0.088     500.088         sclk             
 IOBS_0_281/DIN                    td                    0.999     501.087 f       sclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.087         sclk_ibuf/ntD    
 IOL_7_281/RX_DATA_DD              td                    0.093     501.180 f       sclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.849     504.029         nt_sclk          
 USCM_74_108/CLK_USCM              td                    0.000     504.029 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=31)       1.481     505.510         ntclkbufg_1      
 CLMA_50_193/CLK                                                           f       SPI_SLAVE/send_buf03[3]/opit_0_inv/CLK
 clock pessimism                                         0.805     506.315                          
 clock uncertainty                                      -0.050     506.265                          

 Setup time                                             -0.277     505.988                          

 Data required time                                                505.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.988                          
 Data arrival time                                                   7.916                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.072                          
====================================================================================================

====================================================================================================

Startpoint  : SPI_SLAVE/send_reload03/opit_0_inv_L5Q_perm/CLK
Endpoint    : SPI_SLAVE/send_buf03[6]/opit_0_inv/CE
Path Group  : top|sclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.513
  Launch Clock Delay      :  6.386
  Clock Pessimism Removal :  0.805
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sclk (rising edge)                            0.000       0.000 r                        
 A2                                                      0.000       0.000 r       sclk (port)      
                                   net (fanout=1)        0.088       0.088         sclk             
 IOBS_0_281/DIN                    td                    1.100       1.188 r       sclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         sclk_ibuf/ntD    
 IOL_7_281/RX_DATA_DD              td                    0.111       1.299 r       sclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.295       4.594         nt_sclk          
 USCM_74_108/CLK_USCM              td                    0.000       4.594 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=31)       1.792       6.386         ntclkbufg_1      
 CLMA_58_180/CLK                                                           r       SPI_SLAVE/send_reload03/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q0                    tco                   0.261       6.647 r       SPI_SLAVE/send_reload03/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.450       7.097         SPI_SLAVE/send_reload03
 CLMA_58_189/Y2                    td                    0.284       7.381 r       SPI_SLAVE/N0/gateop_perm/Z
                                   net (fanout=8)        0.376       7.757         SPI_SLAVE/send_buf_reload03
 CLMA_54_192/CE                                                            r       SPI_SLAVE/send_buf03[6]/opit_0_inv/CE

 Data arrival time                                                   7.757         Logic Levels: 1  
                                                                                   Logic: 0.545ns(39.752%), Route: 0.826ns(60.248%)
----------------------------------------------------------------------------------------------------

 Clock top|sclk (falling edge)                         500.000     500.000 f                        
 A2                                                      0.000     500.000 f       sclk (port)      
                                   net (fanout=1)        0.088     500.088         sclk             
 IOBS_0_281/DIN                    td                    0.999     501.087 f       sclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.087         sclk_ibuf/ntD    
 IOL_7_281/RX_DATA_DD              td                    0.093     501.180 f       sclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.849     504.029         nt_sclk          
 USCM_74_108/CLK_USCM              td                    0.000     504.029 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=31)       1.484     505.513         ntclkbufg_1      
 CLMA_54_192/CLK                                                           f       SPI_SLAVE/send_buf03[6]/opit_0_inv/CLK
 clock pessimism                                         0.805     506.318                          
 clock uncertainty                                      -0.050     506.268                          

 Setup time                                             -0.277     505.991                          

 Data required time                                                505.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.991                          
 Data arrival time                                                   7.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.234                          
====================================================================================================

====================================================================================================

Startpoint  : SPI_SLAVE/send_reload03/opit_0_inv_L5Q_perm/CLK
Endpoint    : SPI_SLAVE/send_buf03[0]/opit_0_inv/CE
Path Group  : top|sclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.511
  Launch Clock Delay      :  6.386
  Clock Pessimism Removal :  0.805
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sclk (rising edge)                            0.000       0.000 r                        
 A2                                                      0.000       0.000 r       sclk (port)      
                                   net (fanout=1)        0.088       0.088         sclk             
 IOBS_0_281/DIN                    td                    1.100       1.188 r       sclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         sclk_ibuf/ntD    
 IOL_7_281/RX_DATA_DD              td                    0.111       1.299 r       sclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.295       4.594         nt_sclk          
 USCM_74_108/CLK_USCM              td                    0.000       4.594 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=31)       1.792       6.386         ntclkbufg_1      
 CLMA_58_180/CLK                                                           r       SPI_SLAVE/send_reload03/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q0                    tco                   0.261       6.647 r       SPI_SLAVE/send_reload03/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.450       7.097         SPI_SLAVE/send_reload03
 CLMA_58_189/Y2                    td                    0.284       7.381 r       SPI_SLAVE/N0/gateop_perm/Z
                                   net (fanout=8)        0.220       7.601         SPI_SLAVE/send_buf_reload03
 CLMA_58_188/CE                                                            r       SPI_SLAVE/send_buf03[0]/opit_0_inv/CE

 Data arrival time                                                   7.601         Logic Levels: 1  
                                                                                   Logic: 0.545ns(44.856%), Route: 0.670ns(55.144%)
----------------------------------------------------------------------------------------------------

 Clock top|sclk (falling edge)                         500.000     500.000 f                        
 A2                                                      0.000     500.000 f       sclk (port)      
                                   net (fanout=1)        0.088     500.088         sclk             
 IOBS_0_281/DIN                    td                    0.999     501.087 f       sclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.087         sclk_ibuf/ntD    
 IOL_7_281/RX_DATA_DD              td                    0.093     501.180 f       sclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.849     504.029         nt_sclk          
 USCM_74_108/CLK_USCM              td                    0.000     504.029 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=31)       1.482     505.511         ntclkbufg_1      
 CLMA_58_188/CLK                                                           f       SPI_SLAVE/send_buf03[0]/opit_0_inv/CLK
 clock pessimism                                         0.805     506.316                          
 clock uncertainty                                      -0.050     506.266                          

 Setup time                                             -0.277     505.989                          

 Data required time                                                505.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.989                          
 Data arrival time                                                   7.601                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.388                          
====================================================================================================

====================================================================================================

Startpoint  : SPI_SLAVE/rec_buf03[1]/opit_0_inv/CLK
Endpoint    : SPI_SLAVE/rec_buf03[2]/opit_0_inv/D
Path Group  : top|sclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.407
  Launch Clock Delay      :  5.310
  Clock Pessimism Removal :  -1.096
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sclk (rising edge)                            0.000       0.000 r                        
 A2                                                      0.000       0.000 r       sclk (port)      
                                   net (fanout=1)        0.088       0.088         sclk             
 IOBS_0_281/DIN                    td                    0.916       1.004 r       sclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.004         sclk_ibuf/ntD    
 IOL_7_281/RX_DATA_DD              td                    0.092       1.096 r       sclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.710       3.806         nt_sclk          
 USCM_74_108/CLK_USCM              td                    0.000       3.806 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=31)       1.504       5.310         ntclkbufg_1      
 CLMA_66_200/CLK                                                           r       SPI_SLAVE/rec_buf03[1]/opit_0_inv/CLK

 CLMA_66_200/Q0                    tco                   0.218       5.528 f       SPI_SLAVE/rec_buf03[1]/opit_0_inv/Q
                                   net (fanout=2)        0.142       5.670         SPI_SLAVE/rec_buf03 [1]
 CLMA_66_200/CD                                                            f       SPI_SLAVE/rec_buf03[2]/opit_0_inv/D

 Data arrival time                                                   5.670         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.556%), Route: 0.142ns(39.444%)
----------------------------------------------------------------------------------------------------

 Clock top|sclk (rising edge)                            0.000       0.000 r                        
 A2                                                      0.000       0.000 r       sclk (port)      
                                   net (fanout=1)        0.088       0.088         sclk             
 IOBS_0_281/DIN                    td                    1.100       1.188 r       sclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         sclk_ibuf/ntD    
 IOL_7_281/RX_DATA_DD              td                    0.111       1.299 r       sclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.295       4.594         nt_sclk          
 USCM_74_108/CLK_USCM              td                    0.000       4.594 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=31)       1.813       6.407         ntclkbufg_1      
 CLMA_66_200/CLK                                                           r       SPI_SLAVE/rec_buf03[2]/opit_0_inv/CLK
 clock pessimism                                        -1.096       5.311                          
 clock uncertainty                                       0.000       5.311                          

 Hold time                                               0.033       5.344                          

 Data required time                                                  5.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.344                          
 Data arrival time                                                   5.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.326                          
====================================================================================================

====================================================================================================

Startpoint  : SPI_SLAVE/rec_buf03[3]/opit_0_inv/CLK
Endpoint    : SPI_SLAVE/rec_buf03[4]/opit_0_inv/D
Path Group  : top|sclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.407
  Launch Clock Delay      :  5.310
  Clock Pessimism Removal :  -1.096
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sclk (rising edge)                            0.000       0.000 r                        
 A2                                                      0.000       0.000 r       sclk (port)      
                                   net (fanout=1)        0.088       0.088         sclk             
 IOBS_0_281/DIN                    td                    0.916       1.004 r       sclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.004         sclk_ibuf/ntD    
 IOL_7_281/RX_DATA_DD              td                    0.092       1.096 r       sclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.710       3.806         nt_sclk          
 USCM_74_108/CLK_USCM              td                    0.000       3.806 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=31)       1.504       5.310         ntclkbufg_1      
 CLMA_66_200/CLK                                                           r       SPI_SLAVE/rec_buf03[3]/opit_0_inv/CLK

 CLMA_66_200/Q3                    tco                   0.219       5.529 r       SPI_SLAVE/rec_buf03[3]/opit_0_inv/Q
                                   net (fanout=2)        0.138       5.667         SPI_SLAVE/rec_buf03 [3]
 CLMA_66_200/M2                                                            r       SPI_SLAVE/rec_buf03[4]/opit_0_inv/D

 Data arrival time                                                   5.667         Logic Levels: 0  
                                                                                   Logic: 0.219ns(61.345%), Route: 0.138ns(38.655%)
----------------------------------------------------------------------------------------------------

 Clock top|sclk (rising edge)                            0.000       0.000 r                        
 A2                                                      0.000       0.000 r       sclk (port)      
                                   net (fanout=1)        0.088       0.088         sclk             
 IOBS_0_281/DIN                    td                    1.100       1.188 r       sclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         sclk_ibuf/ntD    
 IOL_7_281/RX_DATA_DD              td                    0.111       1.299 r       sclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.295       4.594         nt_sclk          
 USCM_74_108/CLK_USCM              td                    0.000       4.594 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=31)       1.813       6.407         ntclkbufg_1      
 CLMA_66_200/CLK                                                           r       SPI_SLAVE/rec_buf03[4]/opit_0_inv/CLK
 clock pessimism                                        -1.096       5.311                          
 clock uncertainty                                       0.000       5.311                          

 Hold time                                              -0.012       5.299                          

 Data required time                                                  5.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.299                          
 Data arrival time                                                   5.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.368                          
====================================================================================================

====================================================================================================

Startpoint  : SPI_SLAVE/CNT0/cnt_value[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : SPI_SLAVE/CNT0/cnt_value[1]/opit_0_inv_L5Q_perm/L4
Path Group  : top|sclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.431
  Launch Clock Delay      :  5.511
  Clock Pessimism Removal :  -0.920
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sclk (falling edge)                         500.000     500.000 f                        
 A2                                                      0.000     500.000 f       sclk (port)      
                                   net (fanout=1)        0.088     500.088         sclk             
 IOBS_0_281/DIN                    td                    0.999     501.087 f       sclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.087         sclk_ibuf/ntD    
 IOL_7_281/RX_DATA_DD              td                    0.093     501.180 f       sclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.849     504.029         nt_sclk          
 USCM_74_108/CLK_USCM              td                    0.000     504.029 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=31)       1.482     505.511         ntclkbufg_1      
 CLMA_58_189/CLK                                                           f       SPI_SLAVE/CNT0/cnt_value[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_189/Q0                    tco                   0.203     505.714 f       SPI_SLAVE/CNT0/cnt_value[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.141     505.855         SPI_SLAVE/send_cnt03 [1]
 CLMA_58_189/A4                                                            f       SPI_SLAVE/CNT0/cnt_value[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                 505.855         Logic Levels: 0  
                                                                                   Logic: 0.203ns(59.012%), Route: 0.141ns(40.988%)
----------------------------------------------------------------------------------------------------

 Clock top|sclk (falling edge)                         500.000     500.000 f                        
 A2                                                      0.000     500.000 f       sclk (port)      
                                   net (fanout=1)        0.088     500.088         sclk             
 IOBS_0_281/DIN                    td                    1.200     501.288 f       sclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         sclk_ibuf/ntD    
 IOL_7_281/RX_DATA_DD              td                    0.112     501.400 f       sclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.263     504.663         nt_sclk          
 USCM_74_108/CLK_USCM              td                    0.000     504.663 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=31)       1.768     506.431         ntclkbufg_1      
 CLMA_58_189/CLK                                                           f       SPI_SLAVE/CNT0/cnt_value[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.920     505.511                          
 clock uncertainty                                       0.000     505.511                          

 Hold time                                              -0.062     505.449                          

 Data required time                                                505.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.449                          
 Data arrival time                                                 505.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.406                          
====================================================================================================

====================================================================================================

Startpoint  : data_index[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : spi_send_data[6]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.039
  Launch Clock Delay      :  4.837
  Clock Pessimism Removal :  0.776
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000       3.022 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.815       4.837         ntclkbufg_3      
 CLMA_78_192/CLK                                                           r       data_index[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_78_192/Q1                    tco                   0.261       5.098 r       data_index[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.598       5.696         data_index[2]    
                                                         0.334       6.030 r       N141_0.fsub_1/gateop_A2/Cout
                                                         0.000       6.030         N141_0.co [2]    
 CLMA_78_196/Y2                    td                    0.198       6.228 r       N141_0.fsub_3/gateop_A2/Y0
                                   net (fanout=640)      3.056       9.284         N497[4]          
 CLMS_26_13/Y0                     td                    0.383       9.667 r       ad0_buffer_48_8/gateop/RD
                                   net (fanout=1)        1.223      10.890         _N911            
 CLMA_50_64/Y1                     td                    0.430      11.320 r       ad0_buffer_mux_b_61[8]_muxf7/F
                                   net (fanout=1)        2.107      13.427         _N5511           
 CLMA_86_176/Y6CD                  td                    0.220      13.647 r       ad0_buffer_mux_b_63[8]_muxf6_perm/Z
                                   net (fanout=1)        0.688      14.335         N145[8]          
 CLMS_78_205/Y3                    td                    0.169      14.504 r       N445_32[6]/gateop_perm/Z
                                   net (fanout=1)        0.262      14.766         _N4854           
 CLMA_78_204/B4                                                            r       spi_send_data[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  14.766         Logic Levels: 5  
                                                                                   Logic: 1.995ns(20.093%), Route: 7.934ns(79.907%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295      11.358         _N2              
 PLL_82_319/CLK_OUT0               td                    0.433      11.791 r       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728      12.519         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000      12.519 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.520      14.039         ntclkbufg_3      
 CLMA_78_204/CLK                                                           r       spi_send_data[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.776      14.815                          
 clock uncertainty                                      -0.150      14.665                          

 Setup time                                             -0.133      14.532                          

 Data required time                                                 14.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.532                          
 Data arrival time                                                  14.766                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.234                          
====================================================================================================

====================================================================================================

Startpoint  : data_index[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : spi_send_data[1]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.011
  Launch Clock Delay      :  4.828
  Clock Pessimism Removal :  0.503
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000       3.022 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.806       4.828         ntclkbufg_3      
 CLMA_70_193/CLK                                                           r       data_index[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_193/Q0                    tco                   0.261       5.089 r       data_index[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.430       5.519         data_index[3]    
 CLMS_66_193/Y0                    td                    0.387       5.906 r       N173_0.fsub_1/gateop_A2/Y0
                                   net (fanout=640)      2.678       8.584         N493[3]          
 CLMS_126_329/Y0                   td                    0.387       8.971 r       ad1_buffer_23_3/gateop/RD
                                   net (fanout=1)        1.172      10.143         _N1463           
 CLMA_106_285/L7OUT                td                    0.285      10.428 r       ad1_buffer_mux_b_15[3]_muxf7/Fother
                                   net (fanout=1)        0.000      10.428         L7OUT5           
 CLMA_106_284/Y3                   td                    0.160      10.588 r       ad1_buffer_mux_b_31[3]_muxf8/F
                                   net (fanout=1)        1.677      12.265         _N5836           
 CLMS_94_181/Y0                    td                    0.387      12.652 r       N445_25[1]/gateop/F
                                   net (fanout=2)        0.261      12.913         _N4793           
 CLMA_94_180/Y1                    td                    0.169      13.082 r       N445_27[1]_2/gateop_perm/Z
                                   net (fanout=1)        0.446      13.528         _N8843           
 CLMA_90_189/Y1                    td                    0.382      13.910 r       N445_28[1]/gateop/F
                                   net (fanout=1)        0.262      14.172         _N4817           
 CLMA_90_189/A4                                                            r       spi_send_data[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  14.172         Logic Levels: 7  
                                                                                   Logic: 2.418ns(25.878%), Route: 6.926ns(74.122%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295      11.358         _N2              
 PLL_82_319/CLK_OUT0               td                    0.433      11.791 r       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728      12.519         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000      12.519 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.492      14.011         ntclkbufg_3      
 CLMA_90_189/CLK                                                           r       spi_send_data[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.503      14.514                          
 clock uncertainty                                      -0.150      14.364                          

 Setup time                                             -0.130      14.234                          

 Data required time                                                 14.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.234                          
 Data arrival time                                                  14.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.062                          
====================================================================================================

====================================================================================================

Startpoint  : data_index[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : spi_send_data[3]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.033
  Launch Clock Delay      :  4.837
  Clock Pessimism Removal :  0.754
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000       3.022 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.815       4.837         ntclkbufg_3      
 CLMA_78_192/CLK                                                           r       data_index[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_78_192/Q1                    tco                   0.261       5.098 r       data_index[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.598       5.696         data_index[2]    
                                                         0.334       6.030 r       N141_0.fsub_1/gateop_A2/Cout
                                                         0.000       6.030         N141_0.co [2]    
 CLMA_78_196/Y2                    td                    0.198       6.228 r       N141_0.fsub_3/gateop_A2/Y0
                                   net (fanout=640)      2.838       9.066         N497[4]          
 CLMS_142_321/Y0                   td                    0.383       9.449 r       ad0_buffer_51_5/gateop/RD
                                   net (fanout=1)        0.837      10.286         _N941            
 CLMA_134_268/Y6AB                 td                    0.285      10.571 r       ad0_buffer_mux_b_14[5]_muxf6/F
                                   net (fanout=1)        2.314      12.885         _N5038           
 CLMA_70_180/Y6CD                  td                    0.170      13.055 r       ad0_buffer_mux_b_63[5]_muxf6_perm/Z
                                   net (fanout=1)        0.912      13.967         N145[5]          
 CLMA_50_221/Y6CD                  td                    0.169      14.136 r       N445_33[3]_muxf6/F
                                   net (fanout=1)        0.282      14.418         _N4859           
 CLMS_46_221/C4                                                            r       spi_send_data[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  14.418         Logic Levels: 5  
                                                                                   Logic: 1.800ns(18.787%), Route: 7.781ns(81.213%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295      11.358         _N2              
 PLL_82_319/CLK_OUT0               td                    0.433      11.791 r       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728      12.519         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000      12.519 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.514      14.033         ntclkbufg_3      
 CLMS_46_221/CLK                                                           r       spi_send_data[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.754      14.787                          
 clock uncertainty                                      -0.150      14.637                          

 Setup time                                             -0.133      14.504                          

 Data required time                                                 14.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.504                          
 Data arrival time                                                  14.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.086                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg_buffer[2][5]/opit_0_inv/CLK
Endpoint    : div_cfg[21]/opit_0_inv/D
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.975
  Launch Clock Delay      :  4.164
  Clock Pessimism Removal :  -0.522
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         5.000       5.000 f                        
 B5                                                      0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.999       6.092 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.092         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       6.146 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.331       6.477         _N2              
 PLL_82_319/CLK_OUT0               td                    0.433       6.910 f       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.733       7.643         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000       7.643 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.521       9.164         ntclkbufg_3      
 CLMA_82_208/CLK                                                           f       div_cfg_buffer[2][5]/opit_0_inv/CLK

 CLMA_82_208/Q2                    tco                   0.203       9.367 f       div_cfg_buffer[2][5]/opit_0_inv/Q
                                   net (fanout=1)        0.287       9.654         div_cfg_buffer[2] [5]
 CLMA_86_212/M3                                                            f       div_cfg[21]/opit_0_inv/D

 Data arrival time                                                   9.654         Logic Levels: 0  
                                                                                   Logic: 0.203ns(41.429%), Route: 0.287ns(58.571%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         5.000       5.000 f                        
 B5                                                      0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200       6.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066       6.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.405       6.764         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521       7.285 f       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.880       8.165         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000       8.165 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.810       9.975         ntclkbufg_3      
 CLMA_86_212/CLK                                                           f       div_cfg[21]/opit_0_inv/CLK
 clock pessimism                                        -0.522       9.453                          
 clock uncertainty                                       0.000       9.453                          

 Hold time                                              -0.016       9.437                          

 Data required time                                                  9.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.437                          
 Data arrival time                                                   9.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg_buffer[0][2]/opit_0_inv/CLK
Endpoint    : div_cfg[2]/opit_0_inv/D
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.277  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.952
  Launch Clock Delay      :  4.153
  Clock Pessimism Removal :  -0.522
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         5.000       5.000 f                        
 B5                                                      0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.999       6.092 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.092         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       6.146 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.331       6.477         _N2              
 PLL_82_319/CLK_OUT0               td                    0.433       6.910 f       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.733       7.643         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000       7.643 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.510       9.153         ntclkbufg_3      
 CLMS_78_197/CLK                                                           f       div_cfg_buffer[0][2]/opit_0_inv/CLK

 CLMS_78_197/Q0                    tco                   0.203       9.356 f       div_cfg_buffer[0][2]/opit_0_inv/Q
                                   net (fanout=1)        0.393       9.749         div_cfg_buffer[0] [2]
 CLMA_90_197/CD                                                            f       div_cfg[2]/opit_0_inv/D

 Data arrival time                                                   9.749         Logic Levels: 0  
                                                                                   Logic: 0.203ns(34.060%), Route: 0.393ns(65.940%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         5.000       5.000 f                        
 B5                                                      0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200       6.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066       6.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.405       6.764         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521       7.285 f       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.880       8.165         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000       8.165 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.787       9.952         ntclkbufg_3      
 CLMA_90_197/CLK                                                           f       div_cfg[2]/opit_0_inv/CLK
 clock pessimism                                        -0.522       9.430                          
 clock uncertainty                                       0.000       9.430                          

 Hold time                                               0.033       9.463                          

 Data required time                                                  9.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.463                          
 Data arrival time                                                   9.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.286                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg_buffer[0][1]/opit_0_inv/CLK
Endpoint    : div_cfg[1]/opit_0_inv/D
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.277  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.952
  Launch Clock Delay      :  4.153
  Clock Pessimism Removal :  -0.522
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         5.000       5.000 f                        
 B5                                                      0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.999       6.092 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.092         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       6.146 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.331       6.477         _N2              
 PLL_82_319/CLK_OUT0               td                    0.433       6.910 f       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.733       7.643         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000       7.643 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.510       9.153         ntclkbufg_3      
 CLMS_78_197/CLK                                                           f       div_cfg_buffer[0][1]/opit_0_inv/CLK

 CLMS_78_197/Q2                    tco                   0.203       9.356 f       div_cfg_buffer[0][1]/opit_0_inv/Q
                                   net (fanout=1)        0.391       9.747         div_cfg_buffer[0] [1]
 CLMA_90_196/M2                                                            f       div_cfg[1]/opit_0_inv/D

 Data arrival time                                                   9.747         Logic Levels: 0  
                                                                                   Logic: 0.203ns(34.175%), Route: 0.391ns(65.825%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         5.000       5.000 f                        
 B5                                                      0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200       6.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066       6.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.405       6.764         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521       7.285 f       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.880       8.165         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000       8.165 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.787       9.952         ntclkbufg_3      
 CLMA_90_196/CLK                                                           f       div_cfg[1]/opit_0_inv/CLK
 clock pessimism                                        -0.522       9.430                          
 clock uncertainty                                       0.000       9.430                          

 Hold time                                              -0.016       9.414                          

 Data required time                                                  9.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.414                          
 Data arrival time                                                   9.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.333                          
====================================================================================================

====================================================================================================

Startpoint  : u_divider/cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_divider/cnt[31]/opit_0_inv_AQ_perm/Cin
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.080
  Launch Clock Delay      :  4.858
  Clock Pessimism Removal :  0.776
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT2               td                    0.526       2.152 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.875       3.027         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000       3.027 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.831       4.858         ntclkbufg_2      
 CLMA_90_212/CLK                                                           r       u_divider/cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_90_212/Q0                    tco                   0.261       5.119 r       u_divider/cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.748       5.867         u_divider/cnt [1]
                                                         0.442       6.309 r       u_divider/N7.eq_0/gateop_A2/Cout
                                                         0.000       6.309         u_divider/N7.co [2]
 CLMA_90_196/COUT                  td                    0.097       6.406 r       u_divider/N7.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.406         u_divider/N7.co [6]
                                                         0.060       6.466 r       u_divider/N7.eq_4/gateop_A2/Cout
                                                         0.000       6.466         u_divider/N7.co [10]
 CLMA_90_200/COUT                  td                    0.097       6.563 r       u_divider/N7.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.563         u_divider/N7.co [14]
                                                         0.060       6.623 r       u_divider/N7.eq_8/gateop_A2/Cout
                                                         0.000       6.623         u_divider/N7.co [18]
 CLMA_90_204/COUT                  td                    0.097       6.720 r       u_divider/N7.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.720         u_divider/N7.co [22]
                                                         0.060       6.780 r       u_divider/N7.eq_12/gateop_A2/Cout
                                                         0.000       6.780         u_divider/N7.co [26]
 CLMA_90_208/Y3                    td                    0.340       7.120 r       u_divider/N7.eq_14/gateop_A2/Y1
                                   net (fanout=33)       0.444       7.564         _N1              
 CLMA_90_212/COUT                  td                    0.434       7.998 r       u_divider/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.998         u_divider/_N2746 
                                                         0.060       8.058 r       u_divider/cnt[6]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.058         u_divider/_N2748 
 CLMA_90_216/COUT                  td                    0.097       8.155 r       u_divider/cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.155         u_divider/_N2750 
                                                         0.060       8.215 r       u_divider/cnt[10]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.215         u_divider/_N2752 
 CLMA_90_220/COUT                  td                    0.097       8.312 r       u_divider/cnt[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.312         u_divider/_N2754 
                                                         0.060       8.372 r       u_divider/cnt[14]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.372         u_divider/_N2756 
 CLMA_90_224/COUT                  td                    0.097       8.469 r       u_divider/cnt[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.469         u_divider/_N2758 
                                                         0.060       8.529 r       u_divider/cnt[18]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.529         u_divider/_N2760 
 CLMA_90_228/COUT                  td                    0.097       8.626 r       u_divider/cnt[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.626         u_divider/_N2762 
                                                         0.060       8.686 r       u_divider/cnt[22]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.686         u_divider/_N2764 
 CLMA_90_232/COUT                  td                    0.097       8.783 r       u_divider/cnt[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.783         u_divider/_N2766 
                                                         0.060       8.843 r       u_divider/cnt[26]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.843         u_divider/_N2768 
 CLMA_90_236/COUT                  td                    0.097       8.940 r       u_divider/cnt[28]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.940         u_divider/_N2770 
                                                         0.059       8.999 f       u_divider/cnt[30]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.999         u_divider/_N2772 
                                                                           f       u_divider/cnt[31]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   8.999         Logic Levels: 11 
                                                                                   Logic: 2.949ns(71.215%), Route: 1.192ns(28.785%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 B5                                                      0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     100.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     101.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     101.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     101.358         _N2              
 PLL_82_319/CLK_OUT2               td                    0.438     101.796 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.728     102.524         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000     102.524 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.556     104.080         ntclkbufg_2      
 CLMA_90_240/CLK                                                           r       u_divider/cnt[31]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.776     104.856                          
 clock uncertainty                                      -0.150     104.706                          

 Setup time                                             -0.171     104.535                          

 Data required time                                                104.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.535                          
 Data arrival time                                                   8.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.536                          
====================================================================================================

====================================================================================================

Startpoint  : u_divider/cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_divider/cnt[30]/opit_0_inv_A2Q21/Cin
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.080
  Launch Clock Delay      :  4.858
  Clock Pessimism Removal :  0.776
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT2               td                    0.526       2.152 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.875       3.027         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000       3.027 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.831       4.858         ntclkbufg_2      
 CLMA_90_212/CLK                                                           r       u_divider/cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_90_212/Q0                    tco                   0.261       5.119 r       u_divider/cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.748       5.867         u_divider/cnt [1]
                                                         0.442       6.309 r       u_divider/N7.eq_0/gateop_A2/Cout
                                                         0.000       6.309         u_divider/N7.co [2]
 CLMA_90_196/COUT                  td                    0.097       6.406 r       u_divider/N7.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.406         u_divider/N7.co [6]
                                                         0.060       6.466 r       u_divider/N7.eq_4/gateop_A2/Cout
                                                         0.000       6.466         u_divider/N7.co [10]
 CLMA_90_200/COUT                  td                    0.097       6.563 r       u_divider/N7.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.563         u_divider/N7.co [14]
                                                         0.060       6.623 r       u_divider/N7.eq_8/gateop_A2/Cout
                                                         0.000       6.623         u_divider/N7.co [18]
 CLMA_90_204/COUT                  td                    0.097       6.720 r       u_divider/N7.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.720         u_divider/N7.co [22]
                                                         0.060       6.780 r       u_divider/N7.eq_12/gateop_A2/Cout
                                                         0.000       6.780         u_divider/N7.co [26]
 CLMA_90_208/Y3                    td                    0.340       7.120 r       u_divider/N7.eq_14/gateop_A2/Y1
                                   net (fanout=33)       0.444       7.564         _N1              
 CLMA_90_212/COUT                  td                    0.434       7.998 r       u_divider/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.998         u_divider/_N2746 
                                                         0.060       8.058 r       u_divider/cnt[6]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.058         u_divider/_N2748 
 CLMA_90_216/COUT                  td                    0.097       8.155 r       u_divider/cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.155         u_divider/_N2750 
                                                         0.060       8.215 r       u_divider/cnt[10]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.215         u_divider/_N2752 
 CLMA_90_220/COUT                  td                    0.097       8.312 r       u_divider/cnt[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.312         u_divider/_N2754 
                                                         0.060       8.372 r       u_divider/cnt[14]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.372         u_divider/_N2756 
 CLMA_90_224/COUT                  td                    0.097       8.469 r       u_divider/cnt[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.469         u_divider/_N2758 
                                                         0.060       8.529 r       u_divider/cnt[18]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.529         u_divider/_N2760 
 CLMA_90_228/COUT                  td                    0.097       8.626 r       u_divider/cnt[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.626         u_divider/_N2762 
                                                         0.060       8.686 r       u_divider/cnt[22]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.686         u_divider/_N2764 
 CLMA_90_232/COUT                  td                    0.097       8.783 r       u_divider/cnt[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.783         u_divider/_N2766 
                                                         0.060       8.843 r       u_divider/cnt[26]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.843         u_divider/_N2768 
 CLMA_90_236/COUT                  td                    0.095       8.938 f       u_divider/cnt[28]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.938         u_divider/_N2770 
 CLMA_90_240/CIN                                                           f       u_divider/cnt[30]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.938         Logic Levels: 11 
                                                                                   Logic: 2.888ns(70.784%), Route: 1.192ns(29.216%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 B5                                                      0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     100.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     101.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     101.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     101.358         _N2              
 PLL_82_319/CLK_OUT2               td                    0.438     101.796 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.728     102.524         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000     102.524 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.556     104.080         ntclkbufg_2      
 CLMA_90_240/CLK                                                           r       u_divider/cnt[30]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.776     104.856                          
 clock uncertainty                                      -0.150     104.706                          

 Setup time                                             -0.171     104.535                          

 Data required time                                                104.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.535                          
 Data arrival time                                                   8.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.597                          
====================================================================================================

====================================================================================================

Startpoint  : u_divider/cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_divider/cnt[28]/opit_0_inv_A2Q21/Cin
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.075
  Launch Clock Delay      :  4.858
  Clock Pessimism Removal :  0.776
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT2               td                    0.526       2.152 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.875       3.027         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000       3.027 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.831       4.858         ntclkbufg_2      
 CLMA_90_212/CLK                                                           r       u_divider/cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_90_212/Q0                    tco                   0.261       5.119 r       u_divider/cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.748       5.867         u_divider/cnt [1]
                                                         0.442       6.309 r       u_divider/N7.eq_0/gateop_A2/Cout
                                                         0.000       6.309         u_divider/N7.co [2]
 CLMA_90_196/COUT                  td                    0.097       6.406 r       u_divider/N7.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.406         u_divider/N7.co [6]
                                                         0.060       6.466 r       u_divider/N7.eq_4/gateop_A2/Cout
                                                         0.000       6.466         u_divider/N7.co [10]
 CLMA_90_200/COUT                  td                    0.097       6.563 r       u_divider/N7.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.563         u_divider/N7.co [14]
                                                         0.060       6.623 r       u_divider/N7.eq_8/gateop_A2/Cout
                                                         0.000       6.623         u_divider/N7.co [18]
 CLMA_90_204/COUT                  td                    0.097       6.720 r       u_divider/N7.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.720         u_divider/N7.co [22]
                                                         0.060       6.780 r       u_divider/N7.eq_12/gateop_A2/Cout
                                                         0.000       6.780         u_divider/N7.co [26]
 CLMA_90_208/Y3                    td                    0.340       7.120 r       u_divider/N7.eq_14/gateop_A2/Y1
                                   net (fanout=33)       0.444       7.564         _N1              
 CLMA_90_212/COUT                  td                    0.434       7.998 r       u_divider/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.998         u_divider/_N2746 
                                                         0.060       8.058 r       u_divider/cnt[6]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.058         u_divider/_N2748 
 CLMA_90_216/COUT                  td                    0.097       8.155 r       u_divider/cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.155         u_divider/_N2750 
                                                         0.060       8.215 r       u_divider/cnt[10]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.215         u_divider/_N2752 
 CLMA_90_220/COUT                  td                    0.097       8.312 r       u_divider/cnt[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.312         u_divider/_N2754 
                                                         0.060       8.372 r       u_divider/cnt[14]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.372         u_divider/_N2756 
 CLMA_90_224/COUT                  td                    0.097       8.469 r       u_divider/cnt[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.469         u_divider/_N2758 
                                                         0.060       8.529 r       u_divider/cnt[18]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.529         u_divider/_N2760 
 CLMA_90_228/COUT                  td                    0.097       8.626 r       u_divider/cnt[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.626         u_divider/_N2762 
                                                         0.060       8.686 r       u_divider/cnt[22]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.686         u_divider/_N2764 
 CLMA_90_232/COUT                  td                    0.097       8.783 r       u_divider/cnt[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.783         u_divider/_N2766 
                                                         0.059       8.842 f       u_divider/cnt[26]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.842         u_divider/_N2768 
                                                                           f       u_divider/cnt[28]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.842         Logic Levels: 10 
                                                                                   Logic: 2.792ns(70.080%), Route: 1.192ns(29.920%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 B5                                                      0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     100.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     101.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     101.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     101.358         _N2              
 PLL_82_319/CLK_OUT2               td                    0.438     101.796 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.728     102.524         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000     102.524 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.551     104.075         ntclkbufg_2      
 CLMA_90_236/CLK                                                           r       u_divider/cnt[28]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.776     104.851                          
 clock uncertainty                                      -0.150     104.701                          

 Setup time                                             -0.171     104.530                          

 Data required time                                                104.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.530                          
 Data arrival time                                                   8.842                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.688                          
====================================================================================================

====================================================================================================

Startpoint  : u_divider/clk_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_divider/clk_out/opit_0_inv_L5Q_perm/L4
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.042
  Clock Pessimism Removal :  -0.812
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N2              
 PLL_82_319/CLK_OUT2               td                    0.438       1.796 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.728       2.524         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000       2.524 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.518       4.042         ntclkbufg_2      
 CLMA_82_205/CLK                                                           r       u_divider/clk_out/opit_0_inv_L5Q_perm/CLK

 CLMA_82_205/Q0                    tco                   0.218       4.260 f       u_divider/clk_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1931)     0.142       4.402         nt_ad2_clk       
 CLMA_82_205/A4                                                            f       u_divider/clk_out/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.402         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.556%), Route: 0.142ns(39.444%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT2               td                    0.526       2.152 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.875       3.027         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000       3.027 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.827       4.854         ntclkbufg_2      
 CLMA_82_205/CLK                                                           r       u_divider/clk_out/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.812       4.042                          
 clock uncertainty                                       0.000       4.042                          

 Hold time                                              -0.081       3.961                          

 Data required time                                                  3.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.961                          
 Data arrival time                                                   4.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.441                          
====================================================================================================

====================================================================================================

Startpoint  : u_divider/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_divider/cnt[2]/opit_0_inv_A2Q21/I00
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.858
  Launch Clock Delay      :  4.039
  Clock Pessimism Removal :  -0.754
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N2              
 PLL_82_319/CLK_OUT2               td                    0.438       1.796 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.728       2.524         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000       2.524 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.515       4.039         ntclkbufg_2      
 CLMA_86_204/CLK                                                           r       u_divider/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_204/Q0                    tco                   0.218       4.257 f       u_divider/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.229       4.486         u_divider/cnt [0]
 CLMA_90_212/A0                                                            f       u_divider/cnt[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   4.486         Logic Levels: 0  
                                                                                   Logic: 0.218ns(48.770%), Route: 0.229ns(51.230%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT2               td                    0.526       2.152 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.875       3.027         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000       3.027 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.831       4.858         ntclkbufg_2      
 CLMA_90_212/CLK                                                           r       u_divider/cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.754       4.104                          
 clock uncertainty                                       0.000       4.104                          

 Hold time                                              -0.125       3.979                          

 Data required time                                                  3.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.979                          
 Data arrival time                                                   4.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.507                          
====================================================================================================

====================================================================================================

Startpoint  : u_divider/cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_divider/cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.863
  Launch Clock Delay      :  4.050
  Clock Pessimism Removal :  -0.813
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N2              
 PLL_82_319/CLK_OUT2               td                    0.438       1.796 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.728       2.524         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000       2.524 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.526       4.050         ntclkbufg_2      
 CLMA_90_216/CLK                                                           r       u_divider/cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_90_216/Q0                    tco                   0.218       4.268 f       u_divider/cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.141       4.409         u_divider/cnt [5]
 CLMA_90_216/A1                                                            f       u_divider/cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.409         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT2               td                    0.526       2.152 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.875       3.027         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000       3.027 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.836       4.863         ntclkbufg_2      
 CLMA_90_216/CLK                                                           r       u_divider/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.813       4.050                          
 clock uncertainty                                       0.000       4.050                          

 Hold time                                              -0.166       3.884                          

 Data required time                                                  3.884                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.884                          
 Data arrival time                                                   4.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.525                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg[7]/opit_0_inv/CLK
Endpoint    : u_divider/cnt[31]/opit_0_inv_AQ_perm/Cin
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.466  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.080
  Launch Clock Delay      :  4.952
  Clock Pessimism Removal :  0.406
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                        95.000      95.000 f                        
 B5                                                      0.000      95.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093      95.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200      96.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      96.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066      96.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.405      96.764         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521      97.285 f       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.880      98.165         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000      98.165 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.787      99.952         ntclkbufg_3      
 CLMA_90_197/CLK                                                           f       div_cfg[7]/opit_0_inv/CLK

 CLMA_90_197/Q2                    tco                   0.241     100.193 r       div_cfg[7]/opit_0_inv/Q
                                   net (fanout=1)        0.734     100.927         div_cfg[7]       
 CLMA_90_196/COUT                  td                    0.427     101.354 r       u_divider/N7.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.354         u_divider/N7.co [6]
                                                         0.060     101.414 r       u_divider/N7.eq_4/gateop_A2/Cout
                                                         0.000     101.414         u_divider/N7.co [10]
 CLMA_90_200/COUT                  td                    0.097     101.511 r       u_divider/N7.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.511         u_divider/N7.co [14]
                                                         0.060     101.571 r       u_divider/N7.eq_8/gateop_A2/Cout
                                                         0.000     101.571         u_divider/N7.co [18]
 CLMA_90_204/COUT                  td                    0.097     101.668 r       u_divider/N7.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.668         u_divider/N7.co [22]
                                                         0.060     101.728 r       u_divider/N7.eq_12/gateop_A2/Cout
                                                         0.000     101.728         u_divider/N7.co [26]
 CLMA_90_208/Y3                    td                    0.340     102.068 r       u_divider/N7.eq_14/gateop_A2/Y1
                                   net (fanout=33)       0.444     102.512         _N1              
 CLMA_90_212/COUT                  td                    0.434     102.946 r       u_divider/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     102.946         u_divider/_N2746 
                                                         0.060     103.006 r       u_divider/cnt[6]/opit_0_inv_A2Q21/Cout
                                                         0.000     103.006         u_divider/_N2748 
 CLMA_90_216/COUT                  td                    0.097     103.103 r       u_divider/cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     103.103         u_divider/_N2750 
                                                         0.060     103.163 r       u_divider/cnt[10]/opit_0_inv_A2Q21/Cout
                                                         0.000     103.163         u_divider/_N2752 
 CLMA_90_220/COUT                  td                    0.097     103.260 r       u_divider/cnt[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     103.260         u_divider/_N2754 
                                                         0.060     103.320 r       u_divider/cnt[14]/opit_0_inv_A2Q21/Cout
                                                         0.000     103.320         u_divider/_N2756 
 CLMA_90_224/COUT                  td                    0.097     103.417 r       u_divider/cnt[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     103.417         u_divider/_N2758 
                                                         0.060     103.477 r       u_divider/cnt[18]/opit_0_inv_A2Q21/Cout
                                                         0.000     103.477         u_divider/_N2760 
 CLMA_90_228/COUT                  td                    0.097     103.574 r       u_divider/cnt[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     103.574         u_divider/_N2762 
                                                         0.060     103.634 r       u_divider/cnt[22]/opit_0_inv_A2Q21/Cout
                                                         0.000     103.634         u_divider/_N2764 
 CLMA_90_232/COUT                  td                    0.097     103.731 r       u_divider/cnt[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     103.731         u_divider/_N2766 
                                                         0.060     103.791 r       u_divider/cnt[26]/opit_0_inv_A2Q21/Cout
                                                         0.000     103.791         u_divider/_N2768 
 CLMA_90_236/COUT                  td                    0.097     103.888 r       u_divider/cnt[28]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     103.888         u_divider/_N2770 
                                                         0.059     103.947 f       u_divider/cnt[30]/opit_0_inv_A2Q21/Cout
                                                         0.000     103.947         u_divider/_N2772 
                                                                           f       u_divider/cnt[31]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                 103.947         Logic Levels: 11 
                                                                                   Logic: 2.817ns(70.513%), Route: 1.178ns(29.487%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 B5                                                      0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     100.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     101.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     101.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     101.358         _N2              
 PLL_82_319/CLK_OUT2               td                    0.438     101.796 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.728     102.524         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000     102.524 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.556     104.080         ntclkbufg_2      
 CLMA_90_240/CLK                                                           r       u_divider/cnt[31]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.406     104.486                          
 clock uncertainty                                      -0.150     104.336                          

 Setup time                                             -0.171     104.165                          

 Data required time                                                104.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.165                          
 Data arrival time                                                 103.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.218                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg[7]/opit_0_inv/CLK
Endpoint    : u_divider/cnt[30]/opit_0_inv_A2Q21/Cin
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.466  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.080
  Launch Clock Delay      :  4.952
  Clock Pessimism Removal :  0.406
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                        95.000      95.000 f                        
 B5                                                      0.000      95.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093      95.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200      96.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      96.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066      96.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.405      96.764         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521      97.285 f       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.880      98.165         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000      98.165 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.787      99.952         ntclkbufg_3      
 CLMA_90_197/CLK                                                           f       div_cfg[7]/opit_0_inv/CLK

 CLMA_90_197/Q2                    tco                   0.241     100.193 r       div_cfg[7]/opit_0_inv/Q
                                   net (fanout=1)        0.734     100.927         div_cfg[7]       
 CLMA_90_196/COUT                  td                    0.427     101.354 r       u_divider/N7.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.354         u_divider/N7.co [6]
                                                         0.060     101.414 r       u_divider/N7.eq_4/gateop_A2/Cout
                                                         0.000     101.414         u_divider/N7.co [10]
 CLMA_90_200/COUT                  td                    0.097     101.511 r       u_divider/N7.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.511         u_divider/N7.co [14]
                                                         0.060     101.571 r       u_divider/N7.eq_8/gateop_A2/Cout
                                                         0.000     101.571         u_divider/N7.co [18]
 CLMA_90_204/COUT                  td                    0.097     101.668 r       u_divider/N7.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.668         u_divider/N7.co [22]
                                                         0.060     101.728 r       u_divider/N7.eq_12/gateop_A2/Cout
                                                         0.000     101.728         u_divider/N7.co [26]
 CLMA_90_208/Y3                    td                    0.340     102.068 r       u_divider/N7.eq_14/gateop_A2/Y1
                                   net (fanout=33)       0.444     102.512         _N1              
 CLMA_90_212/COUT                  td                    0.434     102.946 r       u_divider/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     102.946         u_divider/_N2746 
                                                         0.060     103.006 r       u_divider/cnt[6]/opit_0_inv_A2Q21/Cout
                                                         0.000     103.006         u_divider/_N2748 
 CLMA_90_216/COUT                  td                    0.097     103.103 r       u_divider/cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     103.103         u_divider/_N2750 
                                                         0.060     103.163 r       u_divider/cnt[10]/opit_0_inv_A2Q21/Cout
                                                         0.000     103.163         u_divider/_N2752 
 CLMA_90_220/COUT                  td                    0.097     103.260 r       u_divider/cnt[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     103.260         u_divider/_N2754 
                                                         0.060     103.320 r       u_divider/cnt[14]/opit_0_inv_A2Q21/Cout
                                                         0.000     103.320         u_divider/_N2756 
 CLMA_90_224/COUT                  td                    0.097     103.417 r       u_divider/cnt[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     103.417         u_divider/_N2758 
                                                         0.060     103.477 r       u_divider/cnt[18]/opit_0_inv_A2Q21/Cout
                                                         0.000     103.477         u_divider/_N2760 
 CLMA_90_228/COUT                  td                    0.097     103.574 r       u_divider/cnt[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     103.574         u_divider/_N2762 
                                                         0.060     103.634 r       u_divider/cnt[22]/opit_0_inv_A2Q21/Cout
                                                         0.000     103.634         u_divider/_N2764 
 CLMA_90_232/COUT                  td                    0.097     103.731 r       u_divider/cnt[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     103.731         u_divider/_N2766 
                                                         0.060     103.791 r       u_divider/cnt[26]/opit_0_inv_A2Q21/Cout
                                                         0.000     103.791         u_divider/_N2768 
 CLMA_90_236/COUT                  td                    0.095     103.886 f       u_divider/cnt[28]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     103.886         u_divider/_N2770 
 CLMA_90_240/CIN                                                           f       u_divider/cnt[30]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                 103.886         Logic Levels: 11 
                                                                                   Logic: 2.756ns(70.056%), Route: 1.178ns(29.944%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 B5                                                      0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     100.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     101.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     101.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     101.358         _N2              
 PLL_82_319/CLK_OUT2               td                    0.438     101.796 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.728     102.524         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000     102.524 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.556     104.080         ntclkbufg_2      
 CLMA_90_240/CLK                                                           r       u_divider/cnt[30]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.406     104.486                          
 clock uncertainty                                      -0.150     104.336                          

 Setup time                                             -0.171     104.165                          

 Data required time                                                104.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.165                          
 Data arrival time                                                 103.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.279                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg[7]/opit_0_inv/CLK
Endpoint    : u_divider/cnt[28]/opit_0_inv_A2Q21/Cin
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.471  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.075
  Launch Clock Delay      :  4.952
  Clock Pessimism Removal :  0.406
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                        95.000      95.000 f                        
 B5                                                      0.000      95.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093      95.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200      96.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      96.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066      96.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.405      96.764         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521      97.285 f       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.880      98.165         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000      98.165 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.787      99.952         ntclkbufg_3      
 CLMA_90_197/CLK                                                           f       div_cfg[7]/opit_0_inv/CLK

 CLMA_90_197/Q2                    tco                   0.241     100.193 r       div_cfg[7]/opit_0_inv/Q
                                   net (fanout=1)        0.734     100.927         div_cfg[7]       
 CLMA_90_196/COUT                  td                    0.427     101.354 r       u_divider/N7.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.354         u_divider/N7.co [6]
                                                         0.060     101.414 r       u_divider/N7.eq_4/gateop_A2/Cout
                                                         0.000     101.414         u_divider/N7.co [10]
 CLMA_90_200/COUT                  td                    0.097     101.511 r       u_divider/N7.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.511         u_divider/N7.co [14]
                                                         0.060     101.571 r       u_divider/N7.eq_8/gateop_A2/Cout
                                                         0.000     101.571         u_divider/N7.co [18]
 CLMA_90_204/COUT                  td                    0.097     101.668 r       u_divider/N7.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.668         u_divider/N7.co [22]
                                                         0.060     101.728 r       u_divider/N7.eq_12/gateop_A2/Cout
                                                         0.000     101.728         u_divider/N7.co [26]
 CLMA_90_208/Y3                    td                    0.340     102.068 r       u_divider/N7.eq_14/gateop_A2/Y1
                                   net (fanout=33)       0.444     102.512         _N1              
 CLMA_90_212/COUT                  td                    0.434     102.946 r       u_divider/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     102.946         u_divider/_N2746 
                                                         0.060     103.006 r       u_divider/cnt[6]/opit_0_inv_A2Q21/Cout
                                                         0.000     103.006         u_divider/_N2748 
 CLMA_90_216/COUT                  td                    0.097     103.103 r       u_divider/cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     103.103         u_divider/_N2750 
                                                         0.060     103.163 r       u_divider/cnt[10]/opit_0_inv_A2Q21/Cout
                                                         0.000     103.163         u_divider/_N2752 
 CLMA_90_220/COUT                  td                    0.097     103.260 r       u_divider/cnt[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     103.260         u_divider/_N2754 
                                                         0.060     103.320 r       u_divider/cnt[14]/opit_0_inv_A2Q21/Cout
                                                         0.000     103.320         u_divider/_N2756 
 CLMA_90_224/COUT                  td                    0.097     103.417 r       u_divider/cnt[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     103.417         u_divider/_N2758 
                                                         0.060     103.477 r       u_divider/cnt[18]/opit_0_inv_A2Q21/Cout
                                                         0.000     103.477         u_divider/_N2760 
 CLMA_90_228/COUT                  td                    0.097     103.574 r       u_divider/cnt[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     103.574         u_divider/_N2762 
                                                         0.060     103.634 r       u_divider/cnt[22]/opit_0_inv_A2Q21/Cout
                                                         0.000     103.634         u_divider/_N2764 
 CLMA_90_232/COUT                  td                    0.097     103.731 r       u_divider/cnt[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     103.731         u_divider/_N2766 
                                                         0.059     103.790 f       u_divider/cnt[26]/opit_0_inv_A2Q21/Cout
                                                         0.000     103.790         u_divider/_N2768 
                                                                           f       u_divider/cnt[28]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                 103.790         Logic Levels: 10 
                                                                                   Logic: 2.660ns(69.307%), Route: 1.178ns(30.693%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 B5                                                      0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     100.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     101.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     101.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     101.358         _N2              
 PLL_82_319/CLK_OUT2               td                    0.438     101.796 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.728     102.524         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000     102.524 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.551     104.075         ntclkbufg_2      
 CLMA_90_236/CLK                                                           r       u_divider/cnt[28]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.406     104.481                          
 clock uncertainty                                      -0.150     104.331                          

 Setup time                                             -0.171     104.160                          

 Data required time                                                104.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.160                          
 Data arrival time                                                 103.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.370                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg[31]/opit_0_inv/CLK
Endpoint    : u_divider/cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.535  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.851
  Launch Clock Delay      :  4.167
  Clock Pessimism Removal :  -0.149
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       105.000     105.000 f                        
 B5                                                      0.000     105.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093     105.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.999     106.092 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     106.092         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     106.146 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.331     106.477         _N2              
 PLL_82_319/CLK_OUT0               td                    0.433     106.910 f       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.733     107.643         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000     107.643 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.524     109.167         ntclkbufg_3      
 CLMS_78_209/CLK                                                           f       div_cfg[31]/opit_0_inv/CLK

 CLMS_78_209/Q2                    tco                   0.203     109.370 f       div_cfg[31]/opit_0_inv/Q
                                   net (fanout=1)        0.250     109.620         div_cfg[31]      
 CLMA_90_208/Y3                    td                    0.343     109.963 f       u_divider/N7.eq_14/gateop_A2/Y1
                                   net (fanout=33)       0.260     110.223         _N1              
 CLMA_86_204/A4                                                            f       u_divider/cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                 110.223         Logic Levels: 1  
                                                                                   Logic: 0.546ns(51.705%), Route: 0.510ns(48.295%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 B5                                                      0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     100.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     101.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     101.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366     101.626         _N2              
 PLL_82_319/CLK_OUT2               td                    0.526     102.152 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.875     103.027         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000     103.027 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.824     104.851         ntclkbufg_2      
 CLMA_86_204/CLK                                                           r       u_divider/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.149     104.702                          
 clock uncertainty                                       0.150     104.852                          

 Hold time                                              -0.081     104.771                          

 Data required time                                                104.771                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.771                          
 Data arrival time                                                 110.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.452                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg[31]/opit_0_inv/CLK
Endpoint    : u_divider/cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.858
  Launch Clock Delay      :  4.167
  Clock Pessimism Removal :  -0.149
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       105.000     105.000 f                        
 B5                                                      0.000     105.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093     105.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.999     106.092 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     106.092         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     106.146 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.331     106.477         _N2              
 PLL_82_319/CLK_OUT0               td                    0.433     106.910 f       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.733     107.643         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000     107.643 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.524     109.167         ntclkbufg_3      
 CLMS_78_209/CLK                                                           f       div_cfg[31]/opit_0_inv/CLK

 CLMS_78_209/Q2                    tco                   0.203     109.370 f       div_cfg[31]/opit_0_inv/Q
                                   net (fanout=1)        0.250     109.620         div_cfg[31]      
 CLMA_90_208/Y3                    td                    0.343     109.963 f       u_divider/N7.eq_14/gateop_A2/Y1
                                   net (fanout=33)       0.265     110.228         _N1              
 CLMA_90_212/A1                                                            f       u_divider/cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                 110.228         Logic Levels: 1  
                                                                                   Logic: 0.546ns(51.461%), Route: 0.515ns(48.539%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 B5                                                      0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     100.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     101.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     101.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366     101.626         _N2              
 PLL_82_319/CLK_OUT2               td                    0.526     102.152 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.875     103.027         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000     103.027 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.831     104.858         ntclkbufg_2      
 CLMA_90_212/CLK                                                           r       u_divider/cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.149     104.709                          
 clock uncertainty                                       0.150     104.859                          

 Hold time                                              -0.166     104.693                          

 Data required time                                                104.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.693                          
 Data arrival time                                                 110.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.535                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg[31]/opit_0_inv/CLK
Endpoint    : u_divider/cnt[2]/opit_0_inv_A2Q21/I11
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.858
  Launch Clock Delay      :  4.167
  Clock Pessimism Removal :  -0.149
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       105.000     105.000 f                        
 B5                                                      0.000     105.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093     105.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.999     106.092 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     106.092         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     106.146 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.331     106.477         _N2              
 PLL_82_319/CLK_OUT0               td                    0.433     106.910 f       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.733     107.643         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000     107.643 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.524     109.167         ntclkbufg_3      
 CLMS_78_209/CLK                                                           f       div_cfg[31]/opit_0_inv/CLK

 CLMS_78_209/Q2                    tco                   0.203     109.370 f       div_cfg[31]/opit_0_inv/Q
                                   net (fanout=1)        0.250     109.620         div_cfg[31]      
 CLMA_90_208/Y3                    td                    0.343     109.963 f       u_divider/N7.eq_14/gateop_A2/Y1
                                   net (fanout=33)       0.265     110.228         _N1              
 CLMA_90_212/B1                                                            f       u_divider/cnt[2]/opit_0_inv_A2Q21/I11

 Data arrival time                                                 110.228         Logic Levels: 1  
                                                                                   Logic: 0.546ns(51.461%), Route: 0.515ns(48.539%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 B5                                                      0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     100.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     101.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     101.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366     101.626         _N2              
 PLL_82_319/CLK_OUT2               td                    0.526     102.152 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.875     103.027         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000     103.027 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.831     104.858         ntclkbufg_2      
 CLMA_90_212/CLK                                                           r       u_divider/cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.149     104.709                          
 clock uncertainty                                       0.150     104.859                          

 Hold time                                              -0.167     104.692                          

 Data required time                                                104.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.692                          
 Data arrival time                                                 110.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.536                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.116
  Launch Clock Delay      :  3.896
  Clock Pessimism Removal :  0.731
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.083       2.083         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.083 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.813       3.896         ntclkbufg_4      
 CLMA_30_316/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_30_316/Q0                    tco                   0.261       4.157 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.222       5.379         u_CORES/u_jtag_hub/data_ctrl
 CLMA_58_272/A1                                                            r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.379         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.599%), Route: 1.222ns(82.401%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.586      26.586         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      26.586 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.530      28.116         ntclkbufg_4      
 CLMA_58_272/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.731      28.847                          
 clock uncertainty                                      -0.050      28.797                          

 Setup time                                             -0.235      28.562                          

 Data required time                                                 28.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.562                          
 Data arrival time                                                   5.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.183                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.128
  Launch Clock Delay      :  3.896
  Clock Pessimism Removal :  0.731
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.083       2.083         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.083 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.813       3.896         ntclkbufg_4      
 CLMA_30_316/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_30_316/Q0                    tco                   0.261       4.157 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.231       5.388         u_CORES/u_jtag_hub/data_ctrl
 CLMA_54_260/A1                                                            r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.388         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.493%), Route: 1.231ns(82.507%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.586      26.586         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      26.586 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.542      28.128         ntclkbufg_4      
 CLMA_54_260/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.731      28.859                          
 clock uncertainty                                      -0.050      28.809                          

 Setup time                                             -0.235      28.574                          

 Data required time                                                 28.574                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.574                          
 Data arrival time                                                   5.388                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.186                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.116
  Launch Clock Delay      :  3.896
  Clock Pessimism Removal :  0.731
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.083       2.083         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.083 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.813       3.896         ntclkbufg_4      
 CLMA_30_316/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_30_316/Q0                    tco                   0.261       4.157 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.222       5.379         u_CORES/u_jtag_hub/data_ctrl
 CLMA_58_272/B1                                                            r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.379         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.599%), Route: 1.222ns(82.401%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.586      26.586         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      26.586 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.530      28.116         ntclkbufg_4      
 CLMA_58_272/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.731      28.847                          
 clock uncertainty                                      -0.050      28.797                          

 Setup time                                             -0.227      28.570                          

 Data required time                                                 28.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.570                          
 Data arrival time                                                   5.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.191                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.321  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.964
  Launch Clock Delay      :  3.252
  Clock Pessimism Removal :  -0.391
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.692       1.692         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.692 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.560       3.252         ntclkbufg_4      
 CLMA_86_264/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_264/Q0                    tco                   0.218       3.470 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.293       3.763         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [45]
 CLMA_82_260/C4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.763         Logic Levels: 0  
                                                                                   Logic: 0.218ns(42.661%), Route: 0.293ns(57.339%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.083       2.083         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.083 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.881       3.964         ntclkbufg_4      
 CLMA_82_260/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.391       3.573                          
 clock uncertainty                                       0.000       3.573                          

 Hold time                                              -0.082       3.491                          

 Data required time                                                  3.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.491                          
 Data arrival time                                                   3.763                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.956
  Launch Clock Delay      :  3.260
  Clock Pessimism Removal :  -0.391
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.692       1.692         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.692 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.568       3.260         ntclkbufg_4      
 CLMA_82_260/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_260/Q2                    tco                   0.218       3.478 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.286       3.764         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [44]
 CLMA_86_264/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.764         Logic Levels: 0  
                                                                                   Logic: 0.218ns(43.254%), Route: 0.286ns(56.746%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.083       2.083         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.083 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.873       3.956         ntclkbufg_4      
 CLMA_86_264/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.391       3.565                          
 clock uncertainty                                       0.000       3.565                          

 Hold time                                              -0.084       3.481                          

 Data required time                                                  3.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.481                          
 Data arrival time                                                   3.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.283                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[40]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.960
  Launch Clock Delay      :  3.260
  Clock Pessimism Removal :  -0.391
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.692       1.692         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.692 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.568       3.260         ntclkbufg_4      
 CLMA_82_260/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_260/Q0                    tco                   0.218       3.478 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.338       3.816         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [41]
 CLMA_82_245/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[40]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.816         Logic Levels: 0  
                                                                                   Logic: 0.218ns(39.209%), Route: 0.338ns(60.791%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.083       2.083         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.083 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.877       3.960         ntclkbufg_4      
 CLMA_82_245/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[40]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.391       3.569                          
 clock uncertainty                                       0.000       3.569                          

 Hold time                                              -0.084       3.485                          

 Data required time                                                  3.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.485                          
 Data arrival time                                                   3.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.724  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.238
  Launch Clock Delay      :  3.962
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.096      27.096         u_CORES/capt_o   
 USCM_74_109/CLK_USCM              td                    0.000      27.096 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.866      28.962         ntclkbufg_0      
 CLMA_58_260/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_58_260/Q0                    tco                   0.261      29.223 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=6)        0.660      29.883         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_66_256/Y0                    td                    0.383      30.266 r       u_CORES/u_debug_core_0/u_hub_data_decode/N118_3/gateop_perm/Z
                                   net (fanout=19)       0.847      31.113         u_CORES/u_debug_core_0/_N1770
 CLMA_42_261/Y0                    td                    0.164      31.277 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69/gateop_perm/Z
                                   net (fanout=3)        0.586      31.863         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69
 CLMA_42_264/Y0                    td                    0.164      32.027 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N242_inv/gateop_perm/Z
                                   net (fanout=4)        0.544      32.571         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N242
 CLMA_42_257/CE                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  32.571         Logic Levels: 3  
                                                                                   Logic: 0.972ns(26.933%), Route: 2.637ns(73.067%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.692      51.692         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      51.692 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.546      53.238         ntclkbufg_4      
 CLMA_42_257/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.238                          
 clock uncertainty                                      -0.050      53.188                          

 Setup time                                             -0.277      52.911                          

 Data required time                                                 52.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.911                          
 Data arrival time                                                  32.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.724  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.238
  Launch Clock Delay      :  3.962
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.096      27.096         u_CORES/capt_o   
 USCM_74_109/CLK_USCM              td                    0.000      27.096 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.866      28.962         ntclkbufg_0      
 CLMA_58_260/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_58_260/Q0                    tco                   0.261      29.223 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=6)        0.660      29.883         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_66_256/Y0                    td                    0.383      30.266 r       u_CORES/u_debug_core_0/u_hub_data_decode/N118_3/gateop_perm/Z
                                   net (fanout=19)       0.847      31.113         u_CORES/u_debug_core_0/_N1770
 CLMA_42_261/Y0                    td                    0.164      31.277 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69/gateop_perm/Z
                                   net (fanout=3)        0.586      31.863         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69
 CLMA_42_264/Y0                    td                    0.164      32.027 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N242_inv/gateop_perm/Z
                                   net (fanout=4)        0.544      32.571         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N242
 CLMA_42_257/CE                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  32.571         Logic Levels: 3  
                                                                                   Logic: 0.972ns(26.933%), Route: 2.637ns(73.067%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.692      51.692         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      51.692 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.546      53.238         ntclkbufg_4      
 CLMA_42_257/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.238                          
 clock uncertainty                                      -0.050      53.188                          

 Setup time                                             -0.277      52.911                          

 Data required time                                                 52.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.911                          
 Data arrival time                                                  32.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.694  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.268
  Launch Clock Delay      :  3.962
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.096      27.096         u_CORES/capt_o   
 USCM_74_109/CLK_USCM              td                    0.000      27.096 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.866      28.962         ntclkbufg_0      
 CLMA_58_260/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_58_260/Q0                    tco                   0.261      29.223 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=6)        0.660      29.883         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_66_256/Y0                    td                    0.383      30.266 r       u_CORES/u_debug_core_0/u_hub_data_decode/N118_3/gateop_perm/Z
                                   net (fanout=19)       0.436      30.702         u_CORES/u_debug_core_0/_N1770
 CLMA_70_253/Y2                    td                    0.165      30.867 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105/gateop_perm/Z
                                   net (fanout=2)        0.623      31.490         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105
 CLMA_78_260/Y1                    td                    0.276      31.766 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N458_inv/gateop_perm/Z
                                   net (fanout=7)        0.790      32.556         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N458
 CLMA_70_248/CE                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  32.556         Logic Levels: 3  
                                                                                   Logic: 1.085ns(30.189%), Route: 2.509ns(69.811%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.692      51.692         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      51.692 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.576      53.268         ntclkbufg_4      
 CLMA_70_248/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.268                          
 clock uncertainty                                      -0.050      53.218                          

 Setup time                                             -0.277      52.941                          

 Data required time                                                 52.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.941                          
 Data arrival time                                                  32.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.385                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.696  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.950
  Launch Clock Delay      :  3.254
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.706      26.706         u_CORES/capt_o   
 USCM_74_109/CLK_USCM              td                    0.000      26.706 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.548      28.254         ntclkbufg_0      
 CLMA_58_264/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_58_264/Q2                    tco                   0.218      28.472 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=6)        0.285      28.757         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_66_264/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  28.757         Logic Levels: 0  
                                                                                   Logic: 0.218ns(43.340%), Route: 0.285ns(56.660%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.083       2.083         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.083 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.867       3.950         ntclkbufg_4      
 CLMA_66_264/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.950                          
 clock uncertainty                                       0.050       4.000                          

 Hold time                                               0.033       4.033                          

 Data required time                                                  4.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.033                          
 Data arrival time                                                  28.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.724                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.696  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.950
  Launch Clock Delay      :  3.254
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.706      26.706         u_CORES/capt_o   
 USCM_74_109/CLK_USCM              td                    0.000      26.706 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.548      28.254         ntclkbufg_0      
 CLMA_58_264/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_58_264/Q1                    tco                   0.218      28.472 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=6)        0.284      28.756         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_66_264/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  28.756         Logic Levels: 0  
                                                                                   Logic: 0.218ns(43.426%), Route: 0.284ns(56.574%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.083       2.083         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.083 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.867       3.950         ntclkbufg_4      
 CLMA_66_264/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.950                          
 clock uncertainty                                       0.050       4.000                          

 Hold time                                              -0.016       3.984                          

 Data required time                                                  3.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.984                          
 Data arrival time                                                  28.756                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.772                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.685  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.944
  Launch Clock Delay      :  3.259
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.706      26.706         u_CORES/capt_o   
 USCM_74_109/CLK_USCM              td                    0.000      26.706 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.553      28.259         ntclkbufg_0      
 CLMA_58_260/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_58_260/Q0                    tco                   0.218      28.477 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=6)        0.349      28.826         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_58_265/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  28.826         Logic Levels: 0  
                                                                                   Logic: 0.218ns(38.448%), Route: 0.349ns(61.552%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.083       2.083         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.083 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.861       3.944         ntclkbufg_4      
 CLMA_58_265/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       3.944                          
 clock uncertainty                                       0.050       3.994                          

 Hold time                                              -0.016       3.978                          

 Data required time                                                  3.978                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.978                          
 Data arrival time                                                  28.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.848                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.484  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.248
  Launch Clock Delay      :  3.732
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.902      76.902         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      76.902 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.830      78.732         ntclkbufg_4      
 CLMA_54_260/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_260/Q1                    tco                   0.241      78.973 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.929      80.902         u_CORES/id_o [0] 
 CLMA_50_265/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                  80.902         Logic Levels: 0  
                                                                                   Logic: 0.241ns(11.106%), Route: 1.929ns(88.894%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.706     126.706         u_CORES/capt_o   
 USCM_74_109/CLK_USCM              td                    0.000     126.706 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.542     128.248         ntclkbufg_0      
 CLMA_50_265/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.248                          
 clock uncertainty                                      -0.050     128.198                          

 Setup time                                             -0.067     128.131                          

 Data required time                                                128.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.131                          
 Data arrival time                                                  80.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.229                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.484  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.248
  Launch Clock Delay      :  3.732
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.902      76.902         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      76.902 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.830      78.732         ntclkbufg_4      
 CLMA_54_260/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_260/Q0                    tco                   0.241      78.973 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.820      80.793         u_CORES/id_o [1] 
 CLMA_50_265/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                  80.793         Logic Levels: 0  
                                                                                   Logic: 0.241ns(11.693%), Route: 1.820ns(88.307%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.706     126.706         u_CORES/capt_o   
 USCM_74_109/CLK_USCM              td                    0.000     126.706 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.542     128.248         ntclkbufg_0      
 CLMA_50_265/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.248                          
 clock uncertainty                                      -0.050     128.198                          

 Setup time                                             -0.067     128.131                          

 Data required time                                                128.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.131                          
 Data arrival time                                                  80.793                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.338                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.466  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.254
  Launch Clock Delay      :  3.720
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.902      76.902         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      76.902 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.818      78.720         ntclkbufg_4      
 CLMA_58_272/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_272/Q1                    tco                   0.241      78.961 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.821      80.782         u_CORES/id_o [4] 
 CLMA_58_264/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                  80.782         Logic Levels: 0  
                                                                                   Logic: 0.241ns(11.688%), Route: 1.821ns(88.312%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.706     126.706         u_CORES/capt_o   
 USCM_74_109/CLK_USCM              td                    0.000     126.706 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.548     128.254         ntclkbufg_0      
 CLMA_58_264/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.254                          
 clock uncertainty                                      -0.050     128.204                          

 Setup time                                             -0.067     128.137                          

 Data required time                                                128.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.137                          
 Data arrival time                                                  80.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.355                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.835  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.951
  Launch Clock Delay      :  3.116
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.586     126.586         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000     126.586 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.530     128.116         ntclkbufg_4      
 CLMA_58_272/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_272/Q1                    tco                   0.204     128.320 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.845     129.165         u_CORES/id_o [4] 
 CLMA_50_265/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 129.165         Logic Levels: 0  
                                                                                   Logic: 0.204ns(19.447%), Route: 0.845ns(80.553%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.096     127.096         u_CORES/capt_o   
 USCM_74_109/CLK_USCM              td                    0.000     127.096 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.855     128.951         ntclkbufg_0      
 CLMA_50_265/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.951                          
 clock uncertainty                                       0.050     129.001                          

 Hold time                                              -0.012     128.989                          

 Data required time                                                128.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.989                          
 Data arrival time                                                 129.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.176                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.829  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.957
  Launch Clock Delay      :  3.128
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.586     126.586         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000     126.586 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.542     128.128         ntclkbufg_4      
 CLMA_54_260/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_260/Q0                    tco                   0.204     128.332 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.928     129.260         u_CORES/id_o [1] 
 CLMA_58_264/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 129.260         Logic Levels: 0  
                                                                                   Logic: 0.204ns(18.021%), Route: 0.928ns(81.979%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.096     127.096         u_CORES/capt_o   
 USCM_74_109/CLK_USCM              td                    0.000     127.096 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.861     128.957         ntclkbufg_0      
 CLMA_58_264/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.957                          
 clock uncertainty                                       0.050     129.007                          

 Hold time                                              -0.012     128.995                          

 Data required time                                                128.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.995                          
 Data arrival time                                                 129.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.846  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.962
  Launch Clock Delay      :  3.116
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.586     126.586         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000     126.586 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.530     128.116         ntclkbufg_4      
 CLMA_58_272/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_272/Q3                    tco                   0.204     128.320 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.192     129.512         u_CORES/id_o [2] 
 CLMA_58_260/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 129.512         Logic Levels: 0  
                                                                                   Logic: 0.204ns(14.613%), Route: 1.192ns(85.387%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.096     127.096         u_CORES/capt_o   
 USCM_74_109/CLK_USCM              td                    0.000     127.096 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.866     128.962         ntclkbufg_0      
 CLMA_58_260/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.962                          
 clock uncertainty                                       0.050     129.012                          

 Hold time                                              -0.012     129.000                          

 Data required time                                                129.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.000                          
 Data arrival time                                                 129.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.512                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/RS
Path Group  : clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.676
  Launch Clock Delay      :  4.377
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.813       4.377         ntclkbufg_5      
 CLMA_94_168/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_94_168/Q1                    tco                   0.261       4.638 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=292)      2.432       7.070         u_CORES/u_debug_core_0/resetn
 CLMA_38_232/RS                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/RS

 Data arrival time                                                   7.070         Logic Levels: 0  
                                                                                   Logic: 0.261ns(9.692%), Route: 2.432ns(90.308%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N2              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.528      23.676         ntclkbufg_5      
 CLMA_38_232/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/CLK
 clock pessimism                                         0.416      24.092                          
 clock uncertainty                                      -0.050      24.042                          

 Recovery time                                          -0.277      23.765                          

 Data required time                                                 23.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.765                          
 Data arrival time                                                   7.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/RS
Path Group  : clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.676
  Launch Clock Delay      :  4.377
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.813       4.377         ntclkbufg_5      
 CLMA_94_168/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_94_168/Q1                    tco                   0.261       4.638 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=292)      2.432       7.070         u_CORES/u_debug_core_0/resetn
 CLMA_38_232/RS                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/RS

 Data arrival time                                                   7.070         Logic Levels: 0  
                                                                                   Logic: 0.261ns(9.692%), Route: 2.432ns(90.308%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N2              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.528      23.676         ntclkbufg_5      
 CLMA_38_232/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/CLK
 clock pessimism                                         0.416      24.092                          
 clock uncertainty                                      -0.050      24.042                          

 Recovery time                                          -0.277      23.765                          

 Data required time                                                 23.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.765                          
 Data arrival time                                                   7.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/RS
Path Group  : clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.676
  Launch Clock Delay      :  4.377
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.813       4.377         ntclkbufg_5      
 CLMA_94_168/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_94_168/Q1                    tco                   0.261       4.638 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=292)      2.432       7.070         u_CORES/u_debug_core_0/resetn
 CLMA_38_232/RS                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/RS

 Data arrival time                                                   7.070         Logic Levels: 0  
                                                                                   Logic: 0.261ns(9.692%), Route: 2.432ns(90.308%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N2              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.528      23.676         ntclkbufg_5      
 CLMA_38_232/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/CLK
 clock pessimism                                         0.416      24.092                          
 clock uncertainty                                      -0.050      24.042                          

 Recovery time                                          -0.277      23.765                          

 Data required time                                                 23.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.765                          
 Data arrival time                                                   7.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][9]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.400
  Launch Clock Delay      :  3.652
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.504       3.652         ntclkbufg_5      
 CLMA_94_168/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_94_168/Q1                    tco                   0.218       3.870 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=292)      0.918       4.788         u_CORES/u_debug_core_0/resetn
 CLMA_70_213/RSCO                  td                    0.101       4.889 r       u_CORES/u_debug_core_0/data_pipe[4][18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.889         ntR58            
 CLMA_70_217/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[2][9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.889         Logic Levels: 1  
                                                                                   Logic: 0.319ns(25.788%), Route: 0.918ns(74.212%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.836       4.400         ntclkbufg_5      
 CLMA_70_217/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.416       3.984                          
 clock uncertainty                                       0.000       3.984                          

 Removal time                                            0.000       3.984                          

 Data required time                                                  3.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.984                          
 Data arrival time                                                   4.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.905                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][9]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.341  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.409
  Launch Clock Delay      :  3.652
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.504       3.652         ntclkbufg_5      
 CLMA_94_168/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_94_168/Q1                    tco                   0.218       3.870 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=292)      0.990       4.860         u_CORES/u_debug_core_0/resetn
 CLMA_78_212/RSCO                  td                    0.101       4.961 r       u_CORES/u_debug_core_0/data_pipe[2][18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.961         ntR59            
 CLMA_78_216/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[3][9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.961         Logic Levels: 1  
                                                                                   Logic: 0.319ns(24.370%), Route: 0.990ns(75.630%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.845       4.409         ntclkbufg_5      
 CLMA_78_216/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.416       3.993                          
 clock uncertainty                                       0.000       3.993                          

 Removal time                                            0.000       3.993                          

 Data required time                                                  3.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.993                          
 Data arrival time                                                   4.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.968                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][27]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.341  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.409
  Launch Clock Delay      :  3.652
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.504       3.652         ntclkbufg_5      
 CLMA_94_168/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_94_168/Q1                    tco                   0.218       3.870 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=292)      0.990       4.860         u_CORES/u_debug_core_0/resetn
 CLMA_78_212/RSCO                  td                    0.101       4.961 r       u_CORES/u_debug_core_0/data_pipe[2][18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.961         ntR59            
 CLMA_78_216/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[4][27]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.961         Logic Levels: 1  
                                                                                   Logic: 0.319ns(24.370%), Route: 0.990ns(75.630%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.845       4.409         ntclkbufg_5      
 CLMA_78_216/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[4][27]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.416       3.993                          
 clock uncertainty                                       0.000       3.993                          

 Removal time                                            0.000       3.993                          

 Data required time                                                  3.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.993                          
 Data arrival time                                                   4.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.968                          
====================================================================================================

====================================================================================================

Startpoint  : u_divider/clk_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad2_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT2               td                    0.526       2.152 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.875       3.027         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000       3.027 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.827       4.854         ntclkbufg_2      
 CLMA_82_205/CLK                                                           r       u_divider/clk_out/opit_0_inv_L5Q_perm/CLK

 CLMA_82_205/Q0                    tco                   0.258       5.112 f       u_divider/clk_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1931)     2.988       8.100         nt_ad2_clk       
 IOL_151_18/DO                     td                    0.122       8.222 f       ad2_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.222         ad2_clk_obuf/ntO 
 IOBD_152_18/PAD                   td                    2.788      11.010 f       ad2_clk_obuf/opit_0/O
                                   net (fanout=1)        0.051      11.061         ad2_clk          
 R14                                                                       f       ad2_clk (port)   

 Data arrival time                                                  11.061         Logic Levels: 2  
                                                                                   Logic: 3.168ns(51.039%), Route: 3.039ns(48.961%)
====================================================================================================

====================================================================================================

Startpoint  : u_divider/clk_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad1_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT2               td                    0.526       2.152 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.875       3.027         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000       3.027 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.827       4.854         ntclkbufg_2      
 CLMA_82_205/CLK                                                           r       u_divider/clk_out/opit_0_inv_L5Q_perm/CLK

 CLMA_82_205/Q0                    tco                   0.258       5.112 f       u_divider/clk_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1931)     1.827       6.939         nt_ad2_clk       
 IOL_151_146/DO                    td                    0.122       7.061 f       ad1_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.061         ad1_clk_obuf/ntO 
 IOBD_152_146/PAD                  td                    2.788       9.849 f       ad1_clk_obuf/opit_0/O
                                   net (fanout=1)        0.051       9.900         ad1_clk          
 M13                                                                       f       ad1_clk (port)   

 Data arrival time                                                   9.900         Logic Levels: 2  
                                                                                   Logic: 3.168ns(62.782%), Route: 1.878ns(37.218%)
====================================================================================================

====================================================================================================

Startpoint  : SPI_SLAVE/miso03/opit_0_MUX8TO1Q/CLK
Endpoint    : miso (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000       3.022 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.789       4.811         ntclkbufg_3      
 CLMA_54_180/CLK                                                           r       SPI_SLAVE/miso03/opit_0_MUX8TO1Q/CLK

 CLMA_54_180/Y0                    tco                   0.317       5.128 f       SPI_SLAVE/miso03/opit_0_MUX8TO1Q/Q
                                   net (fanout=1)        1.595       6.723         SPI_SLAVE/miso03 
 IOL_7_269/DO                      td                    0.122       6.845 f       miso_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.845         miso_obuf/ntO    
 IOBS_0_269/PAD                    td                    2.720       9.565 f       miso_obuf/opit_0/O
                                   net (fanout=1)        0.088       9.653         miso             
 A1                                                                        f       miso (port)      

 Data arrival time                                                   9.653         Logic Levels: 2  
                                                                                   Logic: 3.159ns(65.242%), Route: 1.683ns(34.758%)
====================================================================================================

====================================================================================================

Startpoint  : ad0_data[2] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[2]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F18                                                     0.000       0.000 r       ad0_data[2] (port)
                                   net (fanout=1)        0.062       0.062         ad0_data[2]      
 IOBD_152_238/DIN                  td                    0.916       0.978 r       ad0_data_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.978         ad0_data_ibuf[2]/ntD
 IOL_151_238/RX_DATA_DD            td                    0.092       1.070 r       ad0_data_ibuf[2]/opit_1/OUT
                                   net (fanout=66)       0.843       1.913         nt_ad0_data[2]   
 CLMA_106_232/M1                                                           r       u_CORES/u_debug_core_0/trig0_d1[2]/opit_0/D

 Data arrival time                                                   1.913         Logic Levels: 2  
                                                                                   Logic: 1.008ns(52.692%), Route: 0.905ns(47.308%)
====================================================================================================

====================================================================================================

Startpoint  : ad0_data[0] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F17                                                     0.000       0.000 r       ad0_data[0] (port)
                                   net (fanout=1)        0.065       0.065         ad0_data[0]      
 IOBS_152_237/DIN                  td                    0.916       0.981 r       ad0_data_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.981         ad0_data_ibuf[0]/ntD
 IOL_151_237/RX_DATA_DD            td                    0.092       1.073 r       ad0_data_ibuf[0]/opit_1/OUT
                                   net (fanout=66)       0.981       2.054         nt_ad0_data[0]   
 CLMA_98_245/M1                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/D

 Data arrival time                                                   2.054         Logic Levels: 2  
                                                                                   Logic: 1.008ns(49.075%), Route: 1.046ns(50.925%)
====================================================================================================

====================================================================================================

Startpoint  : ad0_data[0] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F17                                                     0.000       0.000 r       ad0_data[0] (port)
                                   net (fanout=1)        0.065       0.065         ad0_data[0]      
 IOBS_152_237/DIN                  td                    0.916       0.981 r       ad0_data_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.981         ad0_data_ibuf[0]/ntD
 IOL_151_237/RX_DATA_DD            td                    0.092       1.073 r       ad0_data_ibuf[0]/opit_1/OUT
                                   net (fanout=66)       0.994       2.067         nt_ad0_data[0]   
 CLMA_98_213/M3                                                            r       u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/D

 Data arrival time                                                   2.067         Logic Levels: 2  
                                                                                   Logic: 1.008ns(48.766%), Route: 1.059ns(51.234%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_62_228/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_62_228/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 9.580       10.000          0.420           Low Pulse Width   CLMA_86_232/CLK         u_CORES/u_debug_core_0/DATA_ff[0][0]/opit_0/CLK
====================================================================================================

{top|sclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.580     500.000         0.420           High Pulse Width  CLMA_58_189/CLK         SPI_SLAVE/CNT0/cnt_value[0]/opit_0_inv_L5Q/CLK
 499.580     500.000         0.420           Low Pulse Width   CLMA_58_189/CLK         SPI_SLAVE/CNT0/cnt_value[0]/opit_0_inv_L5Q/CLK
 499.580     500.000         0.420           High Pulse Width  CLMA_58_189/CLK         SPI_SLAVE/CNT0/cnt_value[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{clk|pll_clk/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width  CLMS_66_197/CLK         SPI_SLAVE/PC2/pulse_shift[0]/opit_0_inv/CLK
 4.380       5.000           0.620           Low Pulse Width   CLMS_66_197/CLK         SPI_SLAVE/PC2/pulse_shift[0]/opit_0_inv/CLK
 4.380       5.000           0.620           High Pulse Width  CLMS_66_197/CLK         SPI_SLAVE/PC2/pulse_shift[2]/opit_0_inv/CLK
====================================================================================================

{clk|pll_clk/u_pll_e1/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.580      50.000          0.420           High Pulse Width  CLMA_82_205/CLK         u_divider/clk_out/opit_0_inv_L5Q_perm/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_82_205/CLK         u_divider/clk_out/opit_0_inv_L5Q_perm/CLK
 49.580      50.000          0.420           High Pulse Width  CLMA_86_204/CLK         u_divider/cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_62_228/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_62_228/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 24.580      25.000          0.420           Low Pulse Width   CLMA_94_236/CLK         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.580      50.000          0.420           High Pulse Width  CLMA_58_264/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_58_264/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           High Pulse Width  CLMA_58_264/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/CE
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.934
  Launch Clock Delay      :  3.444
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.463       3.444         ntclkbufg_5      
 CLMA_50_252/CLK                                                           r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_252/Q0                    tco                   0.200       3.644 r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=35)       0.831       4.475         u_CORES/u_debug_core_0/rst_trig [1]
 CLMA_38_212/Y2                    td                    0.166       4.641 r       u_CORES/u_debug_core_0/u_Storage_Condition/N373/gateop_perm/Z
                                   net (fanout=10)       0.763       5.404         u_CORES/u_debug_core_0/u_Storage_Condition/N373
 CLMA_46_244/CE                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.404         Logic Levels: 1  
                                                                                   Logic: 0.366ns(18.673%), Route: 1.594ns(81.327%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N2              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.229      22.934         ntclkbufg_5      
 CLMA_46_244/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.276      23.210                          
 clock uncertainty                                      -0.050      23.160                          

 Setup time                                             -0.213      22.947                          

 Data required time                                                 22.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.947                          
 Data arrival time                                                   5.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.543                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/CE
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.256  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.912
  Launch Clock Delay      :  3.444
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.463       3.444         ntclkbufg_5      
 CLMA_50_252/CLK                                                           r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_252/Q0                    tco                   0.200       3.644 r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=35)       0.831       4.475         u_CORES/u_debug_core_0/rst_trig [1]
 CLMA_38_212/Y2                    td                    0.184       4.659 f       u_CORES/u_debug_core_0/u_Storage_Condition/N373/gateop_perm/Z
                                   net (fanout=10)       0.620       5.279         u_CORES/u_debug_core_0/u_Storage_Condition/N373
 CLMA_38_224/CE                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.279         Logic Levels: 1  
                                                                                   Logic: 0.384ns(20.926%), Route: 1.451ns(79.074%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N2              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.207      22.912         ntclkbufg_5      
 CLMA_38_224/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.276      23.188                          
 clock uncertainty                                      -0.050      23.138                          

 Setup time                                             -0.203      22.935                          

 Data required time                                                 22.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.935                          
 Data arrival time                                                   5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv_L5Q_perm/CE
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.256  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.912
  Launch Clock Delay      :  3.444
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.463       3.444         ntclkbufg_5      
 CLMA_50_252/CLK                                                           r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_252/Q0                    tco                   0.200       3.644 r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=35)       0.831       4.475         u_CORES/u_debug_core_0/rst_trig [1]
 CLMA_38_212/Y2                    td                    0.184       4.659 f       u_CORES/u_debug_core_0/u_Storage_Condition/N373/gateop_perm/Z
                                   net (fanout=10)       0.620       5.279         u_CORES/u_debug_core_0/u_Storage_Condition/N373
 CLMA_38_224/CE                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.279         Logic Levels: 1  
                                                                                   Logic: 0.384ns(20.926%), Route: 1.451ns(79.074%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N2              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.207      22.912         ntclkbufg_5      
 CLMA_38_224/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.276      23.188                          
 clock uncertainty                                      -0.050      23.138                          

 Setup time                                             -0.203      22.935                          

 Data required time                                                 22.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.935                          
 Data arrival time                                                   5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/L0
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.460
  Launch Clock Delay      :  2.953
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.248       2.953         ntclkbufg_5      
 CLMA_90_245/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_245/Q0                    tco                   0.185       3.138 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.105       3.243         u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16 [1]
 CLMA_90_253/A0                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.243         Logic Levels: 0  
                                                                                   Logic: 0.185ns(63.793%), Route: 0.105ns(36.207%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.479       3.460         ntclkbufg_5      
 CLMA_90_253/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.276       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Hold time                                              -0.065       3.119                          

 Data required time                                                  3.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.119                          
 Data arrival time                                                   3.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.124                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d2[20]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][20]/opit_0_inv_L5Q_perm/L1
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.218  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.433
  Launch Clock Delay      :  2.939
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.234       2.939         ntclkbufg_5      
 CLMA_86_228/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[20]/opit_0/CLK

 CLMA_86_228/Q2                    tco                   0.185       3.124 f       u_CORES/u_debug_core_0/trig0_d2[20]/opit_0/Q
                                   net (fanout=1)        0.132       3.256         u_CORES/u_debug_core_0/trig0_d2 [20]
 CLMA_78_228/C1                                                            f       u_CORES/u_debug_core_0/data_pipe[0][20]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.256         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.360%), Route: 0.132ns(41.640%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.452       3.433         ntclkbufg_5      
 CLMA_78_228/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.276       3.157                          
 clock uncertainty                                       0.000       3.157                          

 Hold time                                              -0.089       3.068                          

 Data required time                                                  3.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.068                          
 Data arrival time                                                   3.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][0]/opit_0_inv/D
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.226  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.449
  Launch Clock Delay      :  2.947
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.242       2.947         ntclkbufg_5      
 CLMA_98_245/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/CLK

 CLMA_98_245/Q2                    tco                   0.186       3.133 r       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/Q
                                   net (fanout=1)        0.236       3.369         u_CORES/u_debug_core_0/TRIG0_ff[0] [0]
 CLMA_98_256/M1                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[1][0]/opit_0_inv/D

 Data arrival time                                                   3.369         Logic Levels: 0  
                                                                                   Logic: 0.186ns(44.076%), Route: 0.236ns(55.924%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.468       3.449         ntclkbufg_5      
 CLMA_98_256/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][0]/opit_0_inv/CLK
 clock pessimism                                        -0.276       3.173                          
 clock uncertainty                                       0.000       3.173                          

 Hold time                                              -0.002       3.171                          

 Data required time                                                  3.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.171                          
 Data arrival time                                                   3.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : SPI_SLAVE/send_reload03/opit_0_inv_L5Q_perm/CLK
Endpoint    : SPI_SLAVE/send_buf03[3]/opit_0_inv/CE
Path Group  : top|sclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.776
  Launch Clock Delay      :  5.124
  Clock Pessimism Removal :  0.292
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sclk (rising edge)                            0.000       0.000 r                        
 A2                                                      0.000       0.000 r       sclk (port)      
                                   net (fanout=1)        0.088       0.088         sclk             
 IOBS_0_281/DIN                    td                    0.859       0.947 r       sclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         sclk_ibuf/ntD    
 IOL_7_281/RX_DATA_DD              td                    0.078       1.025 r       sclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.711       3.736         nt_sclk          
 USCM_74_108/CLK_USCM              td                    0.000       3.736 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=31)       1.388       5.124         ntclkbufg_1      
 CLMA_58_180/CLK                                                           r       SPI_SLAVE/send_reload03/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q0                    tco                   0.200       5.324 r       SPI_SLAVE/send_reload03/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.361       5.685         SPI_SLAVE/send_reload03
 CLMA_58_189/Y2                    td                    0.217       5.902 r       SPI_SLAVE/N0/gateop_perm/Z
                                   net (fanout=8)        0.418       6.320         SPI_SLAVE/send_buf_reload03
 CLMA_50_193/CE                                                            r       SPI_SLAVE/send_buf03[3]/opit_0_inv/CE

 Data arrival time                                                   6.320         Logic Levels: 1  
                                                                                   Logic: 0.417ns(34.866%), Route: 0.779ns(65.134%)
----------------------------------------------------------------------------------------------------

 Clock top|sclk (falling edge)                         500.000     500.000 f                        
 A2                                                      0.000     500.000 f       sclk (port)      
                                   net (fanout=1)        0.088     500.088         sclk             
 IOBS_0_281/DIN                    td                    0.784     500.872 f       sclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.872         sclk_ibuf/ntD    
 IOL_7_281/RX_DATA_DD              td                    0.066     500.938 f       sclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.666     503.604         nt_sclk          
 USCM_74_108/CLK_USCM              td                    0.000     503.604 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=31)       1.172     504.776         ntclkbufg_1      
 CLMA_50_193/CLK                                                           f       SPI_SLAVE/send_buf03[3]/opit_0_inv/CLK
 clock pessimism                                         0.292     505.068                          
 clock uncertainty                                      -0.050     505.018                          

 Setup time                                             -0.213     504.805                          

 Data required time                                                504.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                504.805                          
 Data arrival time                                                   6.320                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.485                          
====================================================================================================

====================================================================================================

Startpoint  : SPI_SLAVE/send_reload03/opit_0_inv_L5Q_perm/CLK
Endpoint    : SPI_SLAVE/send_buf03[6]/opit_0_inv/CE
Path Group  : top|sclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.779
  Launch Clock Delay      :  5.124
  Clock Pessimism Removal :  0.292
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sclk (rising edge)                            0.000       0.000 r                        
 A2                                                      0.000       0.000 r       sclk (port)      
                                   net (fanout=1)        0.088       0.088         sclk             
 IOBS_0_281/DIN                    td                    0.859       0.947 r       sclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         sclk_ibuf/ntD    
 IOL_7_281/RX_DATA_DD              td                    0.078       1.025 r       sclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.711       3.736         nt_sclk          
 USCM_74_108/CLK_USCM              td                    0.000       3.736 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=31)       1.388       5.124         ntclkbufg_1      
 CLMA_58_180/CLK                                                           r       SPI_SLAVE/send_reload03/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q0                    tco                   0.200       5.324 r       SPI_SLAVE/send_reload03/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.361       5.685         SPI_SLAVE/send_reload03
 CLMA_58_189/Y2                    td                    0.217       5.902 r       SPI_SLAVE/N0/gateop_perm/Z
                                   net (fanout=8)        0.304       6.206         SPI_SLAVE/send_buf_reload03
 CLMA_54_192/CE                                                            r       SPI_SLAVE/send_buf03[6]/opit_0_inv/CE

 Data arrival time                                                   6.206         Logic Levels: 1  
                                                                                   Logic: 0.417ns(38.540%), Route: 0.665ns(61.460%)
----------------------------------------------------------------------------------------------------

 Clock top|sclk (falling edge)                         500.000     500.000 f                        
 A2                                                      0.000     500.000 f       sclk (port)      
                                   net (fanout=1)        0.088     500.088         sclk             
 IOBS_0_281/DIN                    td                    0.784     500.872 f       sclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.872         sclk_ibuf/ntD    
 IOL_7_281/RX_DATA_DD              td                    0.066     500.938 f       sclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.666     503.604         nt_sclk          
 USCM_74_108/CLK_USCM              td                    0.000     503.604 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=31)       1.175     504.779         ntclkbufg_1      
 CLMA_54_192/CLK                                                           f       SPI_SLAVE/send_buf03[6]/opit_0_inv/CLK
 clock pessimism                                         0.292     505.071                          
 clock uncertainty                                      -0.050     505.021                          

 Setup time                                             -0.213     504.808                          

 Data required time                                                504.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                504.808                          
 Data arrival time                                                   6.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.602                          
====================================================================================================

====================================================================================================

Startpoint  : SPI_SLAVE/send_reload03/opit_0_inv_L5Q_perm/CLK
Endpoint    : SPI_SLAVE/send_buf03[0]/opit_0_inv/CE
Path Group  : top|sclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.776
  Launch Clock Delay      :  5.124
  Clock Pessimism Removal :  0.292
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sclk (rising edge)                            0.000       0.000 r                        
 A2                                                      0.000       0.000 r       sclk (port)      
                                   net (fanout=1)        0.088       0.088         sclk             
 IOBS_0_281/DIN                    td                    0.859       0.947 r       sclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         sclk_ibuf/ntD    
 IOL_7_281/RX_DATA_DD              td                    0.078       1.025 r       sclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.711       3.736         nt_sclk          
 USCM_74_108/CLK_USCM              td                    0.000       3.736 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=31)       1.388       5.124         ntclkbufg_1      
 CLMA_58_180/CLK                                                           r       SPI_SLAVE/send_reload03/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q0                    tco                   0.200       5.324 r       SPI_SLAVE/send_reload03/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.361       5.685         SPI_SLAVE/send_reload03
 CLMA_58_189/Y2                    td                    0.217       5.902 r       SPI_SLAVE/N0/gateop_perm/Z
                                   net (fanout=8)        0.194       6.096         SPI_SLAVE/send_buf_reload03
 CLMA_58_188/CE                                                            r       SPI_SLAVE/send_buf03[0]/opit_0_inv/CE

 Data arrival time                                                   6.096         Logic Levels: 1  
                                                                                   Logic: 0.417ns(42.901%), Route: 0.555ns(57.099%)
----------------------------------------------------------------------------------------------------

 Clock top|sclk (falling edge)                         500.000     500.000 f                        
 A2                                                      0.000     500.000 f       sclk (port)      
                                   net (fanout=1)        0.088     500.088         sclk             
 IOBS_0_281/DIN                    td                    0.784     500.872 f       sclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.872         sclk_ibuf/ntD    
 IOL_7_281/RX_DATA_DD              td                    0.066     500.938 f       sclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.666     503.604         nt_sclk          
 USCM_74_108/CLK_USCM              td                    0.000     503.604 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=31)       1.172     504.776         ntclkbufg_1      
 CLMA_58_188/CLK                                                           f       SPI_SLAVE/send_buf03[0]/opit_0_inv/CLK
 clock pessimism                                         0.292     505.068                          
 clock uncertainty                                      -0.050     505.018                          

 Setup time                                             -0.213     504.805                          

 Data required time                                                504.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                504.805                          
 Data arrival time                                                   6.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.709                          
====================================================================================================

====================================================================================================

Startpoint  : SPI_SLAVE/rec_buf03[1]/opit_0_inv/CLK
Endpoint    : SPI_SLAVE/rec_buf03[2]/opit_0_inv/D
Path Group  : top|sclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.144
  Launch Clock Delay      :  4.419
  Clock Pessimism Removal :  -0.724
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sclk (rising edge)                            0.000       0.000 r                        
 A2                                                      0.000       0.000 r       sclk (port)      
                                   net (fanout=1)        0.088       0.088         sclk             
 IOBS_0_281/DIN                    td                    0.734       0.822 r       sclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.822         sclk_ibuf/ntD    
 IOL_7_281/RX_DATA_DD              td                    0.066       0.888 r       sclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.334       3.222         nt_sclk          
 USCM_74_108/CLK_USCM              td                    0.000       3.222 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=31)       1.197       4.419         ntclkbufg_1      
 CLMA_66_200/CLK                                                           r       SPI_SLAVE/rec_buf03[1]/opit_0_inv/CLK

 CLMA_66_200/Q0                    tco                   0.185       4.604 f       SPI_SLAVE/rec_buf03[1]/opit_0_inv/Q
                                   net (fanout=2)        0.130       4.734         SPI_SLAVE/rec_buf03 [1]
 CLMA_66_200/CD                                                            f       SPI_SLAVE/rec_buf03[2]/opit_0_inv/D

 Data arrival time                                                   4.734         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.730%), Route: 0.130ns(41.270%)
----------------------------------------------------------------------------------------------------

 Clock top|sclk (rising edge)                            0.000       0.000 r                        
 A2                                                      0.000       0.000 r       sclk (port)      
                                   net (fanout=1)        0.088       0.088         sclk             
 IOBS_0_281/DIN                    td                    0.859       0.947 r       sclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         sclk_ibuf/ntD    
 IOL_7_281/RX_DATA_DD              td                    0.078       1.025 r       sclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.711       3.736         nt_sclk          
 USCM_74_108/CLK_USCM              td                    0.000       3.736 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=31)       1.408       5.144         ntclkbufg_1      
 CLMA_66_200/CLK                                                           r       SPI_SLAVE/rec_buf03[2]/opit_0_inv/CLK
 clock pessimism                                        -0.724       4.420                          
 clock uncertainty                                       0.000       4.420                          

 Hold time                                               0.026       4.446                          

 Data required time                                                  4.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.446                          
 Data arrival time                                                   4.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.288                          
====================================================================================================

====================================================================================================

Startpoint  : SPI_SLAVE/rec_buf03[3]/opit_0_inv/CLK
Endpoint    : SPI_SLAVE/rec_buf03[4]/opit_0_inv/D
Path Group  : top|sclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.144
  Launch Clock Delay      :  4.419
  Clock Pessimism Removal :  -0.724
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sclk (rising edge)                            0.000       0.000 r                        
 A2                                                      0.000       0.000 r       sclk (port)      
                                   net (fanout=1)        0.088       0.088         sclk             
 IOBS_0_281/DIN                    td                    0.734       0.822 r       sclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.822         sclk_ibuf/ntD    
 IOL_7_281/RX_DATA_DD              td                    0.066       0.888 r       sclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.334       3.222         nt_sclk          
 USCM_74_108/CLK_USCM              td                    0.000       3.222 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=31)       1.197       4.419         ntclkbufg_1      
 CLMA_66_200/CLK                                                           r       SPI_SLAVE/rec_buf03[3]/opit_0_inv/CLK

 CLMA_66_200/Q3                    tco                   0.186       4.605 r       SPI_SLAVE/rec_buf03[3]/opit_0_inv/Q
                                   net (fanout=2)        0.135       4.740         SPI_SLAVE/rec_buf03 [3]
 CLMA_66_200/M2                                                            r       SPI_SLAVE/rec_buf03[4]/opit_0_inv/D

 Data arrival time                                                   4.740         Logic Levels: 0  
                                                                                   Logic: 0.186ns(57.944%), Route: 0.135ns(42.056%)
----------------------------------------------------------------------------------------------------

 Clock top|sclk (rising edge)                            0.000       0.000 r                        
 A2                                                      0.000       0.000 r       sclk (port)      
                                   net (fanout=1)        0.088       0.088         sclk             
 IOBS_0_281/DIN                    td                    0.859       0.947 r       sclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.947         sclk_ibuf/ntD    
 IOL_7_281/RX_DATA_DD              td                    0.078       1.025 r       sclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.711       3.736         nt_sclk          
 USCM_74_108/CLK_USCM              td                    0.000       3.736 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=31)       1.408       5.144         ntclkbufg_1      
 CLMA_66_200/CLK                                                           r       SPI_SLAVE/rec_buf03[4]/opit_0_inv/CLK
 clock pessimism                                        -0.724       4.420                          
 clock uncertainty                                       0.000       4.420                          

 Hold time                                              -0.002       4.418                          

 Data required time                                                  4.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.418                          
 Data arrival time                                                   4.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.322                          
====================================================================================================

====================================================================================================

Startpoint  : SPI_SLAVE/CNT0/cnt_value[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : SPI_SLAVE/CNT0/cnt_value[1]/opit_0_inv_L5Q_perm/L4
Path Group  : top|sclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.432
  Launch Clock Delay      :  4.776
  Clock Pessimism Removal :  -0.656
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sclk (falling edge)                         500.000     500.000 f                        
 A2                                                      0.000     500.000 f       sclk (port)      
                                   net (fanout=1)        0.088     500.088         sclk             
 IOBS_0_281/DIN                    td                    0.784     500.872 f       sclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.872         sclk_ibuf/ntD    
 IOL_7_281/RX_DATA_DD              td                    0.066     500.938 f       sclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.666     503.604         nt_sclk          
 USCM_74_108/CLK_USCM              td                    0.000     503.604 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=31)       1.172     504.776         ntclkbufg_1      
 CLMA_58_189/CLK                                                           f       SPI_SLAVE/CNT0/cnt_value[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_189/Q0                    tco                   0.172     504.948 f       SPI_SLAVE/CNT0/cnt_value[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.129     505.077         SPI_SLAVE/send_cnt03 [1]
 CLMA_58_189/A4                                                            f       SPI_SLAVE/CNT0/cnt_value[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                 505.077         Logic Levels: 0  
                                                                                   Logic: 0.172ns(57.143%), Route: 0.129ns(42.857%)
----------------------------------------------------------------------------------------------------

 Clock top|sclk (falling edge)                         500.000     500.000 f                        
 A2                                                      0.000     500.000 f       sclk (port)      
                                   net (fanout=1)        0.088     500.088         sclk             
 IOBS_0_281/DIN                    td                    0.917     501.005 f       sclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.005         sclk_ibuf/ntD    
 IOL_7_281/RX_DATA_DD              td                    0.078     501.083 f       sclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.988     504.071         nt_sclk          
 USCM_74_108/CLK_USCM              td                    0.000     504.071 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=31)       1.361     505.432         ntclkbufg_1      
 CLMA_58_189/CLK                                                           f       SPI_SLAVE/CNT0/cnt_value[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.656     504.776                          
 clock uncertainty                                       0.000     504.776                          

 Hold time                                              -0.032     504.744                          

 Data required time                                                504.744                          
----------------------------------------------------------------------------------------------------
 Data required time                                                504.744                          
 Data arrival time                                                 505.077                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.333                          
====================================================================================================

====================================================================================================

Startpoint  : data_index[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : spi_send_data[3]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.186
  Launch Clock Delay      :  3.725
  Clock Pessimism Removal :  0.500
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000       2.313 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.412       3.725         ntclkbufg_3      
 CLMA_78_192/CLK                                                           r       data_index[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_78_192/Q1                    tco                   0.200       3.925 r       data_index[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.430       4.355         data_index[2]    
                                                         0.256       4.611 r       N141_0.fsub_1/gateop_A2/Cout
                                                         0.000       4.611         N141_0.co [2]    
 CLMA_78_196/Y2                    td                    0.166       4.777 f       N141_0.fsub_3/gateop_A2/Y0
                                   net (fanout=640)      2.435       7.212         N497[4]          
 CLMS_142_321/Y0                   td                    0.294       7.506 r       ad0_buffer_51_5/gateop/RD
                                   net (fanout=1)        0.611       8.117         _N941            
 CLMA_134_268/Y6AB                 td                    0.211       8.328 f       ad0_buffer_mux_b_14[5]_muxf6/F
                                   net (fanout=1)        2.285      10.613         _N5038           
 CLMA_70_180/Y6CD                  td                    0.133      10.746 f       ad0_buffer_mux_b_63[5]_muxf6_perm/Z
                                   net (fanout=1)        0.694      11.440         N145[5]          
 CLMA_50_221/Y6CD                  td                    0.129      11.569 r       N445_33[3]_muxf6/F
                                   net (fanout=1)        0.220      11.789         _N4859           
 CLMS_46_221/C4                                                            r       spi_send_data[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.789         Logic Levels: 5  
                                                                                   Logic: 1.389ns(17.225%), Route: 6.675ns(82.775%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249      11.114         _N2              
 PLL_82_319/CLK_OUT0               td                    0.318      11.432 r       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551      11.983         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000      11.983 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.203      13.186         ntclkbufg_3      
 CLMS_46_221/CLK                                                           r       spi_send_data[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.500      13.686                          
 clock uncertainty                                      -0.150      13.536                          

 Setup time                                             -0.070      13.466                          

 Data required time                                                 13.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.466                          
 Data arrival time                                                  11.789                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.677                          
====================================================================================================

====================================================================================================

Startpoint  : data_index[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : spi_send_data[4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.193
  Launch Clock Delay      :  3.725
  Clock Pessimism Removal :  0.500
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000       2.313 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.412       3.725         ntclkbufg_3      
 CLMA_78_192/CLK                                                           r       data_index[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_78_192/Q1                    tco                   0.200       3.925 r       data_index[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.430       4.355         data_index[2]    
                                                         0.256       4.611 r       N141_0.fsub_1/gateop_A2/Cout
                                                         0.000       4.611         N141_0.co [2]    
 CLMA_78_196/Y2                    td                    0.166       4.777 f       N141_0.fsub_3/gateop_A2/Y0
                                   net (fanout=640)      2.657       7.434         N497[4]          
 CLMS_142_345/Y0                   td                    0.269       7.703 f       ad0_buffer_21_6/gateop/RD
                                   net (fanout=1)        2.671      10.374         _N612            
 CLMA_78_164/Y1                    td                    0.281      10.655 r       ad0_buffer_mux_b_30[6]_muxf7/F
                                   net (fanout=1)        0.375      11.030         _N5199           
 CLMA_70_160/Y6CD                  td                    0.129      11.159 r       ad0_buffer_mux_b_63[6]_muxf6_perm/Z
                                   net (fanout=1)        0.222      11.381         N145[6]          
 CLMA_66_156/Y3                    td                    0.129      11.510 r       N445_32[4]/gateop_perm/Z
                                   net (fanout=1)        0.229      11.739         _N4852           
 CLMA_66_156/A4                                                            r       spi_send_data[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.739         Logic Levels: 5  
                                                                                   Logic: 1.430ns(17.844%), Route: 6.584ns(82.156%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249      11.114         _N2              
 PLL_82_319/CLK_OUT0               td                    0.318      11.432 r       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551      11.983         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000      11.983 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.210      13.193         ntclkbufg_3      
 CLMA_66_156/CLK                                                           r       spi_send_data[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.500      13.693                          
 clock uncertainty                                      -0.150      13.543                          

 Setup time                                             -0.068      13.475                          

 Data required time                                                 13.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.475                          
 Data arrival time                                                  11.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.736                          
====================================================================================================

====================================================================================================

Startpoint  : data_index[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : spi_send_data[6]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  3.725
  Clock Pessimism Removal :  0.513
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000       2.313 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.412       3.725         ntclkbufg_3      
 CLMA_78_192/CLK                                                           r       data_index[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_78_192/Q1                    tco                   0.200       3.925 r       data_index[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.430       4.355         data_index[2]    
                                                         0.256       4.611 r       N141_0.fsub_1/gateop_A2/Cout
                                                         0.000       4.611         N141_0.co [2]    
 CLMA_78_196/Y2                    td                    0.166       4.777 f       N141_0.fsub_3/gateop_A2/Y0
                                   net (fanout=640)      2.635       7.412         N497[4]          
 CLMS_26_13/Y0                     td                    0.294       7.706 r       ad0_buffer_48_8/gateop/RD
                                   net (fanout=1)        0.908       8.614         _N911            
 CLMA_50_64/Y1                     td                    0.325       8.939 f       ad0_buffer_mux_b_61[8]_muxf7/F
                                   net (fanout=1)        1.700      10.639         _N5511           
 CLMA_86_176/Y6CD                  td                    0.181      10.820 f       ad0_buffer_mux_b_63[8]_muxf6_perm/Z
                                   net (fanout=1)        0.511      11.331         N145[8]          
 CLMS_78_205/Y3                    td                    0.129      11.460 r       N445_32[6]/gateop_perm/Z
                                   net (fanout=1)        0.231      11.691         _N4854           
 CLMA_78_204/B4                                                            r       spi_send_data[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.691         Logic Levels: 5  
                                                                                   Logic: 1.551ns(19.470%), Route: 6.415ns(80.530%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249      11.114         _N2              
 PLL_82_319/CLK_OUT0               td                    0.318      11.432 r       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551      11.983         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000      11.983 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.215      13.198         ntclkbufg_3      
 CLMA_78_204/CLK                                                           r       spi_send_data[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.513      13.711                          
 clock uncertainty                                      -0.150      13.561                          

 Setup time                                             -0.070      13.491                          

 Data required time                                                 13.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.491                          
 Data arrival time                                                  11.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.800                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg_buffer[2][5]/opit_0_inv/CLK
Endpoint    : div_cfg[21]/opit_0_inv/D
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.798
  Launch Clock Delay      :  3.266
  Clock Pessimism Removal :  -0.340
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         5.000       5.000 f                        
 B5                                                      0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.784       5.877 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.877         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       5.915 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.279       6.194         _N2              
 PLL_82_319/CLK_OUT0               td                    0.318       6.512 f       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.549       7.061         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000       7.061 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.205       8.266         ntclkbufg_3      
 CLMA_82_208/CLK                                                           f       div_cfg_buffer[2][5]/opit_0_inv/CLK

 CLMA_82_208/Q2                    tco                   0.173       8.439 r       div_cfg_buffer[2][5]/opit_0_inv/Q
                                   net (fanout=1)        0.268       8.707         div_cfg_buffer[2] [5]
 CLMA_86_212/M3                                                            r       div_cfg[21]/opit_0_inv/D

 Data arrival time                                                   8.707         Logic Levels: 0  
                                                                                   Logic: 0.173ns(39.229%), Route: 0.268ns(60.771%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         5.000       5.000 f                        
 B5                                                      0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.917       6.010 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.010         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       6.055 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.330       6.385         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372       6.757 f       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.644       7.401         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000       7.401 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.397       8.798         ntclkbufg_3      
 CLMA_86_212/CLK                                                           f       div_cfg[21]/opit_0_inv/CLK
 clock pessimism                                        -0.340       8.458                          
 clock uncertainty                                       0.000       8.458                          

 Hold time                                              -0.002       8.456                          

 Data required time                                                  8.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.456                          
 Data arrival time                                                   8.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : SPI_SLAVE/PC2/pulse_shift[1]/opit_0_inv/CLK
Endpoint    : SPI_SLAVE/PC2/pulse_shift[2]/opit_0_inv/D
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.716
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.513
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N2              
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551       1.983         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000       1.983 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.189       3.172         ntclkbufg_3      
 CLMA_66_192/CLK                                                           r       SPI_SLAVE/PC2/pulse_shift[1]/opit_0_inv/CLK

 CLMA_66_192/Q0                    tco                   0.186       3.358 r       SPI_SLAVE/PC2/pulse_shift[1]/opit_0_inv/Q
                                   net (fanout=3)        0.149       3.507         SPI_SLAVE/PC2/pulse_shift [1]
 CLMS_66_197/M2                                                            r       SPI_SLAVE/PC2/pulse_shift[2]/opit_0_inv/D

 Data arrival time                                                   3.507         Logic Levels: 0  
                                                                                   Logic: 0.186ns(55.522%), Route: 0.149ns(44.478%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000       2.313 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.403       3.716         ntclkbufg_3      
 CLMS_66_197/CLK                                                           r       SPI_SLAVE/PC2/pulse_shift[2]/opit_0_inv/CLK
 clock pessimism                                        -0.513       3.203                          
 clock uncertainty                                       0.000       3.203                          

 Hold time                                              -0.002       3.201                          

 Data required time                                                  3.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.201                          
 Data arrival time                                                   3.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg_buffer[0][2]/opit_0_inv/CLK
Endpoint    : div_cfg[2]/opit_0_inv/D
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.183  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.778
  Launch Clock Delay      :  3.255
  Clock Pessimism Removal :  -0.340
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         5.000       5.000 f                        
 B5                                                      0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.784       5.877 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.877         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       5.915 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.279       6.194         _N2              
 PLL_82_319/CLK_OUT0               td                    0.318       6.512 f       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.549       7.061         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000       7.061 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.194       8.255         ntclkbufg_3      
 CLMS_78_197/CLK                                                           f       div_cfg_buffer[0][2]/opit_0_inv/CLK

 CLMS_78_197/Q0                    tco                   0.172       8.427 f       div_cfg_buffer[0][2]/opit_0_inv/Q
                                   net (fanout=1)        0.357       8.784         div_cfg_buffer[0] [2]
 CLMA_90_197/CD                                                            f       div_cfg[2]/opit_0_inv/D

 Data arrival time                                                   8.784         Logic Levels: 0  
                                                                                   Logic: 0.172ns(32.514%), Route: 0.357ns(67.486%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         5.000       5.000 f                        
 B5                                                      0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.917       6.010 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.010         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       6.055 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.330       6.385         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372       6.757 f       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.644       7.401         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000       7.401 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.377       8.778         ntclkbufg_3      
 CLMA_90_197/CLK                                                           f       div_cfg[2]/opit_0_inv/CLK
 clock pessimism                                        -0.340       8.438                          
 clock uncertainty                                       0.000       8.438                          

 Hold time                                               0.026       8.464                          

 Data required time                                                  8.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.464                          
 Data arrival time                                                   8.784                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_divider/cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_divider/cnt[31]/opit_0_inv_AQ_perm/Cin
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.230
  Launch Clock Delay      :  3.741
  Clock Pessimism Removal :  0.514
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT2               td                    0.376       1.671 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.646       2.317         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000       2.317 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.424       3.741         ntclkbufg_2      
 CLMA_90_212/CLK                                                           r       u_divider/cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_90_212/Q0                    tco                   0.200       3.941 r       u_divider/cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.568       4.509         u_divider/cnt [1]
                                                         0.339       4.848 r       u_divider/N7.eq_0/gateop_A2/Cout
                                                         0.000       4.848         u_divider/N7.co [2]
 CLMA_90_196/COUT                  td                    0.080       4.928 r       u_divider/N7.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.928         u_divider/N7.co [6]
                                                         0.052       4.980 f       u_divider/N7.eq_4/gateop_A2/Cout
                                                         0.000       4.980         u_divider/N7.co [10]
 CLMA_90_200/COUT                  td                    0.080       5.060 r       u_divider/N7.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.060         u_divider/N7.co [14]
                                                         0.052       5.112 f       u_divider/N7.eq_8/gateop_A2/Cout
                                                         0.000       5.112         u_divider/N7.co [18]
 CLMA_90_204/COUT                  td                    0.080       5.192 r       u_divider/N7.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.192         u_divider/N7.co [22]
                                                         0.052       5.244 f       u_divider/N7.eq_12/gateop_A2/Cout
                                                         0.000       5.244         u_divider/N7.co [26]
 CLMA_90_208/Y3                    td                    0.260       5.504 r       u_divider/N7.eq_14/gateop_A2/Y1
                                   net (fanout=33)       0.355       5.859         _N1              
                                                         0.256       6.115 r       u_divider/cnt[2]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.115         u_divider/_N2744 
 CLMA_90_212/COUT                  td                    0.080       6.195 r       u_divider/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.195         u_divider/_N2746 
                                                         0.052       6.247 f       u_divider/cnt[6]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.247         u_divider/_N2748 
 CLMA_90_216/COUT                  td                    0.080       6.327 r       u_divider/cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.327         u_divider/_N2750 
                                                         0.052       6.379 f       u_divider/cnt[10]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.379         u_divider/_N2752 
 CLMA_90_220/COUT                  td                    0.080       6.459 r       u_divider/cnt[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.459         u_divider/_N2754 
                                                         0.052       6.511 f       u_divider/cnt[14]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.511         u_divider/_N2756 
 CLMA_90_224/COUT                  td                    0.080       6.591 r       u_divider/cnt[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.591         u_divider/_N2758 
                                                         0.052       6.643 f       u_divider/cnt[18]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.643         u_divider/_N2760 
 CLMA_90_228/COUT                  td                    0.080       6.723 r       u_divider/cnt[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.723         u_divider/_N2762 
                                                         0.052       6.775 f       u_divider/cnt[22]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.775         u_divider/_N2764 
 CLMA_90_232/COUT                  td                    0.080       6.855 r       u_divider/cnt[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.855         u_divider/_N2766 
                                                         0.052       6.907 f       u_divider/cnt[26]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.907         u_divider/_N2768 
 CLMA_90_236/COUT                  td                    0.080       6.987 r       u_divider/cnt[28]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.987         u_divider/_N2770 
                                                         0.052       7.039 f       u_divider/cnt[30]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.039         u_divider/_N2772 
                                                                           f       u_divider/cnt[31]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   7.039         Logic Levels: 11 
                                                                                   Logic: 2.375ns(72.013%), Route: 0.923ns(27.987%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 B5                                                      0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     100.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     100.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     100.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     101.114         _N2              
 PLL_82_319/CLK_OUT2               td                    0.321     101.435 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.551     101.986         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000     101.986 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.244     103.230         ntclkbufg_2      
 CLMA_90_240/CLK                                                           r       u_divider/cnt[31]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.514     103.744                          
 clock uncertainty                                      -0.150     103.594                          

 Setup time                                             -0.105     103.489                          

 Data required time                                                103.489                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.489                          
 Data arrival time                                                   7.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_divider/cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_divider/cnt[30]/opit_0_inv_A2Q21/Cin
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.230
  Launch Clock Delay      :  3.741
  Clock Pessimism Removal :  0.514
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT2               td                    0.376       1.671 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.646       2.317         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000       2.317 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.424       3.741         ntclkbufg_2      
 CLMA_90_212/CLK                                                           r       u_divider/cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_90_212/Q0                    tco                   0.200       3.941 r       u_divider/cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.568       4.509         u_divider/cnt [1]
                                                         0.339       4.848 r       u_divider/N7.eq_0/gateop_A2/Cout
                                                         0.000       4.848         u_divider/N7.co [2]
 CLMA_90_196/COUT                  td                    0.080       4.928 r       u_divider/N7.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.928         u_divider/N7.co [6]
                                                         0.052       4.980 f       u_divider/N7.eq_4/gateop_A2/Cout
                                                         0.000       4.980         u_divider/N7.co [10]
 CLMA_90_200/COUT                  td                    0.080       5.060 r       u_divider/N7.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.060         u_divider/N7.co [14]
                                                         0.052       5.112 f       u_divider/N7.eq_8/gateop_A2/Cout
                                                         0.000       5.112         u_divider/N7.co [18]
 CLMA_90_204/COUT                  td                    0.080       5.192 r       u_divider/N7.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.192         u_divider/N7.co [22]
                                                         0.052       5.244 f       u_divider/N7.eq_12/gateop_A2/Cout
                                                         0.000       5.244         u_divider/N7.co [26]
 CLMA_90_208/Y3                    td                    0.260       5.504 r       u_divider/N7.eq_14/gateop_A2/Y1
                                   net (fanout=33)       0.355       5.859         _N1              
                                                         0.256       6.115 r       u_divider/cnt[2]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.115         u_divider/_N2744 
 CLMA_90_212/COUT                  td                    0.080       6.195 r       u_divider/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.195         u_divider/_N2746 
                                                         0.052       6.247 f       u_divider/cnt[6]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.247         u_divider/_N2748 
 CLMA_90_216/COUT                  td                    0.080       6.327 r       u_divider/cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.327         u_divider/_N2750 
                                                         0.052       6.379 f       u_divider/cnt[10]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.379         u_divider/_N2752 
 CLMA_90_220/COUT                  td                    0.080       6.459 r       u_divider/cnt[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.459         u_divider/_N2754 
                                                         0.052       6.511 f       u_divider/cnt[14]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.511         u_divider/_N2756 
 CLMA_90_224/COUT                  td                    0.080       6.591 r       u_divider/cnt[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.591         u_divider/_N2758 
                                                         0.052       6.643 f       u_divider/cnt[18]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.643         u_divider/_N2760 
 CLMA_90_228/COUT                  td                    0.080       6.723 r       u_divider/cnt[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.723         u_divider/_N2762 
                                                         0.052       6.775 f       u_divider/cnt[22]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.775         u_divider/_N2764 
 CLMA_90_232/COUT                  td                    0.080       6.855 r       u_divider/cnt[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.855         u_divider/_N2766 
                                                         0.052       6.907 f       u_divider/cnt[26]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.907         u_divider/_N2768 
 CLMA_90_236/COUT                  td                    0.079       6.986 f       u_divider/cnt[28]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.986         u_divider/_N2770 
 CLMA_90_240/CIN                                                           f       u_divider/cnt[30]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.986         Logic Levels: 11 
                                                                                   Logic: 2.322ns(71.556%), Route: 0.923ns(28.444%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 B5                                                      0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     100.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     100.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     100.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     101.114         _N2              
 PLL_82_319/CLK_OUT2               td                    0.321     101.435 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.551     101.986         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000     101.986 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.244     103.230         ntclkbufg_2      
 CLMA_90_240/CLK                                                           r       u_divider/cnt[30]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.514     103.744                          
 clock uncertainty                                      -0.150     103.594                          

 Setup time                                             -0.105     103.489                          

 Data required time                                                103.489                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.489                          
 Data arrival time                                                   6.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.503                          
====================================================================================================

====================================================================================================

Startpoint  : u_divider/cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_divider/cnt[28]/opit_0_inv_A2Q21/Cin
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.225
  Launch Clock Delay      :  3.741
  Clock Pessimism Removal :  0.514
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT2               td                    0.376       1.671 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.646       2.317         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000       2.317 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.424       3.741         ntclkbufg_2      
 CLMA_90_212/CLK                                                           r       u_divider/cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_90_212/Q0                    tco                   0.200       3.941 r       u_divider/cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.568       4.509         u_divider/cnt [1]
                                                         0.339       4.848 r       u_divider/N7.eq_0/gateop_A2/Cout
                                                         0.000       4.848         u_divider/N7.co [2]
 CLMA_90_196/COUT                  td                    0.080       4.928 r       u_divider/N7.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.928         u_divider/N7.co [6]
                                                         0.052       4.980 f       u_divider/N7.eq_4/gateop_A2/Cout
                                                         0.000       4.980         u_divider/N7.co [10]
 CLMA_90_200/COUT                  td                    0.080       5.060 r       u_divider/N7.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.060         u_divider/N7.co [14]
                                                         0.052       5.112 f       u_divider/N7.eq_8/gateop_A2/Cout
                                                         0.000       5.112         u_divider/N7.co [18]
 CLMA_90_204/COUT                  td                    0.080       5.192 r       u_divider/N7.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.192         u_divider/N7.co [22]
                                                         0.052       5.244 f       u_divider/N7.eq_12/gateop_A2/Cout
                                                         0.000       5.244         u_divider/N7.co [26]
 CLMA_90_208/Y3                    td                    0.260       5.504 r       u_divider/N7.eq_14/gateop_A2/Y1
                                   net (fanout=33)       0.355       5.859         _N1              
                                                         0.256       6.115 r       u_divider/cnt[2]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.115         u_divider/_N2744 
 CLMA_90_212/COUT                  td                    0.080       6.195 r       u_divider/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.195         u_divider/_N2746 
                                                         0.052       6.247 f       u_divider/cnt[6]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.247         u_divider/_N2748 
 CLMA_90_216/COUT                  td                    0.080       6.327 r       u_divider/cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.327         u_divider/_N2750 
                                                         0.052       6.379 f       u_divider/cnt[10]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.379         u_divider/_N2752 
 CLMA_90_220/COUT                  td                    0.080       6.459 r       u_divider/cnt[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.459         u_divider/_N2754 
                                                         0.052       6.511 f       u_divider/cnt[14]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.511         u_divider/_N2756 
 CLMA_90_224/COUT                  td                    0.080       6.591 r       u_divider/cnt[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.591         u_divider/_N2758 
                                                         0.052       6.643 f       u_divider/cnt[18]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.643         u_divider/_N2760 
 CLMA_90_228/COUT                  td                    0.080       6.723 r       u_divider/cnt[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.723         u_divider/_N2762 
                                                         0.052       6.775 f       u_divider/cnt[22]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.775         u_divider/_N2764 
 CLMA_90_232/COUT                  td                    0.080       6.855 r       u_divider/cnt[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.855         u_divider/_N2766 
                                                         0.052       6.907 f       u_divider/cnt[26]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.907         u_divider/_N2768 
                                                                           f       u_divider/cnt[28]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.907         Logic Levels: 10 
                                                                                   Logic: 2.243ns(70.846%), Route: 0.923ns(29.154%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 B5                                                      0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     100.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     100.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     100.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     101.114         _N2              
 PLL_82_319/CLK_OUT2               td                    0.321     101.435 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.551     101.986         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000     101.986 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.239     103.225         ntclkbufg_2      
 CLMA_90_236/CLK                                                           r       u_divider/cnt[28]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.514     103.739                          
 clock uncertainty                                      -0.150     103.589                          

 Setup time                                             -0.105     103.484                          

 Data required time                                                103.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.484                          
 Data arrival time                                                   6.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.577                          
====================================================================================================

====================================================================================================

Startpoint  : u_divider/clk_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_divider/clk_out/opit_0_inv_L5Q_perm/L4
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.739
  Launch Clock Delay      :  3.197
  Clock Pessimism Removal :  -0.542
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N2              
 PLL_82_319/CLK_OUT2               td                    0.321       1.435 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.551       1.986         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000       1.986 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.211       3.197         ntclkbufg_2      
 CLMA_82_205/CLK                                                           r       u_divider/clk_out/opit_0_inv_L5Q_perm/CLK

 CLMA_82_205/Q0                    tco                   0.185       3.382 f       u_divider/clk_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1931)     0.132       3.514         nt_ad2_clk       
 CLMA_82_205/A4                                                            f       u_divider/clk_out/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.514         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.360%), Route: 0.132ns(41.640%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT2               td                    0.376       1.671 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.646       2.317         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000       2.317 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.422       3.739         ntclkbufg_2      
 CLMA_82_205/CLK                                                           r       u_divider/clk_out/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.542       3.197                          
 clock uncertainty                                       0.000       3.197                          

 Hold time                                              -0.043       3.154                          

 Data required time                                                  3.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.154                          
 Data arrival time                                                   3.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.360                          
====================================================================================================

====================================================================================================

Startpoint  : u_divider/cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_divider/cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.745
  Launch Clock Delay      :  3.204
  Clock Pessimism Removal :  -0.541
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N2              
 PLL_82_319/CLK_OUT2               td                    0.321       1.435 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.551       1.986         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000       1.986 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.218       3.204         ntclkbufg_2      
 CLMA_90_216/CLK                                                           r       u_divider/cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_90_216/Q0                    tco                   0.185       3.389 f       u_divider/cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.129       3.518         u_divider/cnt [5]
 CLMA_90_216/A1                                                            f       u_divider/cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.518         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT2               td                    0.376       1.671 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.646       2.317         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000       2.317 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.428       3.745         ntclkbufg_2      
 CLMA_90_216/CLK                                                           r       u_divider/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.541       3.204                          
 clock uncertainty                                       0.000       3.204                          

 Hold time                                              -0.089       3.115                          

 Data required time                                                  3.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.115                          
 Data arrival time                                                   3.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.403                          
====================================================================================================

====================================================================================================

Startpoint  : u_divider/cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_divider/cnt[8]/opit_0_inv_A2Q21/I11
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.745
  Launch Clock Delay      :  3.204
  Clock Pessimism Removal :  -0.541
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N2              
 PLL_82_319/CLK_OUT2               td                    0.321       1.435 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.551       1.986         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000       1.986 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.218       3.204         ntclkbufg_2      
 CLMA_90_216/CLK                                                           r       u_divider/cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_90_216/Q3                    tco                   0.185       3.389 f       u_divider/cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.129       3.518         u_divider/cnt [8]
 CLMA_90_216/D1                                                            f       u_divider/cnt[8]/opit_0_inv_A2Q21/I11

 Data arrival time                                                   3.518         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT2               td                    0.376       1.671 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.646       2.317         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000       2.317 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.428       3.745         ntclkbufg_2      
 CLMA_90_216/CLK                                                           r       u_divider/cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.541       3.204                          
 clock uncertainty                                       0.000       3.204                          

 Hold time                                              -0.089       3.115                          

 Data required time                                                  3.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.115                          
 Data arrival time                                                   3.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.403                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg[7]/opit_0_inv/CLK
Endpoint    : u_divider/cnt[31]/opit_0_inv_AQ_perm/Cin
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.277  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.230
  Launch Clock Delay      :  3.778
  Clock Pessimism Removal :  0.271
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                        95.000      95.000 f                        
 B5                                                      0.000      95.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093      95.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.917      96.010 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      96.010         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      96.055 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.330      96.385         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372      96.757 f       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.644      97.401         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000      97.401 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.377      98.778         ntclkbufg_3      
 CLMA_90_197/CLK                                                           f       div_cfg[7]/opit_0_inv/CLK

 CLMA_90_197/Q2                    tco                   0.184      98.962 r       div_cfg[7]/opit_0_inv/Q
                                   net (fanout=1)        0.536      99.498         div_cfg[7]       
 CLMA_90_196/COUT                  td                    0.327      99.825 r       u_divider/N7.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.825         u_divider/N7.co [6]
                                                         0.052      99.877 f       u_divider/N7.eq_4/gateop_A2/Cout
                                                         0.000      99.877         u_divider/N7.co [10]
 CLMA_90_200/COUT                  td                    0.080      99.957 r       u_divider/N7.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.957         u_divider/N7.co [14]
                                                         0.052     100.009 f       u_divider/N7.eq_8/gateop_A2/Cout
                                                         0.000     100.009         u_divider/N7.co [18]
 CLMA_90_204/COUT                  td                    0.080     100.089 r       u_divider/N7.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.089         u_divider/N7.co [22]
                                                         0.052     100.141 f       u_divider/N7.eq_12/gateop_A2/Cout
                                                         0.000     100.141         u_divider/N7.co [26]
 CLMA_90_208/Y3                    td                    0.260     100.401 r       u_divider/N7.eq_14/gateop_A2/Y1
                                   net (fanout=33)       0.355     100.756         _N1              
                                                         0.256     101.012 r       u_divider/cnt[2]/opit_0_inv_A2Q21/Cout
                                                         0.000     101.012         u_divider/_N2744 
 CLMA_90_212/COUT                  td                    0.080     101.092 r       u_divider/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     101.092         u_divider/_N2746 
                                                         0.052     101.144 f       u_divider/cnt[6]/opit_0_inv_A2Q21/Cout
                                                         0.000     101.144         u_divider/_N2748 
 CLMA_90_216/COUT                  td                    0.080     101.224 r       u_divider/cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     101.224         u_divider/_N2750 
                                                         0.052     101.276 f       u_divider/cnt[10]/opit_0_inv_A2Q21/Cout
                                                         0.000     101.276         u_divider/_N2752 
 CLMA_90_220/COUT                  td                    0.080     101.356 r       u_divider/cnt[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     101.356         u_divider/_N2754 
                                                         0.052     101.408 f       u_divider/cnt[14]/opit_0_inv_A2Q21/Cout
                                                         0.000     101.408         u_divider/_N2756 
 CLMA_90_224/COUT                  td                    0.080     101.488 r       u_divider/cnt[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     101.488         u_divider/_N2758 
                                                         0.052     101.540 f       u_divider/cnt[18]/opit_0_inv_A2Q21/Cout
                                                         0.000     101.540         u_divider/_N2760 
 CLMA_90_228/COUT                  td                    0.080     101.620 r       u_divider/cnt[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     101.620         u_divider/_N2762 
                                                         0.052     101.672 f       u_divider/cnt[22]/opit_0_inv_A2Q21/Cout
                                                         0.000     101.672         u_divider/_N2764 
 CLMA_90_232/COUT                  td                    0.080     101.752 r       u_divider/cnt[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     101.752         u_divider/_N2766 
                                                         0.052     101.804 f       u_divider/cnt[26]/opit_0_inv_A2Q21/Cout
                                                         0.000     101.804         u_divider/_N2768 
 CLMA_90_236/COUT                  td                    0.080     101.884 r       u_divider/cnt[28]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     101.884         u_divider/_N2770 
                                                         0.052     101.936 f       u_divider/cnt[30]/opit_0_inv_A2Q21/Cout
                                                         0.000     101.936         u_divider/_N2772 
                                                                           f       u_divider/cnt[31]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                 101.936         Logic Levels: 11 
                                                                                   Logic: 2.267ns(71.786%), Route: 0.891ns(28.214%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 B5                                                      0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     100.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     100.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     100.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     101.114         _N2              
 PLL_82_319/CLK_OUT2               td                    0.321     101.435 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.551     101.986         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000     101.986 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.244     103.230         ntclkbufg_2      
 CLMA_90_240/CLK                                                           r       u_divider/cnt[31]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.271     103.501                          
 clock uncertainty                                      -0.150     103.351                          

 Setup time                                             -0.105     103.246                          

 Data required time                                                103.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.246                          
 Data arrival time                                                 101.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.310                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg[7]/opit_0_inv/CLK
Endpoint    : u_divider/cnt[30]/opit_0_inv_A2Q21/Cin
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.277  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.230
  Launch Clock Delay      :  3.778
  Clock Pessimism Removal :  0.271
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                        95.000      95.000 f                        
 B5                                                      0.000      95.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093      95.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.917      96.010 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      96.010         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      96.055 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.330      96.385         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372      96.757 f       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.644      97.401         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000      97.401 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.377      98.778         ntclkbufg_3      
 CLMA_90_197/CLK                                                           f       div_cfg[7]/opit_0_inv/CLK

 CLMA_90_197/Q2                    tco                   0.184      98.962 r       div_cfg[7]/opit_0_inv/Q
                                   net (fanout=1)        0.536      99.498         div_cfg[7]       
 CLMA_90_196/COUT                  td                    0.327      99.825 r       u_divider/N7.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.825         u_divider/N7.co [6]
                                                         0.052      99.877 f       u_divider/N7.eq_4/gateop_A2/Cout
                                                         0.000      99.877         u_divider/N7.co [10]
 CLMA_90_200/COUT                  td                    0.080      99.957 r       u_divider/N7.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.957         u_divider/N7.co [14]
                                                         0.052     100.009 f       u_divider/N7.eq_8/gateop_A2/Cout
                                                         0.000     100.009         u_divider/N7.co [18]
 CLMA_90_204/COUT                  td                    0.080     100.089 r       u_divider/N7.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.089         u_divider/N7.co [22]
                                                         0.052     100.141 f       u_divider/N7.eq_12/gateop_A2/Cout
                                                         0.000     100.141         u_divider/N7.co [26]
 CLMA_90_208/Y3                    td                    0.260     100.401 r       u_divider/N7.eq_14/gateop_A2/Y1
                                   net (fanout=33)       0.355     100.756         _N1              
                                                         0.256     101.012 r       u_divider/cnt[2]/opit_0_inv_A2Q21/Cout
                                                         0.000     101.012         u_divider/_N2744 
 CLMA_90_212/COUT                  td                    0.080     101.092 r       u_divider/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     101.092         u_divider/_N2746 
                                                         0.052     101.144 f       u_divider/cnt[6]/opit_0_inv_A2Q21/Cout
                                                         0.000     101.144         u_divider/_N2748 
 CLMA_90_216/COUT                  td                    0.080     101.224 r       u_divider/cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     101.224         u_divider/_N2750 
                                                         0.052     101.276 f       u_divider/cnt[10]/opit_0_inv_A2Q21/Cout
                                                         0.000     101.276         u_divider/_N2752 
 CLMA_90_220/COUT                  td                    0.080     101.356 r       u_divider/cnt[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     101.356         u_divider/_N2754 
                                                         0.052     101.408 f       u_divider/cnt[14]/opit_0_inv_A2Q21/Cout
                                                         0.000     101.408         u_divider/_N2756 
 CLMA_90_224/COUT                  td                    0.080     101.488 r       u_divider/cnt[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     101.488         u_divider/_N2758 
                                                         0.052     101.540 f       u_divider/cnt[18]/opit_0_inv_A2Q21/Cout
                                                         0.000     101.540         u_divider/_N2760 
 CLMA_90_228/COUT                  td                    0.080     101.620 r       u_divider/cnt[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     101.620         u_divider/_N2762 
                                                         0.052     101.672 f       u_divider/cnt[22]/opit_0_inv_A2Q21/Cout
                                                         0.000     101.672         u_divider/_N2764 
 CLMA_90_232/COUT                  td                    0.080     101.752 r       u_divider/cnt[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     101.752         u_divider/_N2766 
                                                         0.052     101.804 f       u_divider/cnt[26]/opit_0_inv_A2Q21/Cout
                                                         0.000     101.804         u_divider/_N2768 
 CLMA_90_236/COUT                  td                    0.079     101.883 f       u_divider/cnt[28]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     101.883         u_divider/_N2770 
 CLMA_90_240/CIN                                                           f       u_divider/cnt[30]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                 101.883         Logic Levels: 11 
                                                                                   Logic: 2.214ns(71.304%), Route: 0.891ns(28.696%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 B5                                                      0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     100.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     100.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     100.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     101.114         _N2              
 PLL_82_319/CLK_OUT2               td                    0.321     101.435 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.551     101.986         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000     101.986 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.244     103.230         ntclkbufg_2      
 CLMA_90_240/CLK                                                           r       u_divider/cnt[30]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.271     103.501                          
 clock uncertainty                                      -0.150     103.351                          

 Setup time                                             -0.105     103.246                          

 Data required time                                                103.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.246                          
 Data arrival time                                                 101.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.363                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg[7]/opit_0_inv/CLK
Endpoint    : u_divider/cnt[28]/opit_0_inv_A2Q21/Cin
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.282  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.225
  Launch Clock Delay      :  3.778
  Clock Pessimism Removal :  0.271
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                        95.000      95.000 f                        
 B5                                                      0.000      95.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093      95.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.917      96.010 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      96.010         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      96.055 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.330      96.385         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372      96.757 f       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.644      97.401         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000      97.401 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.377      98.778         ntclkbufg_3      
 CLMA_90_197/CLK                                                           f       div_cfg[7]/opit_0_inv/CLK

 CLMA_90_197/Q2                    tco                   0.184      98.962 r       div_cfg[7]/opit_0_inv/Q
                                   net (fanout=1)        0.536      99.498         div_cfg[7]       
 CLMA_90_196/COUT                  td                    0.327      99.825 r       u_divider/N7.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.825         u_divider/N7.co [6]
                                                         0.052      99.877 f       u_divider/N7.eq_4/gateop_A2/Cout
                                                         0.000      99.877         u_divider/N7.co [10]
 CLMA_90_200/COUT                  td                    0.080      99.957 r       u_divider/N7.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.957         u_divider/N7.co [14]
                                                         0.052     100.009 f       u_divider/N7.eq_8/gateop_A2/Cout
                                                         0.000     100.009         u_divider/N7.co [18]
 CLMA_90_204/COUT                  td                    0.080     100.089 r       u_divider/N7.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.089         u_divider/N7.co [22]
                                                         0.052     100.141 f       u_divider/N7.eq_12/gateop_A2/Cout
                                                         0.000     100.141         u_divider/N7.co [26]
 CLMA_90_208/Y3                    td                    0.260     100.401 r       u_divider/N7.eq_14/gateop_A2/Y1
                                   net (fanout=33)       0.355     100.756         _N1              
                                                         0.256     101.012 r       u_divider/cnt[2]/opit_0_inv_A2Q21/Cout
                                                         0.000     101.012         u_divider/_N2744 
 CLMA_90_212/COUT                  td                    0.080     101.092 r       u_divider/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     101.092         u_divider/_N2746 
                                                         0.052     101.144 f       u_divider/cnt[6]/opit_0_inv_A2Q21/Cout
                                                         0.000     101.144         u_divider/_N2748 
 CLMA_90_216/COUT                  td                    0.080     101.224 r       u_divider/cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     101.224         u_divider/_N2750 
                                                         0.052     101.276 f       u_divider/cnt[10]/opit_0_inv_A2Q21/Cout
                                                         0.000     101.276         u_divider/_N2752 
 CLMA_90_220/COUT                  td                    0.080     101.356 r       u_divider/cnt[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     101.356         u_divider/_N2754 
                                                         0.052     101.408 f       u_divider/cnt[14]/opit_0_inv_A2Q21/Cout
                                                         0.000     101.408         u_divider/_N2756 
 CLMA_90_224/COUT                  td                    0.080     101.488 r       u_divider/cnt[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     101.488         u_divider/_N2758 
                                                         0.052     101.540 f       u_divider/cnt[18]/opit_0_inv_A2Q21/Cout
                                                         0.000     101.540         u_divider/_N2760 
 CLMA_90_228/COUT                  td                    0.080     101.620 r       u_divider/cnt[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     101.620         u_divider/_N2762 
                                                         0.052     101.672 f       u_divider/cnt[22]/opit_0_inv_A2Q21/Cout
                                                         0.000     101.672         u_divider/_N2764 
 CLMA_90_232/COUT                  td                    0.080     101.752 r       u_divider/cnt[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     101.752         u_divider/_N2766 
                                                         0.052     101.804 f       u_divider/cnt[26]/opit_0_inv_A2Q21/Cout
                                                         0.000     101.804         u_divider/_N2768 
                                                                           f       u_divider/cnt[28]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                 101.804         Logic Levels: 10 
                                                                                   Logic: 2.135ns(70.555%), Route: 0.891ns(29.445%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 B5                                                      0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     100.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     100.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     100.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     101.114         _N2              
 PLL_82_319/CLK_OUT2               td                    0.321     101.435 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.551     101.986         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000     101.986 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.239     103.225         ntclkbufg_2      
 CLMA_90_236/CLK                                                           r       u_divider/cnt[28]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.271     103.496                          
 clock uncertainty                                      -0.150     103.346                          

 Setup time                                             -0.105     103.241                          

 Data required time                                                103.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.241                          
 Data arrival time                                                 101.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.437                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg[31]/opit_0_inv/CLK
Endpoint    : u_divider/cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.736
  Launch Clock Delay      :  3.268
  Clock Pessimism Removal :  -0.101
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       105.000     105.000 f                        
 B5                                                      0.000     105.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093     105.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.784     105.877 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     105.877         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     105.915 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.279     106.194         _N2              
 PLL_82_319/CLK_OUT0               td                    0.318     106.512 f       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.549     107.061         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000     107.061 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.207     108.268         ntclkbufg_3      
 CLMS_78_209/CLK                                                           f       div_cfg[31]/opit_0_inv/CLK

 CLMS_78_209/Q2                    tco                   0.172     108.440 f       div_cfg[31]/opit_0_inv/Q
                                   net (fanout=1)        0.227     108.667         div_cfg[31]      
 CLMA_90_208/Y3                    td                    0.291     108.958 f       u_divider/N7.eq_14/gateop_A2/Y1
                                   net (fanout=33)       0.240     109.198         _N1              
 CLMA_86_204/A4                                                            f       u_divider/cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                 109.198         Logic Levels: 1  
                                                                                   Logic: 0.463ns(49.785%), Route: 0.467ns(50.215%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 B5                                                      0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     100.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859     100.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045     100.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298     101.295         _N2              
 PLL_82_319/CLK_OUT2               td                    0.376     101.671 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.646     102.317         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000     102.317 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.419     103.736         ntclkbufg_2      
 CLMA_86_204/CLK                                                           r       u_divider/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.101     103.635                          
 clock uncertainty                                       0.150     103.785                          

 Hold time                                              -0.043     103.742                          

 Data required time                                                103.742                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.742                          
 Data arrival time                                                 109.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.456                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg[31]/opit_0_inv/CLK
Endpoint    : u_divider/cnt[4]/opit_0_inv_A2Q21/I12
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.372  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.741
  Launch Clock Delay      :  3.268
  Clock Pessimism Removal :  -0.101
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       105.000     105.000 f                        
 B5                                                      0.000     105.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093     105.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.784     105.877 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     105.877         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     105.915 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.279     106.194         _N2              
 PLL_82_319/CLK_OUT0               td                    0.318     106.512 f       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.549     107.061         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000     107.061 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.207     108.268         ntclkbufg_3      
 CLMS_78_209/CLK                                                           f       div_cfg[31]/opit_0_inv/CLK

 CLMS_78_209/Q2                    tco                   0.172     108.440 f       div_cfg[31]/opit_0_inv/Q
                                   net (fanout=1)        0.227     108.667         div_cfg[31]      
 CLMA_90_208/Y3                    td                    0.291     108.958 f       u_divider/N7.eq_14/gateop_A2/Y1
                                   net (fanout=33)       0.172     109.130         _N1              
 CLMA_90_212/D2                                                            f       u_divider/cnt[4]/opit_0_inv_A2Q21/I12

 Data arrival time                                                 109.130         Logic Levels: 1  
                                                                                   Logic: 0.463ns(53.712%), Route: 0.399ns(46.288%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 B5                                                      0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     100.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859     100.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045     100.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298     101.295         _N2              
 PLL_82_319/CLK_OUT2               td                    0.376     101.671 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.646     102.317         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000     102.317 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.424     103.741         ntclkbufg_2      
 CLMA_90_212/CLK                                                           r       u_divider/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.101     103.640                          
 clock uncertainty                                       0.150     103.790                          

 Hold time                                              -0.142     103.648                          

 Data required time                                                103.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.648                          
 Data arrival time                                                 109.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.482                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg[31]/opit_0_inv/CLK
Endpoint    : u_divider/cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.372  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.741
  Launch Clock Delay      :  3.268
  Clock Pessimism Removal :  -0.101
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       105.000     105.000 f                        
 B5                                                      0.000     105.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093     105.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.784     105.877 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     105.877         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     105.915 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.279     106.194         _N2              
 PLL_82_319/CLK_OUT0               td                    0.318     106.512 f       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.549     107.061         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000     107.061 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.207     108.268         ntclkbufg_3      
 CLMS_78_209/CLK                                                           f       div_cfg[31]/opit_0_inv/CLK

 CLMS_78_209/Q2                    tco                   0.172     108.440 f       div_cfg[31]/opit_0_inv/Q
                                   net (fanout=1)        0.227     108.667         div_cfg[31]      
 CLMA_90_208/Y3                    td                    0.291     108.958 f       u_divider/N7.eq_14/gateop_A2/Y1
                                   net (fanout=33)       0.235     109.193         _N1              
 CLMA_90_212/A1                                                            f       u_divider/cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                 109.193         Logic Levels: 1  
                                                                                   Logic: 0.463ns(50.054%), Route: 0.462ns(49.946%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 B5                                                      0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     100.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859     100.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045     100.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298     101.295         _N2              
 PLL_82_319/CLK_OUT2               td                    0.376     101.671 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.646     102.317         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000     102.317 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.424     103.741         ntclkbufg_2      
 CLMA_90_212/CLK                                                           r       u_divider/cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.101     103.640                          
 clock uncertainty                                       0.150     103.790                          

 Hold time                                              -0.089     103.701                          

 Data required time                                                103.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.701                          
 Data arrival time                                                 109.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.492                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.560
  Launch Clock Delay      :  2.947
  Clock Pessimism Removal :  0.351
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.534 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.413       2.947         ntclkbufg_4      
 CLMA_30_316/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_30_316/Q0                    tco                   0.198       3.145 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.919       4.064         u_CORES/u_jtag_hub/data_ctrl
 CLMA_54_260/A1                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.064         Logic Levels: 0  
                                                                                   Logic: 0.198ns(17.726%), Route: 0.919ns(82.274%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.333      26.333         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      26.333 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.227      27.560         ntclkbufg_4      
 CLMA_54_260/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.351      27.911                          
 clock uncertainty                                      -0.050      27.861                          

 Setup time                                             -0.134      27.727                          

 Data required time                                                 27.727                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.727                          
 Data arrival time                                                   4.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.663                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.550
  Launch Clock Delay      :  2.947
  Clock Pessimism Removal :  0.351
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.534 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.413       2.947         ntclkbufg_4      
 CLMA_30_316/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_30_316/Q0                    tco                   0.200       3.147 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.907       4.054         u_CORES/u_jtag_hub/data_ctrl
 CLMA_58_272/A1                                                            r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.054         Logic Levels: 0  
                                                                                   Logic: 0.200ns(18.067%), Route: 0.907ns(81.933%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.333      26.333         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      26.333 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.217      27.550         ntclkbufg_4      
 CLMA_58_272/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.351      27.901                          
 clock uncertainty                                      -0.050      27.851                          

 Setup time                                             -0.134      27.717                          

 Data required time                                                 27.717                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.717                          
 Data arrival time                                                   4.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.663                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.550
  Launch Clock Delay      :  2.947
  Clock Pessimism Removal :  0.351
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.534 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.413       2.947         ntclkbufg_4      
 CLMA_30_316/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_30_316/Q0                    tco                   0.200       3.147 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.907       4.054         u_CORES/u_jtag_hub/data_ctrl
 CLMA_58_272/B1                                                            r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.054         Logic Levels: 0  
                                                                                   Logic: 0.200ns(18.067%), Route: 0.907ns(81.933%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.333      26.333         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      26.333 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.217      27.550         ntclkbufg_4      
 CLMA_58_272/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.351      27.901                          
 clock uncertainty                                      -0.050      27.851                          

 Setup time                                             -0.128      27.723                          

 Data required time                                                 27.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.723                          
 Data arrival time                                                   4.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.669                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.011
  Launch Clock Delay      :  2.567
  Clock Pessimism Removal :  -0.221
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.313       1.313         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.313 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.254       2.567         ntclkbufg_4      
 CLMA_86_264/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_264/Q0                    tco                   0.185       2.752 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.268       3.020         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [45]
 CLMA_82_260/C4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.020         Logic Levels: 0  
                                                                                   Logic: 0.185ns(40.839%), Route: 0.268ns(59.161%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.534 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.477       3.011         ntclkbufg_4      
 CLMA_82_260/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.221       2.790                          
 clock uncertainty                                       0.000       2.790                          

 Hold time                                              -0.044       2.746                          

 Data required time                                                  2.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.746                          
 Data arrival time                                                   3.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  2.575
  Clock Pessimism Removal :  -0.221
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.313       1.313         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.313 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.262       2.575         ntclkbufg_4      
 CLMA_82_260/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_260/Q2                    tco                   0.185       2.760 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.264       3.024         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [44]
 CLMA_86_264/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.024         Logic Levels: 0  
                                                                                   Logic: 0.185ns(41.203%), Route: 0.264ns(58.797%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.534 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.469       3.003         ntclkbufg_4      
 CLMA_86_264/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.221       2.782                          
 clock uncertainty                                       0.000       2.782                          

 Hold time                                              -0.045       2.737                          

 Data required time                                                  2.737                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.737                          
 Data arrival time                                                   3.024                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.243  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.008
  Launch Clock Delay      :  2.544
  Clock Pessimism Removal :  -0.221
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.313       1.313         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.313 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.231       2.544         ntclkbufg_4      
 CLMA_106_241/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q/CLK

 CLMA_106_241/Q3                   tco                   0.185       2.729 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q/Q
                                   net (fanout=3)        0.264       2.993         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [10]
 CLMA_102_248/C1                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   2.993         Logic Levels: 0  
                                                                                   Logic: 0.185ns(41.203%), Route: 0.264ns(58.797%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.534 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.474       3.008         ntclkbufg_4      
 CLMA_102_248/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.221       2.787                          
 clock uncertainty                                       0.000       2.787                          

 Hold time                                              -0.089       2.698                          

 Data required time                                                  2.698                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.698                          
 Data arrival time                                                   2.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.295                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.456  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.550
  Launch Clock Delay      :  3.006
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.546      26.546         u_CORES/capt_o   
 USCM_74_109/CLK_USCM              td                    0.000      26.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.460      28.006         ntclkbufg_0      
 CLMA_58_260/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_58_260/Q0                    tco                   0.200      28.206 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=6)        0.511      28.717         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_66_256/Y0                    td                    0.294      29.011 r       u_CORES/u_debug_core_0/u_hub_data_decode/N118_3/gateop_perm/Z
                                   net (fanout=19)       0.622      29.633         u_CORES/u_debug_core_0/_N1770
 CLMA_42_261/Y0                    td                    0.125      29.758 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69/gateop_perm/Z
                                   net (fanout=3)        0.458      30.216         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69
 CLMA_42_264/Y0                    td                    0.125      30.341 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N242_inv/gateop_perm/Z
                                   net (fanout=4)        0.418      30.759         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N242
 CLMA_42_257/CE                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.759         Logic Levels: 3  
                                                                                   Logic: 0.744ns(27.025%), Route: 2.009ns(72.975%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.313      51.313         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      51.313 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.237      52.550         ntclkbufg_4      
 CLMA_42_257/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.550                          
 clock uncertainty                                      -0.050      52.500                          

 Setup time                                             -0.213      52.287                          

 Data required time                                                 52.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.287                          
 Data arrival time                                                  30.759                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.528                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.456  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.550
  Launch Clock Delay      :  3.006
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.546      26.546         u_CORES/capt_o   
 USCM_74_109/CLK_USCM              td                    0.000      26.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.460      28.006         ntclkbufg_0      
 CLMA_58_260/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_58_260/Q0                    tco                   0.200      28.206 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=6)        0.511      28.717         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_66_256/Y0                    td                    0.294      29.011 r       u_CORES/u_debug_core_0/u_hub_data_decode/N118_3/gateop_perm/Z
                                   net (fanout=19)       0.622      29.633         u_CORES/u_debug_core_0/_N1770
 CLMA_42_261/Y0                    td                    0.125      29.758 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69/gateop_perm/Z
                                   net (fanout=3)        0.458      30.216         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69
 CLMA_42_264/Y0                    td                    0.125      30.341 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N242_inv/gateop_perm/Z
                                   net (fanout=4)        0.418      30.759         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N242
 CLMA_42_257/CE                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.759         Logic Levels: 3  
                                                                                   Logic: 0.744ns(27.025%), Route: 2.009ns(72.975%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.313      51.313         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      51.313 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.237      52.550         ntclkbufg_4      
 CLMA_42_257/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.550                          
 clock uncertainty                                      -0.050      52.500                          

 Setup time                                             -0.213      52.287                          

 Data required time                                                 52.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.287                          
 Data arrival time                                                  30.759                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.528                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.424  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.582
  Launch Clock Delay      :  3.006
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.546      26.546         u_CORES/capt_o   
 USCM_74_109/CLK_USCM              td                    0.000      26.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.460      28.006         ntclkbufg_0      
 CLMA_58_260/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_58_260/Q0                    tco                   0.200      28.206 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=6)        0.511      28.717         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_66_256/Y0                    td                    0.294      29.011 r       u_CORES/u_debug_core_0/u_hub_data_decode/N118_3/gateop_perm/Z
                                   net (fanout=19)       0.358      29.369         u_CORES/u_debug_core_0/_N1770
 CLMA_70_253/Y2                    td                    0.126      29.495 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105/gateop_perm/Z
                                   net (fanout=2)        0.484      29.979         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105
 CLMA_78_260/Y1                    td                    0.212      30.191 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N458_inv/gateop_perm/Z
                                   net (fanout=7)        0.592      30.783         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N458
 CLMA_70_248/CE                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.783         Logic Levels: 3  
                                                                                   Logic: 0.832ns(29.960%), Route: 1.945ns(70.040%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.313      51.313         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      51.313 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.269      52.582         ntclkbufg_4      
 CLMA_70_248/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.582                          
 clock uncertainty                                      -0.050      52.532                          

 Setup time                                             -0.213      52.319                          

 Data required time                                                 52.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.319                          
 Data arrival time                                                  30.783                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.536                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.431  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.997
  Launch Clock Delay      :  2.566
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.324      26.324         u_CORES/capt_o   
 USCM_74_109/CLK_USCM              td                    0.000      26.324 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.242      27.566         ntclkbufg_0      
 CLMA_58_264/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_58_264/Q2                    tco                   0.185      27.751 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=6)        0.262      28.013         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_66_264/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  28.013         Logic Levels: 0  
                                                                                   Logic: 0.185ns(41.387%), Route: 0.262ns(58.613%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.534 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.463       2.997         ntclkbufg_4      
 CLMA_66_264/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.997                          
 clock uncertainty                                       0.050       3.047                          

 Hold time                                               0.026       3.073                          

 Data required time                                                  3.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.073                          
 Data arrival time                                                  28.013                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.940                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.431  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.997
  Launch Clock Delay      :  2.566
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.324      26.324         u_CORES/capt_o   
 USCM_74_109/CLK_USCM              td                    0.000      26.324 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.242      27.566         ntclkbufg_0      
 CLMA_58_264/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_58_264/Q1                    tco                   0.185      27.751 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=6)        0.268      28.019         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_66_264/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  28.019         Logic Levels: 0  
                                                                                   Logic: 0.185ns(40.839%), Route: 0.268ns(59.161%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.534 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.463       2.997         ntclkbufg_4      
 CLMA_66_264/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.997                          
 clock uncertainty                                       0.050       3.047                          

 Hold time                                              -0.008       3.039                          

 Data required time                                                  3.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.039                          
 Data arrival time                                                  28.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.980                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.428  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.987
  Launch Clock Delay      :  2.559
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.324      26.324         u_CORES/capt_o   
 USCM_74_109/CLK_USCM              td                    0.000      26.324 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.235      27.559         ntclkbufg_0      
 CLMA_50_265/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK

 CLMA_50_265/Q1                    tco                   0.185      27.744 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/Q
                                   net (fanout=4)        0.230      27.974         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4]
 CLMA_54_264/A1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.974         Logic Levels: 0  
                                                                                   Logic: 0.185ns(44.578%), Route: 0.230ns(55.422%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.534 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.453       2.987         ntclkbufg_4      
 CLMA_54_264/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.987                          
 clock uncertainty                                       0.050       3.037                          

 Hold time                                              -0.089       2.948                          

 Data required time                                                  2.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.948                          
 Data arrival time                                                  27.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.026                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.411  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.559
  Launch Clock Delay      :  2.970
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.551      76.551         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      76.551 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.419      77.970         ntclkbufg_4      
 CLMA_54_260/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_260/Q0                    tco                   0.183      78.153 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.720      79.873         u_CORES/id_o [1] 
 CLMA_50_265/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                  79.873         Logic Levels: 0  
                                                                                   Logic: 0.183ns(9.616%), Route: 1.720ns(90.384%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.324     126.324         u_CORES/capt_o   
 USCM_74_109/CLK_USCM              td                    0.000     126.324 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.235     127.559         ntclkbufg_0      
 CLMA_50_265/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.559                          
 clock uncertainty                                      -0.050     127.509                          

 Setup time                                             -0.034     127.475                          

 Data required time                                                127.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.475                          
 Data arrival time                                                  79.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.602                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.400  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.559
  Launch Clock Delay      :  2.959
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.551      76.551         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      76.551 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.408      77.959         ntclkbufg_4      
 CLMA_58_272/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_272/Q0                    tco                   0.183      78.142 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.653      79.795         u_CORES/id_o [3] 
 CLMA_50_265/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                  79.795         Logic Levels: 0  
                                                                                   Logic: 0.183ns(9.967%), Route: 1.653ns(90.033%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.324     126.324         u_CORES/capt_o   
 USCM_74_109/CLK_USCM              td                    0.000     126.324 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.235     127.559         ntclkbufg_0      
 CLMA_50_265/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.559                          
 clock uncertainty                                      -0.050     127.509                          

 Setup time                                             -0.034     127.475                          

 Data required time                                                127.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.475                          
 Data arrival time                                                  79.795                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.680                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.393  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.566
  Launch Clock Delay      :  2.959
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.551      76.551         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      76.551 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.408      77.959         ntclkbufg_4      
 CLMA_58_272/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_272/Q1                    tco                   0.183      78.142 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.536      79.678         u_CORES/id_o [4] 
 CLMA_58_264/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                  79.678         Logic Levels: 0  
                                                                                   Logic: 0.183ns(10.646%), Route: 1.536ns(89.354%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.324     126.324         u_CORES/capt_o   
 USCM_74_109/CLK_USCM              td                    0.000     126.324 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.242     127.566         ntclkbufg_0      
 CLMA_58_264/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.566                          
 clock uncertainty                                      -0.050     127.516                          

 Setup time                                             -0.034     127.482                          

 Data required time                                                127.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.482                          
 Data arrival time                                                  79.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.804                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.445  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.995
  Launch Clock Delay      :  2.550
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.333     126.333         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000     126.333 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.217     127.550         ntclkbufg_4      
 CLMA_58_272/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_272/Q1                    tco                   0.173     127.723 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.654     128.377         u_CORES/id_o [4] 
 CLMA_50_265/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 128.377         Logic Levels: 0  
                                                                                   Logic: 0.173ns(20.919%), Route: 0.654ns(79.081%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.546     126.546         u_CORES/capt_o   
 USCM_74_109/CLK_USCM              td                    0.000     126.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.449     127.995         ntclkbufg_0      
 CLMA_50_265/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.995                          
 clock uncertainty                                       0.050     128.045                          

 Hold time                                              -0.002     128.043                          

 Data required time                                                128.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.043                          
 Data arrival time                                                 128.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.442  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.002
  Launch Clock Delay      :  2.560
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.333     126.333         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000     126.333 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.227     127.560         ntclkbufg_4      
 CLMA_54_260/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_260/Q0                    tco                   0.173     127.733 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.725     128.458         u_CORES/id_o [1] 
 CLMA_58_264/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 128.458         Logic Levels: 0  
                                                                                   Logic: 0.173ns(19.265%), Route: 0.725ns(80.735%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.546     126.546         u_CORES/capt_o   
 USCM_74_109/CLK_USCM              td                    0.000     126.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.456     128.002         ntclkbufg_0      
 CLMA_58_264/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.002                          
 clock uncertainty                                       0.050     128.052                          

 Hold time                                              -0.002     128.050                          

 Data required time                                                128.050                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.050                          
 Data arrival time                                                 128.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.408                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.456  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.006
  Launch Clock Delay      :  2.550
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.333     126.333         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000     126.333 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.217     127.550         ntclkbufg_4      
 CLMA_58_272/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_272/Q3                    tco                   0.173     127.723 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.976     128.699         u_CORES/id_o [2] 
 CLMA_58_260/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 128.699         Logic Levels: 0  
                                                                                   Logic: 0.173ns(15.057%), Route: 0.976ns(84.943%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.546     126.546         u_CORES/capt_o   
 USCM_74_109/CLK_USCM              td                    0.000     126.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.460     128.006         ntclkbufg_0      
 CLMA_58_260/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.006                          
 clock uncertainty                                       0.050     128.056                          

 Hold time                                              -0.002     128.054                          

 Data required time                                                128.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.054                          
 Data arrival time                                                 128.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.645                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/RS
Path Group  : clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.921
  Launch Clock Delay      :  3.389
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.408       3.389         ntclkbufg_5      
 CLMA_94_168/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_94_168/Q1                    tco                   0.198       3.587 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=292)      1.944       5.531         u_CORES/u_debug_core_0/resetn
 CLMA_38_232/RS                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/RS

 Data arrival time                                                   5.531         Logic Levels: 0  
                                                                                   Logic: 0.198ns(9.244%), Route: 1.944ns(90.756%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N2              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.216      22.921         ntclkbufg_5      
 CLMA_38_232/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/CLK
 clock pessimism                                         0.276      23.197                          
 clock uncertainty                                      -0.050      23.147                          

 Recovery time                                          -0.203      22.944                          

 Data required time                                                 22.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.944                          
 Data arrival time                                                   5.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.413                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/RS
Path Group  : clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.921
  Launch Clock Delay      :  3.389
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.408       3.389         ntclkbufg_5      
 CLMA_94_168/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_94_168/Q1                    tco                   0.198       3.587 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=292)      1.944       5.531         u_CORES/u_debug_core_0/resetn
 CLMA_38_232/RS                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/RS

 Data arrival time                                                   5.531         Logic Levels: 0  
                                                                                   Logic: 0.198ns(9.244%), Route: 1.944ns(90.756%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N2              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.216      22.921         ntclkbufg_5      
 CLMA_38_232/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/CLK
 clock pessimism                                         0.276      23.197                          
 clock uncertainty                                      -0.050      23.147                          

 Recovery time                                          -0.203      22.944                          

 Data required time                                                 22.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.944                          
 Data arrival time                                                   5.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.413                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/RS
Path Group  : clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.921
  Launch Clock Delay      :  3.389
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.408       3.389         ntclkbufg_5      
 CLMA_94_168/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_94_168/Q1                    tco                   0.198       3.587 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=292)      1.944       5.531         u_CORES/u_debug_core_0/resetn
 CLMA_38_232/RS                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/RS

 Data arrival time                                                   5.531         Logic Levels: 0  
                                                                                   Logic: 0.198ns(9.244%), Route: 1.944ns(90.756%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N2              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.216      22.921         ntclkbufg_5      
 CLMA_38_232/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/CLK
 clock pessimism                                         0.276      23.197                          
 clock uncertainty                                      -0.050      23.147                          

 Recovery time                                          -0.203      22.944                          

 Data required time                                                 22.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.944                          
 Data arrival time                                                   5.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.413                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][9]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.409
  Launch Clock Delay      :  2.902
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.197       2.902         ntclkbufg_5      
 CLMA_94_168/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_94_168/Q1                    tco                   0.186       3.088 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=292)      0.789       3.877         u_CORES/u_debug_core_0/resetn
 CLMA_70_213/RSCO                  td                    0.093       3.970 f       u_CORES/u_debug_core_0/data_pipe[4][18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       3.970         ntR58            
 CLMA_70_217/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[2][9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.970         Logic Levels: 1  
                                                                                   Logic: 0.279ns(26.124%), Route: 0.789ns(73.876%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.428       3.409         ntclkbufg_5      
 CLMA_70_217/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.276       3.133                          
 clock uncertainty                                       0.000       3.133                          

 Removal time                                            0.000       3.133                          

 Data required time                                                  3.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.133                          
 Data arrival time                                                   3.970                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.837                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][7]/opit_0_inv_L5Q/RS
Path Group  : clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.412
  Launch Clock Delay      :  2.902
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.197       2.902         ntclkbufg_5      
 CLMA_94_168/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_94_168/Q1                    tco                   0.186       3.088 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=292)      0.747       3.835         u_CORES/u_debug_core_0/resetn
 CLMA_82_212/RS                                                            r       u_CORES/u_debug_core_0/data_pipe[0][7]/opit_0_inv_L5Q/RS

 Data arrival time                                                   3.835         Logic Levels: 0  
                                                                                   Logic: 0.186ns(19.936%), Route: 0.747ns(80.064%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.431       3.412         ntclkbufg_5      
 CLMA_82_212/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][7]/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.276       3.136                          
 clock uncertainty                                       0.000       3.136                          

 Removal time                                           -0.154       2.982                          

 Data required time                                                  2.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.982                          
 Data arrival time                                                   3.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.853                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][27]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.412
  Launch Clock Delay      :  2.902
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.197       2.902         ntclkbufg_5      
 CLMA_94_168/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_94_168/Q1                    tco                   0.186       3.088 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=292)      0.747       3.835         u_CORES/u_debug_core_0/resetn
 CLMA_82_212/RS                                                            r       u_CORES/u_debug_core_0/data_pipe[1][27]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.835         Logic Levels: 0  
                                                                                   Logic: 0.186ns(19.936%), Route: 0.747ns(80.064%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.431       3.412         ntclkbufg_5      
 CLMA_82_212/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][27]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.276       3.136                          
 clock uncertainty                                       0.000       3.136                          

 Removal time                                           -0.154       2.982                          

 Data required time                                                  2.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.982                          
 Data arrival time                                                   3.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.853                          
====================================================================================================

====================================================================================================

Startpoint  : u_divider/clk_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad2_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT2               td                    0.376       1.671 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.646       2.317         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000       2.317 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.422       3.739         ntclkbufg_2      
 CLMA_82_205/CLK                                                           r       u_divider/clk_out/opit_0_inv_L5Q_perm/CLK

 CLMA_82_205/Q0                    tco                   0.198       3.937 f       u_divider/clk_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1931)     2.710       6.647         nt_ad2_clk       
 IOL_151_18/DO                     td                    0.078       6.725 f       ad2_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.725         ad2_clk_obuf/ntO 
 IOBD_152_18/PAD                   td                    1.960       8.685 f       ad2_clk_obuf/opit_0/O
                                   net (fanout=1)        0.051       8.736         ad2_clk          
 R14                                                                       f       ad2_clk (port)   

 Data arrival time                                                   8.736         Logic Levels: 2  
                                                                                   Logic: 2.236ns(44.747%), Route: 2.761ns(55.253%)
====================================================================================================

====================================================================================================

Startpoint  : u_divider/clk_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad1_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT2               td                    0.376       1.671 r       pll_clk/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.646       2.317         clk_10m          
 USCM_74_106/CLK_USCM              td                    0.000       2.317 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.422       3.739         ntclkbufg_2      
 CLMA_82_205/CLK                                                           r       u_divider/clk_out/opit_0_inv_L5Q_perm/CLK

 CLMA_82_205/Q0                    tco                   0.198       3.937 f       u_divider/clk_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1931)     1.635       5.572         nt_ad2_clk       
 IOL_151_146/DO                    td                    0.078       5.650 f       ad1_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.650         ad1_clk_obuf/ntO 
 IOBD_152_146/PAD                  td                    1.960       7.610 f       ad1_clk_obuf/opit_0/O
                                   net (fanout=1)        0.051       7.661         ad1_clk          
 M13                                                                       f       ad1_clk (port)   

 Data arrival time                                                   7.661         Logic Levels: 2  
                                                                                   Logic: 2.236ns(57.012%), Route: 1.686ns(42.988%)
====================================================================================================

====================================================================================================

Startpoint  : SPI_SLAVE/miso03/opit_0_MUX8TO1Q/CLK
Endpoint    : miso (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         clk_100m         
 USCM_74_105/CLK_USCM              td                    0.000       2.313 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=102)      1.384       3.697         ntclkbufg_3      
 CLMA_54_180/CLK                                                           r       SPI_SLAVE/miso03/opit_0_MUX8TO1Q/CLK

 CLMA_54_180/Y0                    tco                   0.309       4.006 f       SPI_SLAVE/miso03/opit_0_MUX8TO1Q/Q
                                   net (fanout=1)        1.405       5.411         SPI_SLAVE/miso03 
 IOL_7_269/DO                      td                    0.078       5.489 f       miso_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.489         miso_obuf/ntO    
 IOBS_0_269/PAD                    td                    1.941       7.430 f       miso_obuf/opit_0/O
                                   net (fanout=1)        0.088       7.518         miso             
 A1                                                                        f       miso (port)      

 Data arrival time                                                   7.518         Logic Levels: 2  
                                                                                   Logic: 2.328ns(60.926%), Route: 1.493ns(39.074%)
====================================================================================================

====================================================================================================

Startpoint  : ad0_data[2] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[2]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F18                                                     0.000       0.000 r       ad0_data[2] (port)
                                   net (fanout=1)        0.062       0.062         ad0_data[2]      
 IOBD_152_238/DIN                  td                    0.734       0.796 r       ad0_data_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.796         ad0_data_ibuf[2]/ntD
 IOL_151_238/RX_DATA_DD            td                    0.066       0.862 r       ad0_data_ibuf[2]/opit_1/OUT
                                   net (fanout=66)       0.664       1.526         nt_ad0_data[2]   
 CLMA_106_232/M1                                                           r       u_CORES/u_debug_core_0/trig0_d1[2]/opit_0/D

 Data arrival time                                                   1.526         Logic Levels: 2  
                                                                                   Logic: 0.800ns(52.425%), Route: 0.726ns(47.575%)
====================================================================================================

====================================================================================================

Startpoint  : ad0_data[1] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[1]/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J16                                                     0.000       0.000 r       ad0_data[1] (port)
                                   net (fanout=1)        0.051       0.051         ad0_data[1]      
 IOBS_152_205/DIN                  td                    0.734       0.785 r       ad0_data_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       0.785         ad0_data_ibuf[1]/ntD
 IOL_151_205/RX_DATA_DD            td                    0.066       0.851 r       ad0_data_ibuf[1]/opit_1/OUT
                                   net (fanout=66)       0.796       1.647         nt_ad0_data[1]   
 CLMA_98_213/M2                                                            r       u_CORES/u_debug_core_0/trig0_d1[1]/opit_0/D

 Data arrival time                                                   1.647         Logic Levels: 2  
                                                                                   Logic: 0.800ns(48.573%), Route: 0.847ns(51.427%)
====================================================================================================

====================================================================================================

Startpoint  : ad0_data[0] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F17                                                     0.000       0.000 r       ad0_data[0] (port)
                                   net (fanout=1)        0.065       0.065         ad0_data[0]      
 IOBS_152_237/DIN                  td                    0.734       0.799 r       ad0_data_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.799         ad0_data_ibuf[0]/ntD
 IOL_151_237/RX_DATA_DD            td                    0.066       0.865 r       ad0_data_ibuf[0]/opit_1/OUT
                                   net (fanout=66)       0.783       1.648         nt_ad0_data[0]   
 CLMA_98_245/M1                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/D

 Data arrival time                                                   1.648         Logic Levels: 2  
                                                                                   Logic: 0.800ns(48.544%), Route: 0.848ns(51.456%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.447       10.000          0.553           High Pulse Width  DRM_62_228/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 9.447       10.000          0.553           Low Pulse Width   DRM_62_228/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]
 9.700       10.000          0.300           Low Pulse Width   CLMA_86_232/CLK         u_CORES/u_debug_core_0/DATA_ff[0][0]/opit_0/CLK
====================================================================================================

{top|sclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.700     500.000         0.300           High Pulse Width  CLMA_58_189/CLK         SPI_SLAVE/CNT0/cnt_value[0]/opit_0_inv_L5Q/CLK
 499.700     500.000         0.300           Low Pulse Width   CLMA_58_189/CLK         SPI_SLAVE/CNT0/cnt_value[0]/opit_0_inv_L5Q/CLK
 499.700     500.000         0.300           High Pulse Width  CLMA_58_189/CLK         SPI_SLAVE/CNT0/cnt_value[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{clk|pll_clk/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.700       5.000           0.300           High Pulse Width  CLMS_66_197/CLK         SPI_SLAVE/PC2/pulse_shift[0]/opit_0_inv/CLK
 4.700       5.000           0.300           Low Pulse Width   CLMS_66_197/CLK         SPI_SLAVE/PC2/pulse_shift[0]/opit_0_inv/CLK
 4.700       5.000           0.300           High Pulse Width  CLMA_66_192/CLK         SPI_SLAVE/PC2/pulse_shift[1]/opit_0_inv/CLK
====================================================================================================

{clk|pll_clk/u_pll_e1/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.700      50.000          0.300           High Pulse Width  CLMA_82_205/CLK         u_divider/clk_out/opit_0_inv_L5Q_perm/CLK
 49.700      50.000          0.300           Low Pulse Width   CLMA_82_205/CLK         u_divider/clk_out/opit_0_inv_L5Q_perm/CLK
 49.700      50.000          0.300           High Pulse Width  CLMA_86_204/CLK         u_divider/cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.447      25.000          0.553           High Pulse Width  DRM_62_228/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 24.447      25.000          0.553           Low Pulse Width   DRM_62_228/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]
 24.700      25.000          0.300           Low Pulse Width   CLMA_94_236/CLK         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.700      50.000          0.300           High Pulse Width  CLMA_58_264/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.700      50.000          0.300           Low Pulse Width   CLMA_58_264/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.700      50.000          0.300           High Pulse Width  CLMA_58_264/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                               
+-----------------------------------------------------------------------------------------------------------------------+
| Input      | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/08_SPI_ADC_ADrate/prj/place_route/top_pnr.adf       
| Output     | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/08_SPI_ADC_ADrate/prj/report_timing/top_rtp.adf     
|            | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/08_SPI_ADC_ADrate/prj/report_timing/top.rtr         
+-----------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 465,870,848 bytes
Total CPU  time to report_timing completion : 14.094 sec
Process Total CPU  time to report_timing completion : 14.094 sec
Total real time to report_timing completion : 17.000 sec
