/// Auto-generated bit field definitions for AC
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f7::ac {

using namespace alloy::hal::bitfields;

// ============================================================================
// AC Bit Field Definitions
// ============================================================================

/// ITCMCR - Instruction and Data Tightly-Coupled Memory Control Registers
namespace itcmcr {
    /// EN
    /// Position: 0, Width: 1
    using EN = BitField<0, 1>;
    constexpr uint32_t EN_Pos = 0;
    constexpr uint32_t EN_Msk = EN::mask;

    /// RMW
    /// Position: 1, Width: 1
    using RMW = BitField<1, 1>;
    constexpr uint32_t RMW_Pos = 1;
    constexpr uint32_t RMW_Msk = RMW::mask;

    /// RETEN
    /// Position: 2, Width: 1
    using RETEN = BitField<2, 1>;
    constexpr uint32_t RETEN_Pos = 2;
    constexpr uint32_t RETEN_Msk = RETEN::mask;

    /// SZ
    /// Position: 3, Width: 4
    using SZ = BitField<3, 4>;
    constexpr uint32_t SZ_Pos = 3;
    constexpr uint32_t SZ_Msk = SZ::mask;

}  // namespace itcmcr

/// DTCMCR - Instruction and Data Tightly-Coupled Memory Control Registers
namespace dtcmcr {
    /// EN
    /// Position: 0, Width: 1
    using EN = BitField<0, 1>;
    constexpr uint32_t EN_Pos = 0;
    constexpr uint32_t EN_Msk = EN::mask;

    /// RMW
    /// Position: 1, Width: 1
    using RMW = BitField<1, 1>;
    constexpr uint32_t RMW_Pos = 1;
    constexpr uint32_t RMW_Msk = RMW::mask;

    /// RETEN
    /// Position: 2, Width: 1
    using RETEN = BitField<2, 1>;
    constexpr uint32_t RETEN_Pos = 2;
    constexpr uint32_t RETEN_Msk = RETEN::mask;

    /// SZ
    /// Position: 3, Width: 4
    using SZ = BitField<3, 4>;
    constexpr uint32_t SZ_Pos = 3;
    constexpr uint32_t SZ_Msk = SZ::mask;

}  // namespace dtcmcr

/// AHBPCR - AHBP Control register
namespace ahbpcr {
    /// EN
    /// Position: 0, Width: 1
    using EN = BitField<0, 1>;
    constexpr uint32_t EN_Pos = 0;
    constexpr uint32_t EN_Msk = EN::mask;

    /// SZ
    /// Position: 1, Width: 3
    using SZ = BitField<1, 3>;
    constexpr uint32_t SZ_Pos = 1;
    constexpr uint32_t SZ_Msk = SZ::mask;

}  // namespace ahbpcr

/// CACR - Auxiliary Cache Control register
namespace cacr {
    /// SIWT
    /// Position: 0, Width: 1
    using SIWT = BitField<0, 1>;
    constexpr uint32_t SIWT_Pos = 0;
    constexpr uint32_t SIWT_Msk = SIWT::mask;

    /// ECCEN
    /// Position: 1, Width: 1
    using ECCEN = BitField<1, 1>;
    constexpr uint32_t ECCEN_Pos = 1;
    constexpr uint32_t ECCEN_Msk = ECCEN::mask;

    /// FORCEWT
    /// Position: 2, Width: 1
    using FORCEWT = BitField<2, 1>;
    constexpr uint32_t FORCEWT_Pos = 2;
    constexpr uint32_t FORCEWT_Msk = FORCEWT::mask;

}  // namespace cacr

/// AHBSCR - AHB Slave Control register
namespace ahbscr {
    /// CTL
    /// Position: 0, Width: 2
    using CTL = BitField<0, 2>;
    constexpr uint32_t CTL_Pos = 0;
    constexpr uint32_t CTL_Msk = CTL::mask;

    /// TPRI
    /// Position: 2, Width: 9
    using TPRI = BitField<2, 9>;
    constexpr uint32_t TPRI_Pos = 2;
    constexpr uint32_t TPRI_Msk = TPRI::mask;

    /// INITCOUNT
    /// Position: 11, Width: 5
    using INITCOUNT = BitField<11, 5>;
    constexpr uint32_t INITCOUNT_Pos = 11;
    constexpr uint32_t INITCOUNT_Msk = INITCOUNT::mask;

}  // namespace ahbscr

/// ABFSR - Auxiliary Bus Fault Status register
namespace abfsr {
    /// ITCM
    /// Position: 0, Width: 1
    using ITCM = BitField<0, 1>;
    constexpr uint32_t ITCM_Pos = 0;
    constexpr uint32_t ITCM_Msk = ITCM::mask;

    /// DTCM
    /// Position: 1, Width: 1
    using DTCM = BitField<1, 1>;
    constexpr uint32_t DTCM_Pos = 1;
    constexpr uint32_t DTCM_Msk = DTCM::mask;

    /// AHBP
    /// Position: 2, Width: 1
    using AHBP = BitField<2, 1>;
    constexpr uint32_t AHBP_Pos = 2;
    constexpr uint32_t AHBP_Msk = AHBP::mask;

    /// AXIM
    /// Position: 3, Width: 1
    using AXIM = BitField<3, 1>;
    constexpr uint32_t AXIM_Pos = 3;
    constexpr uint32_t AXIM_Msk = AXIM::mask;

    /// EPPB
    /// Position: 4, Width: 1
    using EPPB = BitField<4, 1>;
    constexpr uint32_t EPPB_Pos = 4;
    constexpr uint32_t EPPB_Msk = EPPB::mask;

    /// AXIMTYPE
    /// Position: 8, Width: 2
    using AXIMTYPE = BitField<8, 2>;
    constexpr uint32_t AXIMTYPE_Pos = 8;
    constexpr uint32_t AXIMTYPE_Msk = AXIMTYPE::mask;

}  // namespace abfsr

}  // namespace alloy::hal::st::stm32f7::ac
