--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml System.twx System.ncd -o System.twr System.pcf -ucf
System_Connection.ucf

Design file:              System.ncd
Physical constraint file: System.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN<0>      |    4.898(R)|      SLOW  |   -2.193(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<1>      |    4.830(R)|      SLOW  |   -2.291(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<2>      |    4.434(R)|      SLOW  |   -2.113(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<3>      |    5.317(R)|      SLOW  |   -2.644(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<4>      |    4.355(R)|      SLOW  |   -1.997(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<0>       |    1.171(R)|      FAST  |   -0.579(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<1>       |    1.215(R)|      FAST  |   -0.513(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<2>       |    1.175(R)|      FAST  |   -0.241(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<3>       |    1.290(R)|      SLOW  |   -0.585(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<4>       |    1.439(R)|      SLOW  |   -0.726(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<5>       |    1.358(R)|      SLOW  |   -0.646(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<6>       |    1.661(R)|      SLOW  |   -0.891(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<7>       |    8.377(R)|      SLOW  |   -0.628(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CLAW        |         8.548(R)|      SLOW  |         4.601(R)|      FAST  |CLK_BUFGP         |   0.000|
JOINTHIGH   |         8.609(R)|      SLOW  |         4.637(R)|      FAST  |CLK_BUFGP         |   0.000|
JOINTLOW    |         8.896(R)|      SLOW  |         4.803(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<0>      |         8.454(R)|      SLOW  |         4.560(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<1>      |         8.566(R)|      SLOW  |         4.619(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<2>      |         8.379(R)|      SLOW  |         4.535(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<3>      |         8.189(R)|      SLOW  |         4.408(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<4>      |         8.045(R)|      SLOW  |         4.233(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<5>      |         7.888(R)|      SLOW  |         4.132(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<6>      |         7.976(R)|      SLOW  |         4.223(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<7>      |         7.743(R)|      SLOW  |         4.063(R)|      FAST  |CLK_BUFGP         |   0.000|
PWM         |         7.284(R)|      SLOW  |         3.818(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<0>  |         6.972(R)|      SLOW  |         3.555(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<1>  |         6.897(R)|      SLOW  |         3.513(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<2>  |         6.622(R)|      SLOW  |         3.345(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<3>  |         6.708(R)|      SLOW  |         3.400(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<0>  |         7.778(R)|      SLOW  |         4.099(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<1>  |         7.570(R)|      SLOW  |         3.963(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<2>  |         7.695(R)|      SLOW  |         4.018(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<3>  |         7.767(R)|      SLOW  |         4.074(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<4>  |         7.931(R)|      SLOW  |         4.174(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<5>  |         7.733(R)|      SLOW  |         4.085(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<6>  |         7.589(R)|      SLOW  |         3.971(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.110|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Feb 19 14:14:14 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 234 MB



