Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr 24 15:47:55 2022
| Host         : DESKTOP-VM5KFEI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.272        0.000                      0                  310        0.132        0.000                      0                  310        4.500        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.272        0.000                      0                  310        0.132        0.000                      0                  310        4.500        0.000                       0                   141  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 display_control0/clk_en1/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/clk_en1/s_cnt_local_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.890ns (21.506%)  route 3.248ns (78.494%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.618     5.169    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518     5.687 r  display_control0/clk_en1/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           1.281     6.968    display_control0/clk_en1/s_cnt_local_reg[2]
    SLICE_X7Y61          LUT6 (Prop_lut6_I3_O)        0.124     7.092 f  display_control0/clk_en1/ce_o_i_6__0/O
                         net (fo=1, routed)           0.403     7.495    display_control0/clk_en1/ce_o_i_6__0_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124     7.619 r  display_control0/clk_en1/ce_o_i_3__0/O
                         net (fo=2, routed)           0.648     8.267    display_control0/clk_en1/ce_o_i_3__0_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     8.391 r  display_control0/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.917     9.308    display_control0/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X6Y67          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.496    14.867    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[24]/C
                         clock pessimism              0.272    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X6Y67          FDRE (Setup_fdre_C_R)       -0.524    14.580    display_control0/clk_en1/s_cnt_local_reg[24]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 display_control0/clk_en1/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/clk_en1/s_cnt_local_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.890ns (21.506%)  route 3.248ns (78.494%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.618     5.169    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518     5.687 r  display_control0/clk_en1/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           1.281     6.968    display_control0/clk_en1/s_cnt_local_reg[2]
    SLICE_X7Y61          LUT6 (Prop_lut6_I3_O)        0.124     7.092 f  display_control0/clk_en1/ce_o_i_6__0/O
                         net (fo=1, routed)           0.403     7.495    display_control0/clk_en1/ce_o_i_6__0_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124     7.619 r  display_control0/clk_en1/ce_o_i_3__0/O
                         net (fo=2, routed)           0.648     8.267    display_control0/clk_en1/ce_o_i_3__0_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     8.391 r  display_control0/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.917     9.308    display_control0/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X6Y67          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.496    14.867    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[25]/C
                         clock pessimism              0.272    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X6Y67          FDRE (Setup_fdre_C_R)       -0.524    14.580    display_control0/clk_en1/s_cnt_local_reg[25]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 display_control0/clk_en1/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/clk_en1/s_cnt_local_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.890ns (21.506%)  route 3.248ns (78.494%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.618     5.169    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518     5.687 r  display_control0/clk_en1/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           1.281     6.968    display_control0/clk_en1/s_cnt_local_reg[2]
    SLICE_X7Y61          LUT6 (Prop_lut6_I3_O)        0.124     7.092 f  display_control0/clk_en1/ce_o_i_6__0/O
                         net (fo=1, routed)           0.403     7.495    display_control0/clk_en1/ce_o_i_6__0_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124     7.619 r  display_control0/clk_en1/ce_o_i_3__0/O
                         net (fo=2, routed)           0.648     8.267    display_control0/clk_en1/ce_o_i_3__0_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     8.391 r  display_control0/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.917     9.308    display_control0/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X6Y67          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.496    14.867    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[26]/C
                         clock pessimism              0.272    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X6Y67          FDRE (Setup_fdre_C_R)       -0.524    14.580    display_control0/clk_en1/s_cnt_local_reg[26]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 display_control0/clk_en1/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/clk_en1/s_cnt_local_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.890ns (21.506%)  route 3.248ns (78.494%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.618     5.169    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518     5.687 r  display_control0/clk_en1/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           1.281     6.968    display_control0/clk_en1/s_cnt_local_reg[2]
    SLICE_X7Y61          LUT6 (Prop_lut6_I3_O)        0.124     7.092 f  display_control0/clk_en1/ce_o_i_6__0/O
                         net (fo=1, routed)           0.403     7.495    display_control0/clk_en1/ce_o_i_6__0_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124     7.619 r  display_control0/clk_en1/ce_o_i_3__0/O
                         net (fo=2, routed)           0.648     8.267    display_control0/clk_en1/ce_o_i_3__0_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     8.391 r  display_control0/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.917     9.308    display_control0/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X6Y67          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.496    14.867    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[27]/C
                         clock pessimism              0.272    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X6Y67          FDRE (Setup_fdre_C_R)       -0.524    14.580    display_control0/clk_en1/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 display_control0/clk_en1/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/clk_en1/s_cnt_local_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.890ns (22.250%)  route 3.110ns (77.750%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.618     5.169    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518     5.687 r  display_control0/clk_en1/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           1.281     6.968    display_control0/clk_en1/s_cnt_local_reg[2]
    SLICE_X7Y61          LUT6 (Prop_lut6_I3_O)        0.124     7.092 f  display_control0/clk_en1/ce_o_i_6__0/O
                         net (fo=1, routed)           0.403     7.495    display_control0/clk_en1/ce_o_i_6__0_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124     7.619 r  display_control0/clk_en1/ce_o_i_3__0/O
                         net (fo=2, routed)           0.648     8.267    display_control0/clk_en1/ce_o_i_3__0_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     8.391 r  display_control0/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.778     9.169    display_control0/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X6Y66          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.497    14.868    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[20]/C
                         clock pessimism              0.272    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X6Y66          FDRE (Setup_fdre_C_R)       -0.524    14.581    display_control0/clk_en1/s_cnt_local_reg[20]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 display_control0/clk_en1/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/clk_en1/s_cnt_local_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.890ns (22.250%)  route 3.110ns (77.750%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.618     5.169    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518     5.687 r  display_control0/clk_en1/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           1.281     6.968    display_control0/clk_en1/s_cnt_local_reg[2]
    SLICE_X7Y61          LUT6 (Prop_lut6_I3_O)        0.124     7.092 f  display_control0/clk_en1/ce_o_i_6__0/O
                         net (fo=1, routed)           0.403     7.495    display_control0/clk_en1/ce_o_i_6__0_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124     7.619 r  display_control0/clk_en1/ce_o_i_3__0/O
                         net (fo=2, routed)           0.648     8.267    display_control0/clk_en1/ce_o_i_3__0_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     8.391 r  display_control0/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.778     9.169    display_control0/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X6Y66          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.497    14.868    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[21]/C
                         clock pessimism              0.272    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X6Y66          FDRE (Setup_fdre_C_R)       -0.524    14.581    display_control0/clk_en1/s_cnt_local_reg[21]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 display_control0/clk_en1/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/clk_en1/s_cnt_local_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.890ns (22.250%)  route 3.110ns (77.750%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.618     5.169    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518     5.687 r  display_control0/clk_en1/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           1.281     6.968    display_control0/clk_en1/s_cnt_local_reg[2]
    SLICE_X7Y61          LUT6 (Prop_lut6_I3_O)        0.124     7.092 f  display_control0/clk_en1/ce_o_i_6__0/O
                         net (fo=1, routed)           0.403     7.495    display_control0/clk_en1/ce_o_i_6__0_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124     7.619 r  display_control0/clk_en1/ce_o_i_3__0/O
                         net (fo=2, routed)           0.648     8.267    display_control0/clk_en1/ce_o_i_3__0_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     8.391 r  display_control0/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.778     9.169    display_control0/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X6Y66          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.497    14.868    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[22]/C
                         clock pessimism              0.272    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X6Y66          FDRE (Setup_fdre_C_R)       -0.524    14.581    display_control0/clk_en1/s_cnt_local_reg[22]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 display_control0/clk_en1/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/clk_en1/s_cnt_local_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.890ns (22.250%)  route 3.110ns (77.750%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.618     5.169    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518     5.687 r  display_control0/clk_en1/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           1.281     6.968    display_control0/clk_en1/s_cnt_local_reg[2]
    SLICE_X7Y61          LUT6 (Prop_lut6_I3_O)        0.124     7.092 f  display_control0/clk_en1/ce_o_i_6__0/O
                         net (fo=1, routed)           0.403     7.495    display_control0/clk_en1/ce_o_i_6__0_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124     7.619 r  display_control0/clk_en1/ce_o_i_3__0/O
                         net (fo=2, routed)           0.648     8.267    display_control0/clk_en1/ce_o_i_3__0_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     8.391 r  display_control0/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.778     9.169    display_control0/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X6Y66          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.497    14.868    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[23]/C
                         clock pessimism              0.272    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X6Y66          FDRE (Setup_fdre_C_R)       -0.524    14.581    display_control0/clk_en1/s_cnt_local_reg[23]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 display_control0/clk_en1/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/clk_en1/s_cnt_local_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.890ns (22.501%)  route 3.065ns (77.499%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.618     5.169    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518     5.687 r  display_control0/clk_en1/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           1.281     6.968    display_control0/clk_en1/s_cnt_local_reg[2]
    SLICE_X7Y61          LUT6 (Prop_lut6_I3_O)        0.124     7.092 f  display_control0/clk_en1/ce_o_i_6__0/O
                         net (fo=1, routed)           0.403     7.495    display_control0/clk_en1/ce_o_i_6__0_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124     7.619 r  display_control0/clk_en1/ce_o_i_3__0/O
                         net (fo=2, routed)           0.648     8.267    display_control0/clk_en1/ce_o_i_3__0_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     8.391 r  display_control0/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.734     9.125    display_control0/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X6Y68          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.494    14.865    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[28]/C
                         clock pessimism              0.272    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X6Y68          FDRE (Setup_fdre_C_R)       -0.524    14.578    display_control0/clk_en1/s_cnt_local_reg[28]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 display_control0/clk_en1/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/clk_en1/s_cnt_local_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.890ns (22.501%)  route 3.065ns (77.499%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.618     5.169    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518     5.687 r  display_control0/clk_en1/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           1.281     6.968    display_control0/clk_en1/s_cnt_local_reg[2]
    SLICE_X7Y61          LUT6 (Prop_lut6_I3_O)        0.124     7.092 f  display_control0/clk_en1/ce_o_i_6__0/O
                         net (fo=1, routed)           0.403     7.495    display_control0/clk_en1/ce_o_i_6__0_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I4_O)        0.124     7.619 r  display_control0/clk_en1/ce_o_i_3__0/O
                         net (fo=2, routed)           0.648     8.267    display_control0/clk_en1/ce_o_i_3__0_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     8.391 r  display_control0/clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.734     9.125    display_control0/clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X6Y68          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.494    14.865    display_control0/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  display_control0/clk_en1/s_cnt_local_reg[29]/C
                         clock pessimism              0.272    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X6Y68          FDRE (Setup_fdre_C_R)       -0.524    14.578    display_control0/clk_en1/s_cnt_local_reg[29]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                  5.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bin_7seg/seg_o_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_5x7bit/d_ff_0/q_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.586     1.499    bin_7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y62          FDSE                                         r  bin_7seg/seg_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDSE (Prop_fdse_C_Q)         0.141     1.640 r  bin_7seg/seg_o_reg[5]/Q
                         net (fo=1, routed)           0.051     1.691    shift_reg_5x7bit/d_ff_0/D[5]
    SLICE_X5Y62          FDSE                                         r  shift_reg_5x7bit/d_ff_0/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.856     2.014    shift_reg_5x7bit/d_ff_0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y62          FDSE                                         r  shift_reg_5x7bit/d_ff_0/q_reg[5]/C
                         clock pessimism             -0.501     1.512    
    SLICE_X5Y62          FDSE (Hold_fdse_C_D)         0.047     1.559    shift_reg_5x7bit/d_ff_0/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 shift_reg_5x7bit/d_ff_1/q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/dc_7bit_o_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.118%)  route 0.068ns (26.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.588     1.501    shift_reg_5x7bit/d_ff_1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y62          FDSE                                         r  shift_reg_5x7bit/d_ff_1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDSE (Prop_fdse_C_Q)         0.141     1.642 r  shift_reg_5x7bit/d_ff_1/q_reg[6]/Q
                         net (fo=2, routed)           0.068     1.711    display_control0/dc_7bit_o_reg[6]_4[6]
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.045     1.756 r  display_control0/dc_7bit_o[6]_i_1/O
                         net (fo=1, routed)           0.000     1.756    display_control0/dc_7bit_o[6]_i_1_n_0
    SLICE_X0Y62          FDSE                                         r  display_control0/dc_7bit_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.858     2.016    display_control0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y62          FDSE                                         r  display_control0/dc_7bit_o_reg[6]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X0Y62          FDSE (Hold_fdse_C_D)         0.092     1.606    display_control0/dc_7bit_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 shift_reg_5x7bit/d_ff_1/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/dc_7bit_o_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.118%)  route 0.068ns (26.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.587     1.500    shift_reg_5x7bit/d_ff_1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y61          FDSE                                         r  shift_reg_5x7bit/d_ff_1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDSE (Prop_fdse_C_Q)         0.141     1.641 r  shift_reg_5x7bit/d_ff_1/q_reg[2]/Q
                         net (fo=2, routed)           0.068     1.710    display_control0/dc_7bit_o_reg[6]_4[2]
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.045     1.755 r  display_control0/dc_7bit_o[2]_i_1/O
                         net (fo=1, routed)           0.000     1.755    display_control0/dc_7bit_o[2]_i_1_n_0
    SLICE_X4Y61          FDSE                                         r  display_control0/dc_7bit_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.858     2.016    display_control0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y61          FDSE                                         r  display_control0/dc_7bit_o_reg[2]/C
                         clock pessimism             -0.502     1.513    
    SLICE_X4Y61          FDSE (Hold_fdse_C_D)         0.092     1.605    display_control0/dc_7bit_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 counter_time/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_time/over_flow_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.276%)  route 0.075ns (28.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.589     1.502    counter_time/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  counter_time/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     1.643 f  counter_time/s_cnt_local_reg[0]/Q
                         net (fo=7, routed)           0.075     1.718    counter_time/s_cnt_o[0]
    SLICE_X1Y61          LUT6 (Prop_lut6_I2_O)        0.045     1.763 r  counter_time/over_flow_o_i_1/O
                         net (fo=1, routed)           0.000     1.763    counter_time/over_flow_o_i_1_n_0
    SLICE_X1Y61          FDRE                                         r  counter_time/over_flow_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.860     2.018    counter_time/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y61          FDRE                                         r  counter_time/over_flow_o_reg/C
                         clock pessimism             -0.502     1.515    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.092     1.607    counter_time/over_flow_o_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 shift_reg_5x7bit/d_ff_1/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_5x7bit/d_ff_2/q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.588     1.501    shift_reg_5x7bit/d_ff_1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y62          FDSE                                         r  shift_reg_5x7bit/d_ff_1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDSE (Prop_fdse_C_Q)         0.141     1.642 r  shift_reg_5x7bit/d_ff_1/q_reg[4]/Q
                         net (fo=2, routed)           0.121     1.764    shift_reg_5x7bit/d_ff_2/q_reg[6]_1[4]
    SLICE_X1Y62          FDSE                                         r  shift_reg_5x7bit/d_ff_2/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.858     2.016    shift_reg_5x7bit/d_ff_2/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y62          FDSE                                         r  shift_reg_5x7bit/d_ff_2/q_reg[4]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X1Y62          FDSE (Hold_fdse_C_D)         0.072     1.573    shift_reg_5x7bit/d_ff_2/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 shift_reg_5x7bit/d_ff_0/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/dc_7bit_o_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.588     1.501    shift_reg_5x7bit/d_ff_0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y62          FDSE                                         r  shift_reg_5x7bit/d_ff_0/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDSE (Prop_fdse_C_Q)         0.141     1.642 r  shift_reg_5x7bit/d_ff_0/q_reg[4]/Q
                         net (fo=2, routed)           0.109     1.751    display_control0/dc_7bit_o_reg[6]_3[4]
    SLICE_X0Y62          LUT6 (Prop_lut6_I2_O)        0.045     1.796 r  display_control0/dc_7bit_o[4]_i_1/O
                         net (fo=1, routed)           0.000     1.796    display_control0/dc_7bit_o[4]_i_1_n_0
    SLICE_X0Y62          FDSE                                         r  display_control0/dc_7bit_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.858     2.016    display_control0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y62          FDSE                                         r  display_control0/dc_7bit_o_reg[4]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X0Y62          FDSE (Hold_fdse_C_D)         0.091     1.605    display_control0/dc_7bit_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 counter_time/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/dcd_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.769%)  route 0.110ns (37.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.589     1.502    counter_time/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  counter_time/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  counter_time/s_cnt_local_reg[1]/Q
                         net (fo=6, routed)           0.110     1.754    counter_time/s_cnt_o[1]
    SLICE_X1Y61          LUT6 (Prop_lut6_I1_O)        0.045     1.799 r  counter_time/dcd_o_i_1/O
                         net (fo=1, routed)           0.000     1.799    decoder/dcd_o_reg_0
    SLICE_X1Y61          FDRE                                         r  decoder/dcd_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.860     2.018    decoder/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y61          FDRE                                         r  decoder/dcd_o_reg/C
                         clock pessimism             -0.502     1.515    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.091     1.606    decoder/dcd_o_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 shift_reg_5x7bit/d_ff_1/q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_5x7bit/d_ff_2/q_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.588     1.501    shift_reg_5x7bit/d_ff_1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y62          FDSE                                         r  shift_reg_5x7bit/d_ff_1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDSE (Prop_fdse_C_Q)         0.141     1.642 r  shift_reg_5x7bit/d_ff_1/q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.770    shift_reg_5x7bit/d_ff_2/q_reg[6]_1[6]
    SLICE_X1Y62          FDSE                                         r  shift_reg_5x7bit/d_ff_2/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.858     2.016    shift_reg_5x7bit/d_ff_2/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y62          FDSE                                         r  shift_reg_5x7bit/d_ff_2/q_reg[6]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X1Y62          FDSE (Hold_fdse_C_D)         0.075     1.576    shift_reg_5x7bit/d_ff_2/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 shift_reg_5x7bit/d_ff_1/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_5x7bit/d_ff_2/q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.587     1.500    shift_reg_5x7bit/d_ff_1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y61          FDSE                                         r  shift_reg_5x7bit/d_ff_1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDSE (Prop_fdse_C_Q)         0.141     1.641 r  shift_reg_5x7bit/d_ff_1/q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.769    shift_reg_5x7bit/d_ff_2/q_reg[6]_1[2]
    SLICE_X5Y61          FDSE                                         r  shift_reg_5x7bit/d_ff_2/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.858     2.016    shift_reg_5x7bit/d_ff_2/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y61          FDSE                                         r  shift_reg_5x7bit/d_ff_2/q_reg[2]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X5Y61          FDSE (Hold_fdse_C_D)         0.075     1.575    shift_reg_5x7bit/d_ff_2/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 shift_reg_5x7bit/d_ff_3/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_control0/dc_7bit_o_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.711%)  route 0.115ns (38.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.587     1.500    shift_reg_5x7bit/d_ff_3/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y60          FDSE                                         r  shift_reg_5x7bit/d_ff_3/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDSE (Prop_fdse_C_Q)         0.141     1.641 r  shift_reg_5x7bit/d_ff_3/q_reg[0]/Q
                         net (fo=1, routed)           0.115     1.757    display_control0/dc_7bit_o_reg[6]_2[0]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  display_control0/dc_7bit_o[0]_i_1/O
                         net (fo=1, routed)           0.000     1.802    display_control0/dc_7bit_o[0]_i_1_n_0
    SLICE_X4Y59          FDSE                                         r  display_control0/dc_7bit_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.859     2.017    display_control0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y59          FDSE                                         r  display_control0/dc_7bit_o_reg[0]/C
                         clock pessimism             -0.499     1.517    
    SLICE_X4Y59          FDSE (Hold_fdse_C_D)         0.091     1.608    display_control0/dc_7bit_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y61     bin_7seg/over_flow_o_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y60     bin_7seg/seg_o_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y62     bin_7seg/seg_o_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y62     bin_7seg/seg_o_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y62     bin_7seg/seg_o_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y62     bin_7seg/seg_o_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y62     bin_7seg/seg_o_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y60     bin_7seg/seg_o_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y64     clk_en0/ce_o_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y60     bin_7seg/seg_o_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y62     bin_7seg/seg_o_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y62     bin_7seg/seg_o_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y62     bin_7seg/seg_o_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y62     bin_7seg/seg_o_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y62     bin_7seg/seg_o_reg[5]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y60     bin_7seg/seg_o_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y64     clk_en0/ce_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y63     clk_en0/s_cnt_local_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y63     clk_en0/s_cnt_local_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     clk_en0/s_cnt_local_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     clk_en0/s_cnt_local_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     clk_en0/s_cnt_local_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     clk_en0/s_cnt_local_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     clk_en0/s_cnt_local_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     clk_en0/s_cnt_local_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     clk_en0/s_cnt_local_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     clk_en0/s_cnt_local_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     clk_en0/s_cnt_local_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     clk_en0/s_cnt_local_reg[25]/C



