
STM32F4_Discovery_FreeRTOS_Simple_Demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000038ec  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init_array   00000004  08003a7c  08003a7c  00013a7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  08003a80  08003a80  00013a80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         0000002c  20000000  08003a84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .ccmram       00000000  10000000  10000000  0002002c  2**0
                  CONTENTS
  6 .bss          00001e38  2000002c  2000002c  0002002c  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20001e64  20001e64  0002002c  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000d1ae  00000000  00000000  0002005a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000248b  00000000  00000000  0002d208  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c28  00000000  00000000  0002f698  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000ae0  00000000  00000000  000302c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000058f2  00000000  00000000  00030da0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000045b3  00000000  00000000  00036692  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0003ac45  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00003228  00000000  00000000  0003acc4  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0003deec  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000002c 	.word	0x2000002c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003a64 	.word	0x08003a64

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000030 	.word	0x20000030
 80001cc:	08003a64 	.word	0x08003a64

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800030e:	f1a4 0401 	sub.w	r4, r4, #1
 8000312:	d1e9      	bne.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f092 0f00 	teq	r2, #0
 80004ba:	bf14      	ite	ne
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e720      	b.n	8000314 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aedc 	beq.w	80002c2 <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6c1      	b.n	80002c2 <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__gedf2>:
 8000540:	f04f 3cff 	mov.w	ip, #4294967295
 8000544:	e006      	b.n	8000554 <__cmpdf2+0x4>
 8000546:	bf00      	nop

08000548 <__ledf2>:
 8000548:	f04f 0c01 	mov.w	ip, #1
 800054c:	e002      	b.n	8000554 <__cmpdf2+0x4>
 800054e:	bf00      	nop

08000550 <__cmpdf2>:
 8000550:	f04f 0c01 	mov.w	ip, #1
 8000554:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000558:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800055c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000560:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000564:	bf18      	it	ne
 8000566:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800056a:	d01b      	beq.n	80005a4 <__cmpdf2+0x54>
 800056c:	b001      	add	sp, #4
 800056e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000572:	bf0c      	ite	eq
 8000574:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000578:	ea91 0f03 	teqne	r1, r3
 800057c:	bf02      	ittt	eq
 800057e:	ea90 0f02 	teqeq	r0, r2
 8000582:	2000      	moveq	r0, #0
 8000584:	4770      	bxeq	lr
 8000586:	f110 0f00 	cmn.w	r0, #0
 800058a:	ea91 0f03 	teq	r1, r3
 800058e:	bf58      	it	pl
 8000590:	4299      	cmppl	r1, r3
 8000592:	bf08      	it	eq
 8000594:	4290      	cmpeq	r0, r2
 8000596:	bf2c      	ite	cs
 8000598:	17d8      	asrcs	r0, r3, #31
 800059a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800059e:	f040 0001 	orr.w	r0, r0, #1
 80005a2:	4770      	bx	lr
 80005a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005ac:	d102      	bne.n	80005b4 <__cmpdf2+0x64>
 80005ae:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80005b2:	d107      	bne.n	80005c4 <__cmpdf2+0x74>
 80005b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005bc:	d1d6      	bne.n	800056c <__cmpdf2+0x1c>
 80005be:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80005c2:	d0d3      	beq.n	800056c <__cmpdf2+0x1c>
 80005c4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <__aeabi_cdrcmple>:
 80005cc:	4684      	mov	ip, r0
 80005ce:	4610      	mov	r0, r2
 80005d0:	4662      	mov	r2, ip
 80005d2:	468c      	mov	ip, r1
 80005d4:	4619      	mov	r1, r3
 80005d6:	4663      	mov	r3, ip
 80005d8:	e000      	b.n	80005dc <__aeabi_cdcmpeq>
 80005da:	bf00      	nop

080005dc <__aeabi_cdcmpeq>:
 80005dc:	b501      	push	{r0, lr}
 80005de:	f7ff ffb7 	bl	8000550 <__cmpdf2>
 80005e2:	2800      	cmp	r0, #0
 80005e4:	bf48      	it	mi
 80005e6:	f110 0f00 	cmnmi.w	r0, #0
 80005ea:	bd01      	pop	{r0, pc}

080005ec <__aeabi_dcmpeq>:
 80005ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005f0:	f7ff fff4 	bl	80005dc <__aeabi_cdcmpeq>
 80005f4:	bf0c      	ite	eq
 80005f6:	2001      	moveq	r0, #1
 80005f8:	2000      	movne	r0, #0
 80005fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80005fe:	bf00      	nop

08000600 <__aeabi_dcmplt>:
 8000600:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000604:	f7ff ffea 	bl	80005dc <__aeabi_cdcmpeq>
 8000608:	bf34      	ite	cc
 800060a:	2001      	movcc	r0, #1
 800060c:	2000      	movcs	r0, #0
 800060e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000612:	bf00      	nop

08000614 <__aeabi_dcmple>:
 8000614:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000618:	f7ff ffe0 	bl	80005dc <__aeabi_cdcmpeq>
 800061c:	bf94      	ite	ls
 800061e:	2001      	movls	r0, #1
 8000620:	2000      	movhi	r0, #0
 8000622:	f85d fb08 	ldr.w	pc, [sp], #8
 8000626:	bf00      	nop

08000628 <__aeabi_dcmpge>:
 8000628:	f84d ed08 	str.w	lr, [sp, #-8]!
 800062c:	f7ff ffce 	bl	80005cc <__aeabi_cdrcmple>
 8000630:	bf94      	ite	ls
 8000632:	2001      	movls	r0, #1
 8000634:	2000      	movhi	r0, #0
 8000636:	f85d fb08 	ldr.w	pc, [sp], #8
 800063a:	bf00      	nop

0800063c <__aeabi_dcmpgt>:
 800063c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000640:	f7ff ffc4 	bl	80005cc <__aeabi_cdrcmple>
 8000644:	bf34      	ite	cc
 8000646:	2001      	movcc	r0, #1
 8000648:	2000      	movcs	r0, #0
 800064a:	f85d fb08 	ldr.w	pc, [sp], #8
 800064e:	bf00      	nop

08000650 <__aeabi_d2iz>:
 8000650:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000654:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000658:	d215      	bcs.n	8000686 <__aeabi_d2iz+0x36>
 800065a:	d511      	bpl.n	8000680 <__aeabi_d2iz+0x30>
 800065c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000660:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000664:	d912      	bls.n	800068c <__aeabi_d2iz+0x3c>
 8000666:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800066a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800066e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000672:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000676:	fa23 f002 	lsr.w	r0, r3, r2
 800067a:	bf18      	it	ne
 800067c:	4240      	negne	r0, r0
 800067e:	4770      	bx	lr
 8000680:	f04f 0000 	mov.w	r0, #0
 8000684:	4770      	bx	lr
 8000686:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800068a:	d105      	bne.n	8000698 <__aeabi_d2iz+0x48>
 800068c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000690:	bf08      	it	eq
 8000692:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000696:	4770      	bx	lr
 8000698:	f04f 0000 	mov.w	r0, #0
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop

080006a0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80006a0:	b480      	push	{r7}
 80006a2:	b083      	sub	sp, #12
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	f103 0208 	add.w	r2, r3, #8
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	f04f 32ff 	mov.w	r2, #4294967295
 80006b8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	f103 0208 	add.w	r2, r3, #8
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	f103 0208 	add.w	r2, r3, #8
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	2200      	movs	r2, #0
 80006d2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80006d4:	bf00      	nop
 80006d6:	370c      	adds	r7, #12
 80006d8:	46bd      	mov	sp, r7
 80006da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006de:	4770      	bx	lr

080006e0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	2200      	movs	r2, #0
 80006ec:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80006ee:	bf00      	nop
 80006f0:	370c      	adds	r7, #12
 80006f2:	46bd      	mov	sp, r7
 80006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f8:	4770      	bx	lr

080006fa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80006fa:	b480      	push	{r7}
 80006fc:	b085      	sub	sp, #20
 80006fe:	af00      	add	r7, sp, #0
 8000700:	6078      	str	r0, [r7, #4]
 8000702:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	685b      	ldr	r3, [r3, #4]
 8000708:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800070a:	683b      	ldr	r3, [r7, #0]
 800070c:	68fa      	ldr	r2, [r7, #12]
 800070e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	689a      	ldr	r2, [r3, #8]
 8000714:	683b      	ldr	r3, [r7, #0]
 8000716:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	689b      	ldr	r3, [r3, #8]
 800071c:	683a      	ldr	r2, [r7, #0]
 800071e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	683a      	ldr	r2, [r7, #0]
 8000724:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8000726:	683b      	ldr	r3, [r7, #0]
 8000728:	687a      	ldr	r2, [r7, #4]
 800072a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	1c5a      	adds	r2, r3, #1
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	601a      	str	r2, [r3, #0]
}
 8000736:	bf00      	nop
 8000738:	3714      	adds	r7, #20
 800073a:	46bd      	mov	sp, r7
 800073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000740:	4770      	bx	lr

08000742 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000742:	b480      	push	{r7}
 8000744:	b085      	sub	sp, #20
 8000746:	af00      	add	r7, sp, #0
 8000748:	6078      	str	r0, [r7, #4]
 800074a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800074c:	683b      	ldr	r3, [r7, #0]
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000752:	68bb      	ldr	r3, [r7, #8]
 8000754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000758:	d103      	bne.n	8000762 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	691b      	ldr	r3, [r3, #16]
 800075e:	60fb      	str	r3, [r7, #12]
 8000760:	e00c      	b.n	800077c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	3308      	adds	r3, #8
 8000766:	60fb      	str	r3, [r7, #12]
 8000768:	e002      	b.n	8000770 <vListInsert+0x2e>
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	685b      	ldr	r3, [r3, #4]
 800076e:	60fb      	str	r3, [r7, #12]
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	685b      	ldr	r3, [r3, #4]
 8000774:	681a      	ldr	r2, [r3, #0]
 8000776:	68bb      	ldr	r3, [r7, #8]
 8000778:	429a      	cmp	r2, r3
 800077a:	d9f6      	bls.n	800076a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	685a      	ldr	r2, [r3, #4]
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000784:	683b      	ldr	r3, [r7, #0]
 8000786:	685b      	ldr	r3, [r3, #4]
 8000788:	683a      	ldr	r2, [r7, #0]
 800078a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800078c:	683b      	ldr	r3, [r7, #0]
 800078e:	68fa      	ldr	r2, [r7, #12]
 8000790:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	683a      	ldr	r2, [r7, #0]
 8000796:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8000798:	683b      	ldr	r3, [r7, #0]
 800079a:	687a      	ldr	r2, [r7, #4]
 800079c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	1c5a      	adds	r2, r3, #1
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	601a      	str	r2, [r3, #0]
}
 80007a8:	bf00      	nop
 80007aa:	3714      	adds	r7, #20
 80007ac:	46bd      	mov	sp, r7
 80007ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b2:	4770      	bx	lr

080007b4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80007b4:	b480      	push	{r7}
 80007b6:	b085      	sub	sp, #20
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	691b      	ldr	r3, [r3, #16]
 80007c0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	685b      	ldr	r3, [r3, #4]
 80007c6:	687a      	ldr	r2, [r7, #4]
 80007c8:	6892      	ldr	r2, [r2, #8]
 80007ca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	689b      	ldr	r3, [r3, #8]
 80007d0:	687a      	ldr	r2, [r7, #4]
 80007d2:	6852      	ldr	r2, [r2, #4]
 80007d4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	685a      	ldr	r2, [r3, #4]
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	429a      	cmp	r2, r3
 80007de:	d103      	bne.n	80007e8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	689a      	ldr	r2, [r3, #8]
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	2200      	movs	r2, #0
 80007ec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	1e5a      	subs	r2, r3, #1
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80007f8:	68fb      	ldr	r3, [r7, #12]
 80007fa:	681b      	ldr	r3, [r3, #0]
}
 80007fc:	4618      	mov	r0, r3
 80007fe:	3714      	adds	r7, #20
 8000800:	46bd      	mov	sp, r7
 8000802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000806:	4770      	bx	lr

08000808 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8000808:	b480      	push	{r7}
 800080a:	b085      	sub	sp, #20
 800080c:	af00      	add	r7, sp, #0
 800080e:	60f8      	str	r0, [r7, #12]
 8000810:	60b9      	str	r1, [r7, #8]
 8000812:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	3b04      	subs	r3, #4
 8000818:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000820:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	3b04      	subs	r3, #4
 8000826:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8000828:	68bb      	ldr	r3, [r7, #8]
 800082a:	f023 0201 	bic.w	r2, r3, #1
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	3b04      	subs	r3, #4
 8000836:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8000838:	4a0c      	ldr	r2, [pc, #48]	; (800086c <pxPortInitialiseStack+0x64>)
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	3b14      	subs	r3, #20
 8000842:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8000844:	687a      	ldr	r2, [r7, #4]
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	3b04      	subs	r3, #4
 800084e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	f06f 0202 	mvn.w	r2, #2
 8000856:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	3b20      	subs	r3, #32
 800085c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800085e:	68fb      	ldr	r3, [r7, #12]
}
 8000860:	4618      	mov	r0, r3
 8000862:	3714      	adds	r7, #20
 8000864:	46bd      	mov	sp, r7
 8000866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086a:	4770      	bx	lr
 800086c:	08000871 	.word	0x08000871

08000870 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8000876:	4b0c      	ldr	r3, [pc, #48]	; (80008a8 <prvTaskExitError+0x38>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800087e:	d009      	beq.n	8000894 <prvTaskExitError+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000884:	f383 8811 	msr	BASEPRI, r3
 8000888:	f3bf 8f6f 	isb	sy
 800088c:	f3bf 8f4f 	dsb	sy
 8000890:	607b      	str	r3, [r7, #4]
 8000892:	e7fe      	b.n	8000892 <prvTaskExitError+0x22>
 8000894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000898:	f383 8811 	msr	BASEPRI, r3
 800089c:	f3bf 8f6f 	isb	sy
 80008a0:	f3bf 8f4f 	dsb	sy
 80008a4:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 80008a6:	e7fe      	b.n	80008a6 <prvTaskExitError+0x36>
 80008a8:	20000000 	.word	0x20000000
 80008ac:	00000000 	.word	0x00000000

080008b0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80008b0:	4b07      	ldr	r3, [pc, #28]	; (80008d0 <pxCurrentTCBConst2>)
 80008b2:	6819      	ldr	r1, [r3, #0]
 80008b4:	6808      	ldr	r0, [r1, #0]
 80008b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80008ba:	f380 8809 	msr	PSP, r0
 80008be:	f3bf 8f6f 	isb	sy
 80008c2:	f04f 0000 	mov.w	r0, #0
 80008c6:	f380 8811 	msr	BASEPRI, r0
 80008ca:	4770      	bx	lr
 80008cc:	f3af 8000 	nop.w

080008d0 <pxCurrentTCBConst2>:
 80008d0:	20001c58 	.word	0x20001c58
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80008d4:	bf00      	nop
 80008d6:	bf00      	nop

080008d8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80008d8:	4806      	ldr	r0, [pc, #24]	; (80008f4 <prvPortStartFirstTask+0x1c>)
 80008da:	6800      	ldr	r0, [r0, #0]
 80008dc:	6800      	ldr	r0, [r0, #0]
 80008de:	f380 8808 	msr	MSP, r0
 80008e2:	b662      	cpsie	i
 80008e4:	b661      	cpsie	f
 80008e6:	f3bf 8f4f 	dsb	sy
 80008ea:	f3bf 8f6f 	isb	sy
 80008ee:	df00      	svc	0
 80008f0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80008f2:	bf00      	nop
 80008f4:	e000ed08 	.word	0xe000ed08

080008f8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b086      	sub	sp, #24
 80008fc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80008fe:	4b3b      	ldr	r3, [pc, #236]	; (80009ec <xPortStartScheduler+0xf4>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	4a3b      	ldr	r2, [pc, #236]	; (80009f0 <xPortStartScheduler+0xf8>)
 8000904:	4293      	cmp	r3, r2
 8000906:	d109      	bne.n	800091c <xPortStartScheduler+0x24>
 8000908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800090c:	f383 8811 	msr	BASEPRI, r3
 8000910:	f3bf 8f6f 	isb	sy
 8000914:	f3bf 8f4f 	dsb	sy
 8000918:	613b      	str	r3, [r7, #16]
 800091a:	e7fe      	b.n	800091a <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800091c:	4b33      	ldr	r3, [pc, #204]	; (80009ec <xPortStartScheduler+0xf4>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	4a34      	ldr	r2, [pc, #208]	; (80009f4 <xPortStartScheduler+0xfc>)
 8000922:	4293      	cmp	r3, r2
 8000924:	d109      	bne.n	800093a <xPortStartScheduler+0x42>
 8000926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800092a:	f383 8811 	msr	BASEPRI, r3
 800092e:	f3bf 8f6f 	isb	sy
 8000932:	f3bf 8f4f 	dsb	sy
 8000936:	60fb      	str	r3, [r7, #12]
 8000938:	e7fe      	b.n	8000938 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800093a:	4b2f      	ldr	r3, [pc, #188]	; (80009f8 <xPortStartScheduler+0x100>)
 800093c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800093e:	697b      	ldr	r3, [r7, #20]
 8000940:	781b      	ldrb	r3, [r3, #0]
 8000942:	b2db      	uxtb	r3, r3
 8000944:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8000946:	697b      	ldr	r3, [r7, #20]
 8000948:	22ff      	movs	r2, #255	; 0xff
 800094a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800094c:	697b      	ldr	r3, [r7, #20]
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	b2db      	uxtb	r3, r3
 8000952:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000954:	79fb      	ldrb	r3, [r7, #7]
 8000956:	b2db      	uxtb	r3, r3
 8000958:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800095c:	b2da      	uxtb	r2, r3
 800095e:	4b27      	ldr	r3, [pc, #156]	; (80009fc <xPortStartScheduler+0x104>)
 8000960:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8000962:	4b27      	ldr	r3, [pc, #156]	; (8000a00 <xPortStartScheduler+0x108>)
 8000964:	2207      	movs	r2, #7
 8000966:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000968:	e009      	b.n	800097e <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800096a:	4b25      	ldr	r3, [pc, #148]	; (8000a00 <xPortStartScheduler+0x108>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	3b01      	subs	r3, #1
 8000970:	4a23      	ldr	r2, [pc, #140]	; (8000a00 <xPortStartScheduler+0x108>)
 8000972:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8000974:	79fb      	ldrb	r3, [r7, #7]
 8000976:	b2db      	uxtb	r3, r3
 8000978:	005b      	lsls	r3, r3, #1
 800097a:	b2db      	uxtb	r3, r3
 800097c:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800097e:	79fb      	ldrb	r3, [r7, #7]
 8000980:	b2db      	uxtb	r3, r3
 8000982:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000986:	2b80      	cmp	r3, #128	; 0x80
 8000988:	d0ef      	beq.n	800096a <xPortStartScheduler+0x72>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800098a:	4b1d      	ldr	r3, [pc, #116]	; (8000a00 <xPortStartScheduler+0x108>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	021b      	lsls	r3, r3, #8
 8000990:	4a1b      	ldr	r2, [pc, #108]	; (8000a00 <xPortStartScheduler+0x108>)
 8000992:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8000994:	4b1a      	ldr	r3, [pc, #104]	; (8000a00 <xPortStartScheduler+0x108>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800099c:	4a18      	ldr	r2, [pc, #96]	; (8000a00 <xPortStartScheduler+0x108>)
 800099e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80009a0:	68bb      	ldr	r3, [r7, #8]
 80009a2:	b2da      	uxtb	r2, r3
 80009a4:	697b      	ldr	r3, [r7, #20]
 80009a6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80009a8:	4a16      	ldr	r2, [pc, #88]	; (8000a04 <xPortStartScheduler+0x10c>)
 80009aa:	4b16      	ldr	r3, [pc, #88]	; (8000a04 <xPortStartScheduler+0x10c>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009b2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80009b4:	4a13      	ldr	r2, [pc, #76]	; (8000a04 <xPortStartScheduler+0x10c>)
 80009b6:	4b13      	ldr	r3, [pc, #76]	; (8000a04 <xPortStartScheduler+0x10c>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80009be:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80009c0:	f000 f8d2 	bl	8000b68 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80009c4:	4b10      	ldr	r3, [pc, #64]	; (8000a08 <xPortStartScheduler+0x110>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80009ca:	f000 f8e9 	bl	8000ba0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80009ce:	4a0f      	ldr	r2, [pc, #60]	; (8000a0c <xPortStartScheduler+0x114>)
 80009d0:	4b0e      	ldr	r3, [pc, #56]	; (8000a0c <xPortStartScheduler+0x114>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80009d8:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80009da:	f7ff ff7d 	bl	80008d8 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 80009de:	f7ff ff47 	bl	8000870 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80009e2:	2300      	movs	r3, #0
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	3718      	adds	r7, #24
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	e000ed00 	.word	0xe000ed00
 80009f0:	410fc271 	.word	0x410fc271
 80009f4:	410fc270 	.word	0x410fc270
 80009f8:	e000e400 	.word	0xe000e400
 80009fc:	20000048 	.word	0x20000048
 8000a00:	2000004c 	.word	0x2000004c
 8000a04:	e000ed20 	.word	0xe000ed20
 8000a08:	20000000 	.word	0x20000000
 8000a0c:	e000ef34 	.word	0xe000ef34

08000a10 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8000a10:	b480      	push	{r7}
 8000a12:	b083      	sub	sp, #12
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a1a:	f383 8811 	msr	BASEPRI, r3
 8000a1e:	f3bf 8f6f 	isb	sy
 8000a22:	f3bf 8f4f 	dsb	sy
 8000a26:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8000a28:	4b0e      	ldr	r3, [pc, #56]	; (8000a64 <vPortEnterCritical+0x54>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	3301      	adds	r3, #1
 8000a2e:	4a0d      	ldr	r2, [pc, #52]	; (8000a64 <vPortEnterCritical+0x54>)
 8000a30:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8000a32:	4b0c      	ldr	r3, [pc, #48]	; (8000a64 <vPortEnterCritical+0x54>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	2b01      	cmp	r3, #1
 8000a38:	d10e      	bne.n	8000a58 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8000a3a:	4b0b      	ldr	r3, [pc, #44]	; (8000a68 <vPortEnterCritical+0x58>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	b2db      	uxtb	r3, r3
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d009      	beq.n	8000a58 <vPortEnterCritical+0x48>
 8000a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a48:	f383 8811 	msr	BASEPRI, r3
 8000a4c:	f3bf 8f6f 	isb	sy
 8000a50:	f3bf 8f4f 	dsb	sy
 8000a54:	603b      	str	r3, [r7, #0]
 8000a56:	e7fe      	b.n	8000a56 <vPortEnterCritical+0x46>
	}
}
 8000a58:	bf00      	nop
 8000a5a:	370c      	adds	r7, #12
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr
 8000a64:	20000000 	.word	0x20000000
 8000a68:	e000ed04 	.word	0xe000ed04

08000a6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b083      	sub	sp, #12
 8000a70:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8000a72:	4b11      	ldr	r3, [pc, #68]	; (8000ab8 <vPortExitCritical+0x4c>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d109      	bne.n	8000a8e <vPortExitCritical+0x22>
 8000a7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a7e:	f383 8811 	msr	BASEPRI, r3
 8000a82:	f3bf 8f6f 	isb	sy
 8000a86:	f3bf 8f4f 	dsb	sy
 8000a8a:	607b      	str	r3, [r7, #4]
 8000a8c:	e7fe      	b.n	8000a8c <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8000a8e:	4b0a      	ldr	r3, [pc, #40]	; (8000ab8 <vPortExitCritical+0x4c>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	3b01      	subs	r3, #1
 8000a94:	4a08      	ldr	r2, [pc, #32]	; (8000ab8 <vPortExitCritical+0x4c>)
 8000a96:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8000a98:	4b07      	ldr	r3, [pc, #28]	; (8000ab8 <vPortExitCritical+0x4c>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d104      	bne.n	8000aaa <vPortExitCritical+0x3e>
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8000aa4:	683b      	ldr	r3, [r7, #0]
 8000aa6:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8000aaa:	bf00      	nop
 8000aac:	370c      	adds	r7, #12
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop
 8000ab8:	20000000 	.word	0x20000000
 8000abc:	00000000 	.word	0x00000000

08000ac0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8000ac0:	f3ef 8009 	mrs	r0, PSP
 8000ac4:	f3bf 8f6f 	isb	sy
 8000ac8:	4b15      	ldr	r3, [pc, #84]	; (8000b20 <pxCurrentTCBConst>)
 8000aca:	681a      	ldr	r2, [r3, #0]
 8000acc:	f01e 0f10 	tst.w	lr, #16
 8000ad0:	bf08      	it	eq
 8000ad2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8000ad6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ada:	6010      	str	r0, [r2, #0]
 8000adc:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8000ae0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8000ae4:	f380 8811 	msr	BASEPRI, r0
 8000ae8:	f3bf 8f4f 	dsb	sy
 8000aec:	f3bf 8f6f 	isb	sy
 8000af0:	f001 f960 	bl	8001db4 <vTaskSwitchContext>
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	f380 8811 	msr	BASEPRI, r0
 8000afc:	bc08      	pop	{r3}
 8000afe:	6819      	ldr	r1, [r3, #0]
 8000b00:	6808      	ldr	r0, [r1, #0]
 8000b02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b06:	f01e 0f10 	tst.w	lr, #16
 8000b0a:	bf08      	it	eq
 8000b0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8000b10:	f380 8809 	msr	PSP, r0
 8000b14:	f3bf 8f6f 	isb	sy
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	f3af 8000 	nop.w

08000b20 <pxCurrentTCBConst>:
 8000b20:	20001c58 	.word	0x20001c58
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8000b24:	bf00      	nop
 8000b26:	bf00      	nop

08000b28 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
	__asm volatile
 8000b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b32:	f383 8811 	msr	BASEPRI, r3
 8000b36:	f3bf 8f6f 	isb	sy
 8000b3a:	f3bf 8f4f 	dsb	sy
 8000b3e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8000b40:	f001 f874 	bl	8001c2c <xTaskIncrementTick>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d003      	beq.n	8000b52 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8000b4a:	4b06      	ldr	r3, [pc, #24]	; (8000b64 <SysTick_Handler+0x3c>)
 8000b4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000b50:	601a      	str	r2, [r3, #0]
 8000b52:	2300      	movs	r3, #0
 8000b54:	603b      	str	r3, [r7, #0]
	__asm volatile
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8000b5c:	bf00      	nop
 8000b5e:	3708      	adds	r7, #8
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	e000ed04 	.word	0xe000ed04

08000b68 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8000b6c:	4a08      	ldr	r2, [pc, #32]	; (8000b90 <vPortSetupTimerInterrupt+0x28>)
 8000b6e:	4b09      	ldr	r3, [pc, #36]	; (8000b94 <vPortSetupTimerInterrupt+0x2c>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	4909      	ldr	r1, [pc, #36]	; (8000b98 <vPortSetupTimerInterrupt+0x30>)
 8000b74:	fba1 1303 	umull	r1, r3, r1, r3
 8000b78:	099b      	lsrs	r3, r3, #6
 8000b7a:	3b01      	subs	r3, #1
 8000b7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8000b7e:	4b07      	ldr	r3, [pc, #28]	; (8000b9c <vPortSetupTimerInterrupt+0x34>)
 8000b80:	2207      	movs	r2, #7
 8000b82:	601a      	str	r2, [r3, #0]
}
 8000b84:	bf00      	nop
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	e000e014 	.word	0xe000e014
 8000b94:	20000028 	.word	0x20000028
 8000b98:	10624dd3 	.word	0x10624dd3
 8000b9c:	e000e010 	.word	0xe000e010

08000ba0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8000ba0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8000bb0 <vPortEnableVFP+0x10>
 8000ba4:	6801      	ldr	r1, [r0, #0]
 8000ba6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000baa:	6001      	str	r1, [r0, #0]
 8000bac:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8000bae:	bf00      	nop
 8000bb0:	e000ed88 	.word	0xe000ed88

08000bb4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b085      	sub	sp, #20
 8000bb8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 8000bba:	f3ef 8305 	mrs	r3, IPSR
 8000bbe:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	2b0f      	cmp	r3, #15
 8000bc4:	d913      	bls.n	8000bee <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8000bc6:	4a16      	ldr	r2, [pc, #88]	; (8000c20 <vPortValidateInterruptPriority+0x6c>)
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	4413      	add	r3, r2
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8000bd0:	4b14      	ldr	r3, [pc, #80]	; (8000c24 <vPortValidateInterruptPriority+0x70>)
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	7afa      	ldrb	r2, [r7, #11]
 8000bd6:	429a      	cmp	r2, r3
 8000bd8:	d209      	bcs.n	8000bee <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8000bda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000bde:	f383 8811 	msr	BASEPRI, r3
 8000be2:	f3bf 8f6f 	isb	sy
 8000be6:	f3bf 8f4f 	dsb	sy
 8000bea:	607b      	str	r3, [r7, #4]
 8000bec:	e7fe      	b.n	8000bec <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8000bee:	4b0e      	ldr	r3, [pc, #56]	; (8000c28 <vPortValidateInterruptPriority+0x74>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8000bf6:	4b0d      	ldr	r3, [pc, #52]	; (8000c2c <vPortValidateInterruptPriority+0x78>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	429a      	cmp	r2, r3
 8000bfc:	d909      	bls.n	8000c12 <vPortValidateInterruptPriority+0x5e>
 8000bfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c02:	f383 8811 	msr	BASEPRI, r3
 8000c06:	f3bf 8f6f 	isb	sy
 8000c0a:	f3bf 8f4f 	dsb	sy
 8000c0e:	603b      	str	r3, [r7, #0]
 8000c10:	e7fe      	b.n	8000c10 <vPortValidateInterruptPriority+0x5c>
	}
 8000c12:	bf00      	nop
 8000c14:	3714      	adds	r7, #20
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	e000e3f0 	.word	0xe000e3f0
 8000c24:	20000048 	.word	0x20000048
 8000c28:	e000ed0c 	.word	0xe000ed0c
 8000c2c:	2000004c 	.word	0x2000004c

08000c30 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b084      	sub	sp, #16
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
void *pvReturn = NULL;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	60fb      	str	r3, [r7, #12]
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	f003 0307 	and.w	r3, r3, #7
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d004      	beq.n	8000c50 <pvPortMalloc+0x20>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	f023 0307 	bic.w	r3, r3, #7
 8000c4c:	3308      	adds	r3, #8
 8000c4e:	607b      	str	r3, [r7, #4]
		}
	}
	#endif

	vTaskSuspendAll();
 8000c50:	f000 ff32 	bl	8001ab8 <vTaskSuspendAll>
	{
		if( pucAlignedHeap == NULL )
 8000c54:	4b18      	ldr	r3, [pc, #96]	; (8000cb8 <pvPortMalloc+0x88>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d105      	bne.n	8000c68 <pvPortMalloc+0x38>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8000c5c:	4b17      	ldr	r3, [pc, #92]	; (8000cbc <pvPortMalloc+0x8c>)
 8000c5e:	f023 0307 	bic.w	r3, r3, #7
 8000c62:	461a      	mov	r2, r3
 8000c64:	4b14      	ldr	r3, [pc, #80]	; (8000cb8 <pvPortMalloc+0x88>)
 8000c66:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8000c68:	4b15      	ldr	r3, [pc, #84]	; (8000cc0 <pvPortMalloc+0x90>)
 8000c6a:	681a      	ldr	r2, [r3, #0]
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	4413      	add	r3, r2
 8000c70:	f641 32f7 	movw	r2, #7159	; 0x1bf7
 8000c74:	4293      	cmp	r3, r2
 8000c76:	d813      	bhi.n	8000ca0 <pvPortMalloc+0x70>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
 8000c78:	4b11      	ldr	r3, [pc, #68]	; (8000cc0 <pvPortMalloc+0x90>)
 8000c7a:	681a      	ldr	r2, [r3, #0]
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	441a      	add	r2, r3
 8000c80:	4b0f      	ldr	r3, [pc, #60]	; (8000cc0 <pvPortMalloc+0x90>)
 8000c82:	681b      	ldr	r3, [r3, #0]
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8000c84:	429a      	cmp	r2, r3
 8000c86:	d90b      	bls.n	8000ca0 <pvPortMalloc+0x70>
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
 8000c88:	4b0b      	ldr	r3, [pc, #44]	; (8000cb8 <pvPortMalloc+0x88>)
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	4b0c      	ldr	r3, [pc, #48]	; (8000cc0 <pvPortMalloc+0x90>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4413      	add	r3, r2
 8000c92:	60fb      	str	r3, [r7, #12]
			xNextFreeByte += xWantedSize;
 8000c94:	4b0a      	ldr	r3, [pc, #40]	; (8000cc0 <pvPortMalloc+0x90>)
 8000c96:	681a      	ldr	r2, [r3, #0]
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	4413      	add	r3, r2
 8000c9c:	4a08      	ldr	r2, [pc, #32]	; (8000cc0 <pvPortMalloc+0x90>)
 8000c9e:	6013      	str	r3, [r2, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8000ca0:	f000 ff18 	bl	8001ad4 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d101      	bne.n	8000cae <pvPortMalloc+0x7e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8000caa:	f002 fd1b 	bl	80036e4 <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
 8000cae:	68fb      	ldr	r3, [r7, #12]
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	3710      	adds	r7, #16
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	20001c54 	.word	0x20001c54
 8000cbc:	20000058 	.word	0x20000058
 8000cc0:	20001c50 	.word	0x20001c50

08000cc4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b085      	sub	sp, #20
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d009      	beq.n	8000ce6 <vPortFree+0x22>
 8000cd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000cd6:	f383 8811 	msr	BASEPRI, r3
 8000cda:	f3bf 8f6f 	isb	sy
 8000cde:	f3bf 8f4f 	dsb	sy
 8000ce2:	60fb      	str	r3, [r7, #12]
 8000ce4:	e7fe      	b.n	8000ce4 <vPortFree+0x20>
}
 8000ce6:	bf00      	nop
 8000ce8:	3714      	adds	r7, #20
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr
	...

08000cf4 <xPortGetFreeHeapSize>:
	xNextFreeByte = ( size_t ) 0;
}
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
	return ( configADJUSTED_HEAP_SIZE - xNextFreeByte );
 8000cf8:	4b04      	ldr	r3, [pc, #16]	; (8000d0c <xPortGetFreeHeapSize+0x18>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f5c3 53df 	rsb	r3, r3, #7136	; 0x1be0
 8000d00:	3318      	adds	r3, #24
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr
 8000d0c:	20001c50 	.word	0x20001c50

08000d10 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b084      	sub	sp, #16
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
 8000d18:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d109      	bne.n	8000d38 <xQueueGenericReset+0x28>
 8000d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d28:	f383 8811 	msr	BASEPRI, r3
 8000d2c:	f3bf 8f6f 	isb	sy
 8000d30:	f3bf 8f4f 	dsb	sy
 8000d34:	60bb      	str	r3, [r7, #8]
 8000d36:	e7fe      	b.n	8000d36 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8000d38:	f7ff fe6a 	bl	8000a10 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	681a      	ldr	r2, [r3, #0]
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d44:	68f9      	ldr	r1, [r7, #12]
 8000d46:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000d48:	fb01 f303 	mul.w	r3, r1, r3
 8000d4c:	441a      	add	r2, r3
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	2200      	movs	r2, #0
 8000d56:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	681a      	ldr	r2, [r3, #0]
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d68:	3b01      	subs	r3, #1
 8000d6a:	68f9      	ldr	r1, [r7, #12]
 8000d6c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000d6e:	fb01 f303 	mul.w	r3, r1, r3
 8000d72:	441a      	add	r2, r3
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	22ff      	movs	r2, #255	; 0xff
 8000d7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	22ff      	movs	r2, #255	; 0xff
 8000d84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d114      	bne.n	8000db8 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	691b      	ldr	r3, [r3, #16]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d01a      	beq.n	8000dcc <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	3310      	adds	r3, #16
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f001 f8d8 	bl	8001f50 <xTaskRemoveFromEventList>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d012      	beq.n	8000dcc <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8000da6:	4b0d      	ldr	r3, [pc, #52]	; (8000ddc <xQueueGenericReset+0xcc>)
 8000da8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000dac:	601a      	str	r2, [r3, #0]
 8000dae:	f3bf 8f4f 	dsb	sy
 8000db2:	f3bf 8f6f 	isb	sy
 8000db6:	e009      	b.n	8000dcc <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	3310      	adds	r3, #16
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f7ff fc6f 	bl	80006a0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	3324      	adds	r3, #36	; 0x24
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f7ff fc6a 	bl	80006a0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8000dcc:	f7ff fe4e 	bl	8000a6c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8000dd0:	2301      	movs	r3, #1
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	3710      	adds	r7, #16
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	e000ed04 	.word	0xe000ed04

08000de0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b08a      	sub	sp, #40	; 0x28
 8000de4:	af02      	add	r7, sp, #8
 8000de6:	60f8      	str	r0, [r7, #12]
 8000de8:	60b9      	str	r1, [r7, #8]
 8000dea:	4613      	mov	r3, r2
 8000dec:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d109      	bne.n	8000e08 <xQueueGenericCreate+0x28>
 8000df4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000df8:	f383 8811 	msr	BASEPRI, r3
 8000dfc:	f3bf 8f6f 	isb	sy
 8000e00:	f3bf 8f4f 	dsb	sy
 8000e04:	613b      	str	r3, [r7, #16]
 8000e06:	e7fe      	b.n	8000e06 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8000e08:	68bb      	ldr	r3, [r7, #8]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d102      	bne.n	8000e14 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	61fb      	str	r3, [r7, #28]
 8000e12:	e004      	b.n	8000e1e <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	68ba      	ldr	r2, [r7, #8]
 8000e18:	fb02 f303 	mul.w	r3, r2, r3
 8000e1c:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	3348      	adds	r3, #72	; 0x48
 8000e22:	4618      	mov	r0, r3
 8000e24:	f7ff ff04 	bl	8000c30 <pvPortMalloc>
 8000e28:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8000e2a:	69bb      	ldr	r3, [r7, #24]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d00b      	beq.n	8000e48 <xQueueGenericCreate+0x68>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8000e30:	69bb      	ldr	r3, [r7, #24]
 8000e32:	3348      	adds	r3, #72	; 0x48
 8000e34:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8000e36:	79fa      	ldrb	r2, [r7, #7]
 8000e38:	69bb      	ldr	r3, [r7, #24]
 8000e3a:	9300      	str	r3, [sp, #0]
 8000e3c:	4613      	mov	r3, r2
 8000e3e:	697a      	ldr	r2, [r7, #20]
 8000e40:	68b9      	ldr	r1, [r7, #8]
 8000e42:	68f8      	ldr	r0, [r7, #12]
 8000e44:	f000 f805 	bl	8000e52 <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 8000e48:	69bb      	ldr	r3, [r7, #24]
	}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	3720      	adds	r7, #32
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}

08000e52 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8000e52:	b580      	push	{r7, lr}
 8000e54:	b084      	sub	sp, #16
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	60f8      	str	r0, [r7, #12]
 8000e5a:	60b9      	str	r1, [r7, #8]
 8000e5c:	607a      	str	r2, [r7, #4]
 8000e5e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d103      	bne.n	8000e6e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8000e66:	69bb      	ldr	r3, [r7, #24]
 8000e68:	69ba      	ldr	r2, [r7, #24]
 8000e6a:	601a      	str	r2, [r3, #0]
 8000e6c:	e002      	b.n	8000e74 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8000e6e:	69bb      	ldr	r3, [r7, #24]
 8000e70:	687a      	ldr	r2, [r7, #4]
 8000e72:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8000e74:	69bb      	ldr	r3, [r7, #24]
 8000e76:	68fa      	ldr	r2, [r7, #12]
 8000e78:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8000e7a:	69bb      	ldr	r3, [r7, #24]
 8000e7c:	68ba      	ldr	r2, [r7, #8]
 8000e7e:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8000e80:	2101      	movs	r1, #1
 8000e82:	69b8      	ldr	r0, [r7, #24]
 8000e84:	f7ff ff44 	bl	8000d10 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8000e88:	bf00      	nop
 8000e8a:	3710      	adds	r7, #16
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}

08000e90 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b08e      	sub	sp, #56	; 0x38
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	60f8      	str	r0, [r7, #12]
 8000e98:	60b9      	str	r1, [r7, #8]
 8000e9a:	607a      	str	r2, [r7, #4]
 8000e9c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8000ea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d109      	bne.n	8000ec0 <xQueueGenericSend+0x30>
 8000eac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000eb0:	f383 8811 	msr	BASEPRI, r3
 8000eb4:	f3bf 8f6f 	isb	sy
 8000eb8:	f3bf 8f4f 	dsb	sy
 8000ebc:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ebe:	e7fe      	b.n	8000ebe <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d103      	bne.n	8000ece <xQueueGenericSend+0x3e>
 8000ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d101      	bne.n	8000ed2 <xQueueGenericSend+0x42>
 8000ece:	2301      	movs	r3, #1
 8000ed0:	e000      	b.n	8000ed4 <xQueueGenericSend+0x44>
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d109      	bne.n	8000eec <xQueueGenericSend+0x5c>
 8000ed8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000edc:	f383 8811 	msr	BASEPRI, r3
 8000ee0:	f3bf 8f6f 	isb	sy
 8000ee4:	f3bf 8f4f 	dsb	sy
 8000ee8:	627b      	str	r3, [r7, #36]	; 0x24
 8000eea:	e7fe      	b.n	8000eea <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	2b02      	cmp	r3, #2
 8000ef0:	d103      	bne.n	8000efa <xQueueGenericSend+0x6a>
 8000ef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ef4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ef6:	2b01      	cmp	r3, #1
 8000ef8:	d101      	bne.n	8000efe <xQueueGenericSend+0x6e>
 8000efa:	2301      	movs	r3, #1
 8000efc:	e000      	b.n	8000f00 <xQueueGenericSend+0x70>
 8000efe:	2300      	movs	r3, #0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d109      	bne.n	8000f18 <xQueueGenericSend+0x88>
 8000f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f08:	f383 8811 	msr	BASEPRI, r3
 8000f0c:	f3bf 8f6f 	isb	sy
 8000f10:	f3bf 8f4f 	dsb	sy
 8000f14:	623b      	str	r3, [r7, #32]
 8000f16:	e7fe      	b.n	8000f16 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000f18:	f001 f9d6 	bl	80022c8 <xTaskGetSchedulerState>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d102      	bne.n	8000f28 <xQueueGenericSend+0x98>
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d101      	bne.n	8000f2c <xQueueGenericSend+0x9c>
 8000f28:	2301      	movs	r3, #1
 8000f2a:	e000      	b.n	8000f2e <xQueueGenericSend+0x9e>
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d109      	bne.n	8000f46 <xQueueGenericSend+0xb6>
 8000f32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f36:	f383 8811 	msr	BASEPRI, r3
 8000f3a:	f3bf 8f6f 	isb	sy
 8000f3e:	f3bf 8f4f 	dsb	sy
 8000f42:	61fb      	str	r3, [r7, #28]
 8000f44:	e7fe      	b.n	8000f44 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8000f46:	f7ff fd63 	bl	8000a10 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000f4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f52:	429a      	cmp	r2, r3
 8000f54:	d302      	bcc.n	8000f5c <xQueueGenericSend+0xcc>
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	2b02      	cmp	r3, #2
 8000f5a:	d129      	bne.n	8000fb0 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000f5c:	683a      	ldr	r2, [r7, #0]
 8000f5e:	68b9      	ldr	r1, [r7, #8]
 8000f60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000f62:	f000 fabf 	bl	80014e4 <prvCopyDataToQueue>
 8000f66:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000f68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d010      	beq.n	8000f92 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000f70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f72:	3324      	adds	r3, #36	; 0x24
 8000f74:	4618      	mov	r0, r3
 8000f76:	f000 ffeb 	bl	8001f50 <xTaskRemoveFromEventList>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d013      	beq.n	8000fa8 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8000f80:	4b3f      	ldr	r3, [pc, #252]	; (8001080 <xQueueGenericSend+0x1f0>)
 8000f82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	f3bf 8f4f 	dsb	sy
 8000f8c:	f3bf 8f6f 	isb	sy
 8000f90:	e00a      	b.n	8000fa8 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8000f92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d007      	beq.n	8000fa8 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8000f98:	4b39      	ldr	r3, [pc, #228]	; (8001080 <xQueueGenericSend+0x1f0>)
 8000f9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000f9e:	601a      	str	r2, [r3, #0]
 8000fa0:	f3bf 8f4f 	dsb	sy
 8000fa4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8000fa8:	f7ff fd60 	bl	8000a6c <vPortExitCritical>
				return pdPASS;
 8000fac:	2301      	movs	r3, #1
 8000fae:	e063      	b.n	8001078 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d103      	bne.n	8000fbe <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8000fb6:	f7ff fd59 	bl	8000a6c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	e05c      	b.n	8001078 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8000fbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d106      	bne.n	8000fd2 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8000fc4:	f107 0314 	add.w	r3, r7, #20
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f001 f823 	bl	8002014 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8000fd2:	f7ff fd4b 	bl	8000a6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8000fd6:	f000 fd6f 	bl	8001ab8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8000fda:	f7ff fd19 	bl	8000a10 <vPortEnterCritical>
 8000fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fe0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000fe4:	b25b      	sxtb	r3, r3
 8000fe6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fea:	d103      	bne.n	8000ff4 <xQueueGenericSend+0x164>
 8000fec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fee:	2200      	movs	r2, #0
 8000ff0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ff6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000ffa:	b25b      	sxtb	r3, r3
 8000ffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001000:	d103      	bne.n	800100a <xQueueGenericSend+0x17a>
 8001002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001004:	2200      	movs	r2, #0
 8001006:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800100a:	f7ff fd2f 	bl	8000a6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800100e:	1d3a      	adds	r2, r7, #4
 8001010:	f107 0314 	add.w	r3, r7, #20
 8001014:	4611      	mov	r1, r2
 8001016:	4618      	mov	r0, r3
 8001018:	f001 f820 	bl	800205c <xTaskCheckForTimeOut>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d124      	bne.n	800106c <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001022:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001024:	f000 fb56 	bl	80016d4 <prvIsQueueFull>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d018      	beq.n	8001060 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800102e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001030:	3310      	adds	r3, #16
 8001032:	687a      	ldr	r2, [r7, #4]
 8001034:	4611      	mov	r1, r2
 8001036:	4618      	mov	r0, r3
 8001038:	f000 ff3c 	bl	8001eb4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800103c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800103e:	f000 fae1 	bl	8001604 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001042:	f000 fd47 	bl	8001ad4 <xTaskResumeAll>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	f47f af7c 	bne.w	8000f46 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800104e:	4b0c      	ldr	r3, [pc, #48]	; (8001080 <xQueueGenericSend+0x1f0>)
 8001050:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001054:	601a      	str	r2, [r3, #0]
 8001056:	f3bf 8f4f 	dsb	sy
 800105a:	f3bf 8f6f 	isb	sy
 800105e:	e772      	b.n	8000f46 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001060:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001062:	f000 facf 	bl	8001604 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001066:	f000 fd35 	bl	8001ad4 <xTaskResumeAll>
 800106a:	e76c      	b.n	8000f46 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800106c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800106e:	f000 fac9 	bl	8001604 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001072:	f000 fd2f 	bl	8001ad4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001076:	2300      	movs	r3, #0
		}
	}
}
 8001078:	4618      	mov	r0, r3
 800107a:	3738      	adds	r7, #56	; 0x38
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	e000ed04 	.word	0xe000ed04

08001084 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b08e      	sub	sp, #56	; 0x38
 8001088:	af00      	add	r7, sp, #0
 800108a:	60f8      	str	r0, [r7, #12]
 800108c:	60b9      	str	r1, [r7, #8]
 800108e:	607a      	str	r2, [r7, #4]
 8001090:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8001096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001098:	2b00      	cmp	r3, #0
 800109a:	d109      	bne.n	80010b0 <xQueueGenericSendFromISR+0x2c>
 800109c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80010a0:	f383 8811 	msr	BASEPRI, r3
 80010a4:	f3bf 8f6f 	isb	sy
 80010a8:	f3bf 8f4f 	dsb	sy
 80010ac:	627b      	str	r3, [r7, #36]	; 0x24
 80010ae:	e7fe      	b.n	80010ae <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d103      	bne.n	80010be <xQueueGenericSendFromISR+0x3a>
 80010b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d101      	bne.n	80010c2 <xQueueGenericSendFromISR+0x3e>
 80010be:	2301      	movs	r3, #1
 80010c0:	e000      	b.n	80010c4 <xQueueGenericSendFromISR+0x40>
 80010c2:	2300      	movs	r3, #0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d109      	bne.n	80010dc <xQueueGenericSendFromISR+0x58>
 80010c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80010cc:	f383 8811 	msr	BASEPRI, r3
 80010d0:	f3bf 8f6f 	isb	sy
 80010d4:	f3bf 8f4f 	dsb	sy
 80010d8:	623b      	str	r3, [r7, #32]
 80010da:	e7fe      	b.n	80010da <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	2b02      	cmp	r3, #2
 80010e0:	d103      	bne.n	80010ea <xQueueGenericSendFromISR+0x66>
 80010e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010e6:	2b01      	cmp	r3, #1
 80010e8:	d101      	bne.n	80010ee <xQueueGenericSendFromISR+0x6a>
 80010ea:	2301      	movs	r3, #1
 80010ec:	e000      	b.n	80010f0 <xQueueGenericSendFromISR+0x6c>
 80010ee:	2300      	movs	r3, #0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d109      	bne.n	8001108 <xQueueGenericSendFromISR+0x84>
 80010f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80010f8:	f383 8811 	msr	BASEPRI, r3
 80010fc:	f3bf 8f6f 	isb	sy
 8001100:	f3bf 8f4f 	dsb	sy
 8001104:	61fb      	str	r3, [r7, #28]
 8001106:	e7fe      	b.n	8001106 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001108:	f7ff fd54 	bl	8000bb4 <vPortValidateInterruptPriority>
	__asm volatile
 800110c:	f3ef 8211 	mrs	r2, BASEPRI
 8001110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001114:	f383 8811 	msr	BASEPRI, r3
 8001118:	f3bf 8f6f 	isb	sy
 800111c:	f3bf 8f4f 	dsb	sy
 8001120:	61ba      	str	r2, [r7, #24]
 8001122:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8001124:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001126:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800112a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800112c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800112e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001130:	429a      	cmp	r2, r3
 8001132:	d302      	bcc.n	800113a <xQueueGenericSendFromISR+0xb6>
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	2b02      	cmp	r3, #2
 8001138:	d12c      	bne.n	8001194 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800113a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800113c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001140:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001144:	683a      	ldr	r2, [r7, #0]
 8001146:	68b9      	ldr	r1, [r7, #8]
 8001148:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800114a:	f000 f9cb 	bl	80014e4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800114e:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8001152:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001156:	d112      	bne.n	800117e <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800115a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800115c:	2b00      	cmp	r3, #0
 800115e:	d016      	beq.n	800118e <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001162:	3324      	adds	r3, #36	; 0x24
 8001164:	4618      	mov	r0, r3
 8001166:	f000 fef3 	bl	8001f50 <xTaskRemoveFromEventList>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d00e      	beq.n	800118e <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d00b      	beq.n	800118e <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2201      	movs	r2, #1
 800117a:	601a      	str	r2, [r3, #0]
 800117c:	e007      	b.n	800118e <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800117e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001182:	3301      	adds	r3, #1
 8001184:	b2db      	uxtb	r3, r3
 8001186:	b25a      	sxtb	r2, r3
 8001188:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800118a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800118e:	2301      	movs	r3, #1
 8001190:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8001192:	e001      	b.n	8001198 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8001194:	2300      	movs	r3, #0
 8001196:	637b      	str	r3, [r7, #52]	; 0x34
 8001198:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800119a:	613b      	str	r3, [r7, #16]
	__asm volatile
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80011a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	3738      	adds	r7, #56	; 0x38
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}

080011ac <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b08e      	sub	sp, #56	; 0x38
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
 80011b4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80011ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d109      	bne.n	80011d4 <xQueueGiveFromISR+0x28>
	__asm volatile
 80011c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011c4:	f383 8811 	msr	BASEPRI, r3
 80011c8:	f3bf 8f6f 	isb	sy
 80011cc:	f3bf 8f4f 	dsb	sy
 80011d0:	623b      	str	r3, [r7, #32]
 80011d2:	e7fe      	b.n	80011d2 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80011d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d009      	beq.n	80011f0 <xQueueGiveFromISR+0x44>
 80011dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011e0:	f383 8811 	msr	BASEPRI, r3
 80011e4:	f3bf 8f6f 	isb	sy
 80011e8:	f3bf 8f4f 	dsb	sy
 80011ec:	61fb      	str	r3, [r7, #28]
 80011ee:	e7fe      	b.n	80011ee <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 80011f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d103      	bne.n	8001200 <xQueueGiveFromISR+0x54>
 80011f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d101      	bne.n	8001204 <xQueueGiveFromISR+0x58>
 8001200:	2301      	movs	r3, #1
 8001202:	e000      	b.n	8001206 <xQueueGiveFromISR+0x5a>
 8001204:	2300      	movs	r3, #0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d109      	bne.n	800121e <xQueueGiveFromISR+0x72>
 800120a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800120e:	f383 8811 	msr	BASEPRI, r3
 8001212:	f3bf 8f6f 	isb	sy
 8001216:	f3bf 8f4f 	dsb	sy
 800121a:	61bb      	str	r3, [r7, #24]
 800121c:	e7fe      	b.n	800121c <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800121e:	f7ff fcc9 	bl	8000bb4 <vPortValidateInterruptPriority>
	__asm volatile
 8001222:	f3ef 8211 	mrs	r2, BASEPRI
 8001226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800122a:	f383 8811 	msr	BASEPRI, r3
 800122e:	f3bf 8f6f 	isb	sy
 8001232:	f3bf 8f4f 	dsb	sy
 8001236:	617a      	str	r2, [r7, #20]
 8001238:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800123a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800123c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800123e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001242:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8001244:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001246:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001248:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800124a:	429a      	cmp	r2, r3
 800124c:	d92b      	bls.n	80012a6 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800124e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001250:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001254:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8001258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800125a:	1c5a      	adds	r2, r3, #1
 800125c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800125e:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8001260:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001264:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001268:	d112      	bne.n	8001290 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800126a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800126c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800126e:	2b00      	cmp	r3, #0
 8001270:	d016      	beq.n	80012a0 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001274:	3324      	adds	r3, #36	; 0x24
 8001276:	4618      	mov	r0, r3
 8001278:	f000 fe6a 	bl	8001f50 <xTaskRemoveFromEventList>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d00e      	beq.n	80012a0 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d00b      	beq.n	80012a0 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	2201      	movs	r2, #1
 800128c:	601a      	str	r2, [r3, #0]
 800128e:	e007      	b.n	80012a0 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001290:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001294:	3301      	adds	r3, #1
 8001296:	b2db      	uxtb	r3, r3
 8001298:	b25a      	sxtb	r2, r3
 800129a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800129c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80012a0:	2301      	movs	r3, #1
 80012a2:	637b      	str	r3, [r7, #52]	; 0x34
 80012a4:	e001      	b.n	80012aa <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80012a6:	2300      	movs	r3, #0
 80012a8:	637b      	str	r3, [r7, #52]	; 0x34
 80012aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012ac:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80012b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3738      	adds	r7, #56	; 0x38
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
	...

080012c0 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b08e      	sub	sp, #56	; 0x38
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	60f8      	str	r0, [r7, #12]
 80012c8:	60b9      	str	r1, [r7, #8]
 80012ca:	607a      	str	r2, [r7, #4]
 80012cc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80012ce:	2300      	movs	r3, #0
 80012d0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80012d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d109      	bne.n	80012f0 <xQueueGenericReceive+0x30>
	__asm volatile
 80012dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80012e0:	f383 8811 	msr	BASEPRI, r3
 80012e4:	f3bf 8f6f 	isb	sy
 80012e8:	f3bf 8f4f 	dsb	sy
 80012ec:	627b      	str	r3, [r7, #36]	; 0x24
 80012ee:	e7fe      	b.n	80012ee <xQueueGenericReceive+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d103      	bne.n	80012fe <xQueueGenericReceive+0x3e>
 80012f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d101      	bne.n	8001302 <xQueueGenericReceive+0x42>
 80012fe:	2301      	movs	r3, #1
 8001300:	e000      	b.n	8001304 <xQueueGenericReceive+0x44>
 8001302:	2300      	movs	r3, #0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d109      	bne.n	800131c <xQueueGenericReceive+0x5c>
 8001308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800130c:	f383 8811 	msr	BASEPRI, r3
 8001310:	f3bf 8f6f 	isb	sy
 8001314:	f3bf 8f4f 	dsb	sy
 8001318:	623b      	str	r3, [r7, #32]
 800131a:	e7fe      	b.n	800131a <xQueueGenericReceive+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800131c:	f000 ffd4 	bl	80022c8 <xTaskGetSchedulerState>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d102      	bne.n	800132c <xQueueGenericReceive+0x6c>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d101      	bne.n	8001330 <xQueueGenericReceive+0x70>
 800132c:	2301      	movs	r3, #1
 800132e:	e000      	b.n	8001332 <xQueueGenericReceive+0x72>
 8001330:	2300      	movs	r3, #0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d109      	bne.n	800134a <xQueueGenericReceive+0x8a>
 8001336:	f04f 0350 	mov.w	r3, #80	; 0x50
 800133a:	f383 8811 	msr	BASEPRI, r3
 800133e:	f3bf 8f6f 	isb	sy
 8001342:	f3bf 8f4f 	dsb	sy
 8001346:	61fb      	str	r3, [r7, #28]
 8001348:	e7fe      	b.n	8001348 <xQueueGenericReceive+0x88>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800134a:	f7ff fb61 	bl	8000a10 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800134e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001352:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001356:	2b00      	cmp	r3, #0
 8001358:	d046      	beq.n	80013e8 <xQueueGenericReceive+0x128>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 800135a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800135c:	68db      	ldr	r3, [r3, #12]
 800135e:	62bb      	str	r3, [r7, #40]	; 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001360:	68b9      	ldr	r1, [r7, #8]
 8001362:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001364:	f000 f928 	bl	80015b8 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d121      	bne.n	80013b2 <xQueueGenericReceive+0xf2>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800136e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001370:	1e5a      	subs	r2, r3, #1
 8001372:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001374:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d104      	bne.n	8001388 <xQueueGenericReceive+0xc8>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800137e:	f001 f8bb 	bl	80024f8 <pvTaskIncrementMutexHeldCount>
 8001382:	4602      	mov	r2, r0
 8001384:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001386:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800138a:	691b      	ldr	r3, [r3, #16]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d027      	beq.n	80013e0 <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001392:	3310      	adds	r3, #16
 8001394:	4618      	mov	r0, r3
 8001396:	f000 fddb 	bl	8001f50 <xTaskRemoveFromEventList>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d01f      	beq.n	80013e0 <xQueueGenericReceive+0x120>
						{
							queueYIELD_IF_USING_PREEMPTION();
 80013a0:	4b4f      	ldr	r3, [pc, #316]	; (80014e0 <xQueueGenericReceive+0x220>)
 80013a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	f3bf 8f4f 	dsb	sy
 80013ac:	f3bf 8f6f 	isb	sy
 80013b0:	e016      	b.n	80013e0 <xQueueGenericReceive+0x120>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 80013b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80013b6:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80013b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d00f      	beq.n	80013e0 <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80013c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013c2:	3324      	adds	r3, #36	; 0x24
 80013c4:	4618      	mov	r0, r3
 80013c6:	f000 fdc3 	bl	8001f50 <xTaskRemoveFromEventList>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d007      	beq.n	80013e0 <xQueueGenericReceive+0x120>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 80013d0:	4b43      	ldr	r3, [pc, #268]	; (80014e0 <xQueueGenericReceive+0x220>)
 80013d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	f3bf 8f4f 	dsb	sy
 80013dc:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 80013e0:	f7ff fb44 	bl	8000a6c <vPortExitCritical>
				return pdPASS;
 80013e4:	2301      	movs	r3, #1
 80013e6:	e077      	b.n	80014d8 <xQueueGenericReceive+0x218>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d103      	bne.n	80013f6 <xQueueGenericReceive+0x136>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80013ee:	f7ff fb3d 	bl	8000a6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80013f2:	2300      	movs	r3, #0
 80013f4:	e070      	b.n	80014d8 <xQueueGenericReceive+0x218>
				}
				else if( xEntryTimeSet == pdFALSE )
 80013f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d106      	bne.n	800140a <xQueueGenericReceive+0x14a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 80013fc:	f107 0314 	add.w	r3, r7, #20
 8001400:	4618      	mov	r0, r3
 8001402:	f000 fe07 	bl	8002014 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001406:	2301      	movs	r3, #1
 8001408:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800140a:	f7ff fb2f 	bl	8000a6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800140e:	f000 fb53 	bl	8001ab8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001412:	f7ff fafd 	bl	8000a10 <vPortEnterCritical>
 8001416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001418:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800141c:	b25b      	sxtb	r3, r3
 800141e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001422:	d103      	bne.n	800142c <xQueueGenericReceive+0x16c>
 8001424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001426:	2200      	movs	r2, #0
 8001428:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800142c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800142e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001432:	b25b      	sxtb	r3, r3
 8001434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001438:	d103      	bne.n	8001442 <xQueueGenericReceive+0x182>
 800143a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800143c:	2200      	movs	r2, #0
 800143e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001442:	f7ff fb13 	bl	8000a6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001446:	1d3a      	adds	r2, r7, #4
 8001448:	f107 0314 	add.w	r3, r7, #20
 800144c:	4611      	mov	r1, r2
 800144e:	4618      	mov	r0, r3
 8001450:	f000 fe04 	bl	800205c <xTaskCheckForTimeOut>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d131      	bne.n	80014be <xQueueGenericReceive+0x1fe>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800145a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800145c:	f000 f924 	bl	80016a8 <prvIsQueueEmpty>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d025      	beq.n	80014b2 <xQueueGenericReceive+0x1f2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d108      	bne.n	8001480 <xQueueGenericReceive+0x1c0>
					{
						taskENTER_CRITICAL();
 800146e:	f7ff facf 	bl	8000a10 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8001472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	4618      	mov	r0, r3
 8001478:	f000 ff44 	bl	8002304 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 800147c:	f7ff faf6 	bl	8000a6c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001480:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001482:	3324      	adds	r3, #36	; 0x24
 8001484:	687a      	ldr	r2, [r7, #4]
 8001486:	4611      	mov	r1, r2
 8001488:	4618      	mov	r0, r3
 800148a:	f000 fd13 	bl	8001eb4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800148e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001490:	f000 f8b8 	bl	8001604 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001494:	f000 fb1e 	bl	8001ad4 <xTaskResumeAll>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	f47f af55 	bne.w	800134a <xQueueGenericReceive+0x8a>
				{
					portYIELD_WITHIN_API();
 80014a0:	4b0f      	ldr	r3, [pc, #60]	; (80014e0 <xQueueGenericReceive+0x220>)
 80014a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80014a6:	601a      	str	r2, [r3, #0]
 80014a8:	f3bf 8f4f 	dsb	sy
 80014ac:	f3bf 8f6f 	isb	sy
 80014b0:	e74b      	b.n	800134a <xQueueGenericReceive+0x8a>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80014b2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80014b4:	f000 f8a6 	bl	8001604 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80014b8:	f000 fb0c 	bl	8001ad4 <xTaskResumeAll>
 80014bc:	e745      	b.n	800134a <xQueueGenericReceive+0x8a>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 80014be:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80014c0:	f000 f8a0 	bl	8001604 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80014c4:	f000 fb06 	bl	8001ad4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80014c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80014ca:	f000 f8ed 	bl	80016a8 <prvIsQueueEmpty>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	f43f af3a 	beq.w	800134a <xQueueGenericReceive+0x8a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80014d6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80014d8:	4618      	mov	r0, r3
 80014da:	3738      	adds	r7, #56	; 0x38
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	e000ed04 	.word	0xe000ed04

080014e4 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b086      	sub	sp, #24
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	60f8      	str	r0, [r7, #12]
 80014ec:	60b9      	str	r1, [r7, #8]
 80014ee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80014f0:	2300      	movs	r3, #0
 80014f2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014f8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d10d      	bne.n	800151e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d14d      	bne.n	80015a6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	4618      	mov	r0, r3
 8001510:	f000 ff6e 	bl	80023f0 <xTaskPriorityDisinherit>
 8001514:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	2200      	movs	r2, #0
 800151a:	605a      	str	r2, [r3, #4]
 800151c:	e043      	b.n	80015a6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d119      	bne.n	8001558 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	6898      	ldr	r0, [r3, #8]
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800152c:	461a      	mov	r2, r3
 800152e:	68b9      	ldr	r1, [r7, #8]
 8001530:	f002 fa54 	bl	80039dc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	689a      	ldr	r2, [r3, #8]
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800153c:	441a      	add	r2, r3
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	689a      	ldr	r2, [r3, #8]
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	429a      	cmp	r2, r3
 800154c:	d32b      	bcc.n	80015a6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	609a      	str	r2, [r3, #8]
 8001556:	e026      	b.n	80015a6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	68d8      	ldr	r0, [r3, #12]
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001560:	461a      	mov	r2, r3
 8001562:	68b9      	ldr	r1, [r7, #8]
 8001564:	f002 fa3a 	bl	80039dc <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	68da      	ldr	r2, [r3, #12]
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001570:	425b      	negs	r3, r3
 8001572:	441a      	add	r2, r3
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	68da      	ldr	r2, [r3, #12]
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	429a      	cmp	r2, r3
 8001582:	d207      	bcs.n	8001594 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	685a      	ldr	r2, [r3, #4]
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158c:	425b      	negs	r3, r3
 800158e:	441a      	add	r2, r3
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2b02      	cmp	r3, #2
 8001598:	d105      	bne.n	80015a6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d002      	beq.n	80015a6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80015a0:	693b      	ldr	r3, [r7, #16]
 80015a2:	3b01      	subs	r3, #1
 80015a4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	1c5a      	adds	r2, r3, #1
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80015ae:	697b      	ldr	r3, [r7, #20]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3718      	adds	r7, #24
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d018      	beq.n	80015fc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	68da      	ldr	r2, [r3, #12]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d2:	441a      	add	r2, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	68da      	ldr	r2, [r3, #12]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d303      	bcc.n	80015ec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	68d9      	ldr	r1, [r3, #12]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f4:	461a      	mov	r2, r3
 80015f6:	6838      	ldr	r0, [r7, #0]
 80015f8:	f002 f9f0 	bl	80039dc <memcpy>
	}
}
 80015fc:	bf00      	nop
 80015fe:	3708      	adds	r7, #8
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}

08001604 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800160c:	f7ff fa00 	bl	8000a10 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001616:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001618:	e011      	b.n	800163e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800161e:	2b00      	cmp	r3, #0
 8001620:	d012      	beq.n	8001648 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	3324      	adds	r3, #36	; 0x24
 8001626:	4618      	mov	r0, r3
 8001628:	f000 fc92 	bl	8001f50 <xTaskRemoveFromEventList>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8001632:	f000 fd71 	bl	8002118 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8001636:	7bfb      	ldrb	r3, [r7, #15]
 8001638:	3b01      	subs	r3, #1
 800163a:	b2db      	uxtb	r3, r3
 800163c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800163e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001642:	2b00      	cmp	r3, #0
 8001644:	dce9      	bgt.n	800161a <prvUnlockQueue+0x16>
 8001646:	e000      	b.n	800164a <prvUnlockQueue+0x46>
					break;
 8001648:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	22ff      	movs	r2, #255	; 0xff
 800164e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8001652:	f7ff fa0b 	bl	8000a6c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8001656:	f7ff f9db 	bl	8000a10 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001660:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001662:	e011      	b.n	8001688 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	691b      	ldr	r3, [r3, #16]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d012      	beq.n	8001692 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	3310      	adds	r3, #16
 8001670:	4618      	mov	r0, r3
 8001672:	f000 fc6d 	bl	8001f50 <xTaskRemoveFromEventList>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800167c:	f000 fd4c 	bl	8002118 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8001680:	7bbb      	ldrb	r3, [r7, #14]
 8001682:	3b01      	subs	r3, #1
 8001684:	b2db      	uxtb	r3, r3
 8001686:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001688:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800168c:	2b00      	cmp	r3, #0
 800168e:	dce9      	bgt.n	8001664 <prvUnlockQueue+0x60>
 8001690:	e000      	b.n	8001694 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8001692:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	22ff      	movs	r2, #255	; 0xff
 8001698:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800169c:	f7ff f9e6 	bl	8000a6c <vPortExitCritical>
}
 80016a0:	bf00      	nop
 80016a2:	3710      	adds	r7, #16
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80016b0:	f7ff f9ae 	bl	8000a10 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d102      	bne.n	80016c2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80016bc:	2301      	movs	r3, #1
 80016be:	60fb      	str	r3, [r7, #12]
 80016c0:	e001      	b.n	80016c6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80016c2:	2300      	movs	r3, #0
 80016c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80016c6:	f7ff f9d1 	bl	8000a6c <vPortExitCritical>

	return xReturn;
 80016ca:	68fb      	ldr	r3, [r7, #12]
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	3710      	adds	r7, #16
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}

080016d4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80016dc:	f7ff f998 	bl	8000a10 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d102      	bne.n	80016f2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80016ec:	2301      	movs	r3, #1
 80016ee:	60fb      	str	r3, [r7, #12]
 80016f0:	e001      	b.n	80016f6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80016f2:	2300      	movs	r3, #0
 80016f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80016f6:	f7ff f9b9 	bl	8000a6c <vPortExitCritical>

	return xReturn;
 80016fa:	68fb      	ldr	r3, [r7, #12]
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3710      	adds	r7, #16
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8001704:	b480      	push	{r7}
 8001706:	b085      	sub	sp, #20
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800170e:	2300      	movs	r3, #0
 8001710:	60fb      	str	r3, [r7, #12]
 8001712:	e014      	b.n	800173e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8001714:	4a0e      	ldr	r2, [pc, #56]	; (8001750 <vQueueAddToRegistry+0x4c>)
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d10b      	bne.n	8001738 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8001720:	490b      	ldr	r1, [pc, #44]	; (8001750 <vQueueAddToRegistry+0x4c>)
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	683a      	ldr	r2, [r7, #0]
 8001726:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800172a:	4a09      	ldr	r2, [pc, #36]	; (8001750 <vQueueAddToRegistry+0x4c>)
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	00db      	lsls	r3, r3, #3
 8001730:	4413      	add	r3, r2
 8001732:	687a      	ldr	r2, [r7, #4]
 8001734:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8001736:	e005      	b.n	8001744 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	3301      	adds	r3, #1
 800173c:	60fb      	str	r3, [r7, #12]
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	2b07      	cmp	r3, #7
 8001742:	d9e7      	bls.n	8001714 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8001744:	bf00      	nop
 8001746:	3714      	adds	r7, #20
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr
 8001750:	20001da8 	.word	0x20001da8

08001754 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8001754:	b580      	push	{r7, lr}
 8001756:	b086      	sub	sp, #24
 8001758:	af00      	add	r7, sp, #0
 800175a:	60f8      	str	r0, [r7, #12]
 800175c:	60b9      	str	r1, [r7, #8]
 800175e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8001764:	f7ff f954 	bl	8000a10 <vPortEnterCritical>
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800176e:	b25b      	sxtb	r3, r3
 8001770:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001774:	d103      	bne.n	800177e <vQueueWaitForMessageRestricted+0x2a>
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	2200      	movs	r2, #0
 800177a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001784:	b25b      	sxtb	r3, r3
 8001786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800178a:	d103      	bne.n	8001794 <vQueueWaitForMessageRestricted+0x40>
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	2200      	movs	r2, #0
 8001790:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001794:	f7ff f96a 	bl	8000a6c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800179c:	2b00      	cmp	r3, #0
 800179e:	d106      	bne.n	80017ae <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	3324      	adds	r3, #36	; 0x24
 80017a4:	687a      	ldr	r2, [r7, #4]
 80017a6:	68b9      	ldr	r1, [r7, #8]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f000 fba7 	bl	8001efc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80017ae:	6978      	ldr	r0, [r7, #20]
 80017b0:	f7ff ff28 	bl	8001604 <prvUnlockQueue>
	}
 80017b4:	bf00      	nop
 80017b6:	3718      	adds	r7, #24
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}

080017bc <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b08c      	sub	sp, #48	; 0x30
 80017c0:	af04      	add	r7, sp, #16
 80017c2:	60f8      	str	r0, [r7, #12]
 80017c4:	60b9      	str	r1, [r7, #8]
 80017c6:	603b      	str	r3, [r7, #0]
 80017c8:	4613      	mov	r3, r2
 80017ca:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80017cc:	88fb      	ldrh	r3, [r7, #6]
 80017ce:	009b      	lsls	r3, r3, #2
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7ff fa2d 	bl	8000c30 <pvPortMalloc>
 80017d6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d00e      	beq.n	80017fc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80017de:	2050      	movs	r0, #80	; 0x50
 80017e0:	f7ff fa26 	bl	8000c30 <pvPortMalloc>
 80017e4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d003      	beq.n	80017f4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80017ec:	69fb      	ldr	r3, [r7, #28]
 80017ee:	697a      	ldr	r2, [r7, #20]
 80017f0:	631a      	str	r2, [r3, #48]	; 0x30
 80017f2:	e005      	b.n	8001800 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80017f4:	6978      	ldr	r0, [r7, #20]
 80017f6:	f7ff fa65 	bl	8000cc4 <vPortFree>
 80017fa:	e001      	b.n	8001800 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80017fc:	2300      	movs	r3, #0
 80017fe:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8001800:	69fb      	ldr	r3, [r7, #28]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d013      	beq.n	800182e <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001806:	88fa      	ldrh	r2, [r7, #6]
 8001808:	2300      	movs	r3, #0
 800180a:	9303      	str	r3, [sp, #12]
 800180c:	69fb      	ldr	r3, [r7, #28]
 800180e:	9302      	str	r3, [sp, #8]
 8001810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001812:	9301      	str	r3, [sp, #4]
 8001814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001816:	9300      	str	r3, [sp, #0]
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	68b9      	ldr	r1, [r7, #8]
 800181c:	68f8      	ldr	r0, [r7, #12]
 800181e:	f000 f80e 	bl	800183e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001822:	69f8      	ldr	r0, [r7, #28]
 8001824:	f000 f892 	bl	800194c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001828:	2301      	movs	r3, #1
 800182a:	61bb      	str	r3, [r7, #24]
 800182c:	e002      	b.n	8001834 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800182e:	f04f 33ff 	mov.w	r3, #4294967295
 8001832:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8001834:	69bb      	ldr	r3, [r7, #24]
	}
 8001836:	4618      	mov	r0, r3
 8001838:	3720      	adds	r7, #32
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}

0800183e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 800183e:	b580      	push	{r7, lr}
 8001840:	b088      	sub	sp, #32
 8001842:	af00      	add	r7, sp, #0
 8001844:	60f8      	str	r0, [r7, #12]
 8001846:	60b9      	str	r1, [r7, #8]
 8001848:	607a      	str	r2, [r7, #4]
 800184a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800184c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800184e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	009b      	lsls	r3, r3, #2
 8001854:	461a      	mov	r2, r3
 8001856:	21a5      	movs	r1, #165	; 0xa5
 8001858:	f002 f8cb 	bl	80039f2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800185c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800185e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001866:	3b01      	subs	r3, #1
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	4413      	add	r3, r2
 800186c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	f023 0307 	bic.w	r3, r3, #7
 8001874:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001876:	69bb      	ldr	r3, [r7, #24]
 8001878:	f003 0307 	and.w	r3, r3, #7
 800187c:	2b00      	cmp	r3, #0
 800187e:	d009      	beq.n	8001894 <prvInitialiseNewTask+0x56>
 8001880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001884:	f383 8811 	msr	BASEPRI, r3
 8001888:	f3bf 8f6f 	isb	sy
 800188c:	f3bf 8f4f 	dsb	sy
 8001890:	617b      	str	r3, [r7, #20]
 8001892:	e7fe      	b.n	8001892 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001894:	2300      	movs	r3, #0
 8001896:	61fb      	str	r3, [r7, #28]
 8001898:	e012      	b.n	80018c0 <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800189a:	68ba      	ldr	r2, [r7, #8]
 800189c:	69fb      	ldr	r3, [r7, #28]
 800189e:	4413      	add	r3, r2
 80018a0:	7819      	ldrb	r1, [r3, #0]
 80018a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80018a4:	69fb      	ldr	r3, [r7, #28]
 80018a6:	4413      	add	r3, r2
 80018a8:	3334      	adds	r3, #52	; 0x34
 80018aa:	460a      	mov	r2, r1
 80018ac:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80018ae:	68ba      	ldr	r2, [r7, #8]
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	4413      	add	r3, r2
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d006      	beq.n	80018c8 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	3301      	adds	r3, #1
 80018be:	61fb      	str	r3, [r7, #28]
 80018c0:	69fb      	ldr	r3, [r7, #28]
 80018c2:	2b09      	cmp	r3, #9
 80018c4:	d9e9      	bls.n	800189a <prvInitialiseNewTask+0x5c>
 80018c6:	e000      	b.n	80018ca <prvInitialiseNewTask+0x8c>
		{
			break;
 80018c8:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80018ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018cc:	2200      	movs	r2, #0
 80018ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80018d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018d4:	2b04      	cmp	r3, #4
 80018d6:	d901      	bls.n	80018dc <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80018d8:	2304      	movs	r3, #4
 80018da:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80018dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80018e0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80018e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80018e6:	641a      	str	r2, [r3, #64]	; 0x40
		pxNewTCB->uxMutexesHeld = 0;
 80018e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018ea:	2200      	movs	r2, #0
 80018ec:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80018ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018f0:	3304      	adds	r3, #4
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7fe fef4 	bl	80006e0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80018f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018fa:	3318      	adds	r3, #24
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7fe feef 	bl	80006e0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001904:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001906:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800190a:	f1c3 0205 	rsb	r2, r3, #5
 800190e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001910:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001914:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001916:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8001918:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800191a:	2200      	movs	r2, #0
 800191c:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800191e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001920:	2200      	movs	r2, #0
 8001922:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001926:	683a      	ldr	r2, [r7, #0]
 8001928:	68f9      	ldr	r1, [r7, #12]
 800192a:	69b8      	ldr	r0, [r7, #24]
 800192c:	f7fe ff6c 	bl	8000808 <pxPortInitialiseStack>
 8001930:	4602      	mov	r2, r0
 8001932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001934:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8001936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001938:	2b00      	cmp	r3, #0
 800193a:	d002      	beq.n	8001942 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800193c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800193e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001940:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001942:	bf00      	nop
 8001944:	3720      	adds	r7, #32
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
	...

0800194c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001954:	f7ff f85c 	bl	8000a10 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001958:	4b2a      	ldr	r3, [pc, #168]	; (8001a04 <prvAddNewTaskToReadyList+0xb8>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	3301      	adds	r3, #1
 800195e:	4a29      	ldr	r2, [pc, #164]	; (8001a04 <prvAddNewTaskToReadyList+0xb8>)
 8001960:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8001962:	4b29      	ldr	r3, [pc, #164]	; (8001a08 <prvAddNewTaskToReadyList+0xbc>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d109      	bne.n	800197e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800196a:	4a27      	ldr	r2, [pc, #156]	; (8001a08 <prvAddNewTaskToReadyList+0xbc>)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001970:	4b24      	ldr	r3, [pc, #144]	; (8001a04 <prvAddNewTaskToReadyList+0xb8>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	2b01      	cmp	r3, #1
 8001976:	d110      	bne.n	800199a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001978:	f000 fbf4 	bl	8002164 <prvInitialiseTaskLists>
 800197c:	e00d      	b.n	800199a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800197e:	4b23      	ldr	r3, [pc, #140]	; (8001a0c <prvAddNewTaskToReadyList+0xc0>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d109      	bne.n	800199a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001986:	4b20      	ldr	r3, [pc, #128]	; (8001a08 <prvAddNewTaskToReadyList+0xbc>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001990:	429a      	cmp	r2, r3
 8001992:	d802      	bhi.n	800199a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8001994:	4a1c      	ldr	r2, [pc, #112]	; (8001a08 <prvAddNewTaskToReadyList+0xbc>)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800199a:	4b1d      	ldr	r3, [pc, #116]	; (8001a10 <prvAddNewTaskToReadyList+0xc4>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	3301      	adds	r3, #1
 80019a0:	4a1b      	ldr	r2, [pc, #108]	; (8001a10 <prvAddNewTaskToReadyList+0xc4>)
 80019a2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019a8:	2201      	movs	r2, #1
 80019aa:	409a      	lsls	r2, r3
 80019ac:	4b19      	ldr	r3, [pc, #100]	; (8001a14 <prvAddNewTaskToReadyList+0xc8>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	4a18      	ldr	r2, [pc, #96]	; (8001a14 <prvAddNewTaskToReadyList+0xc8>)
 80019b4:	6013      	str	r3, [r2, #0]
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019ba:	4613      	mov	r3, r2
 80019bc:	009b      	lsls	r3, r3, #2
 80019be:	4413      	add	r3, r2
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	4a15      	ldr	r2, [pc, #84]	; (8001a18 <prvAddNewTaskToReadyList+0xcc>)
 80019c4:	441a      	add	r2, r3
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	3304      	adds	r3, #4
 80019ca:	4619      	mov	r1, r3
 80019cc:	4610      	mov	r0, r2
 80019ce:	f7fe fe94 	bl	80006fa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80019d2:	f7ff f84b 	bl	8000a6c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80019d6:	4b0d      	ldr	r3, [pc, #52]	; (8001a0c <prvAddNewTaskToReadyList+0xc0>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d00e      	beq.n	80019fc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80019de:	4b0a      	ldr	r3, [pc, #40]	; (8001a08 <prvAddNewTaskToReadyList+0xbc>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d207      	bcs.n	80019fc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80019ec:	4b0b      	ldr	r3, [pc, #44]	; (8001a1c <prvAddNewTaskToReadyList+0xd0>)
 80019ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	f3bf 8f4f 	dsb	sy
 80019f8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80019fc:	bf00      	nop
 80019fe:	3708      	adds	r7, #8
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	20001d30 	.word	0x20001d30
 8001a08:	20001c58 	.word	0x20001c58
 8001a0c:	20001d3c 	.word	0x20001d3c
 8001a10:	20001d4c 	.word	0x20001d4c
 8001a14:	20001d38 	.word	0x20001d38
 8001a18:	20001c5c 	.word	0x20001c5c
 8001a1c:	e000ed04 	.word	0xe000ed04

08001a20 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b086      	sub	sp, #24
 8001a24:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8001a26:	4b1e      	ldr	r3, [pc, #120]	; (8001aa0 <vTaskStartScheduler+0x80>)
 8001a28:	9301      	str	r3, [sp, #4]
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	9300      	str	r3, [sp, #0]
 8001a2e:	2300      	movs	r3, #0
 8001a30:	2282      	movs	r2, #130	; 0x82
 8001a32:	491c      	ldr	r1, [pc, #112]	; (8001aa4 <vTaskStartScheduler+0x84>)
 8001a34:	481c      	ldr	r0, [pc, #112]	; (8001aa8 <vTaskStartScheduler+0x88>)
 8001a36:	f7ff fec1 	bl	80017bc <xTaskCreate>
 8001a3a:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	2b01      	cmp	r3, #1
 8001a40:	d102      	bne.n	8001a48 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 8001a42:	f000 fdd3 	bl	80025ec <xTimerCreateTimerTask>
 8001a46:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d115      	bne.n	8001a7a <vTaskStartScheduler+0x5a>
 8001a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a52:	f383 8811 	msr	BASEPRI, r3
 8001a56:	f3bf 8f6f 	isb	sy
 8001a5a:	f3bf 8f4f 	dsb	sy
 8001a5e:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8001a60:	4b12      	ldr	r3, [pc, #72]	; (8001aac <vTaskStartScheduler+0x8c>)
 8001a62:	f04f 32ff 	mov.w	r2, #4294967295
 8001a66:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001a68:	4b11      	ldr	r3, [pc, #68]	; (8001ab0 <vTaskStartScheduler+0x90>)
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8001a6e:	4b11      	ldr	r3, [pc, #68]	; (8001ab4 <vTaskStartScheduler+0x94>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8001a74:	f7fe ff40 	bl	80008f8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8001a78:	e00d      	b.n	8001a96 <vTaskStartScheduler+0x76>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a80:	d109      	bne.n	8001a96 <vTaskStartScheduler+0x76>
 8001a82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a86:	f383 8811 	msr	BASEPRI, r3
 8001a8a:	f3bf 8f6f 	isb	sy
 8001a8e:	f3bf 8f4f 	dsb	sy
 8001a92:	607b      	str	r3, [r7, #4]
 8001a94:	e7fe      	b.n	8001a94 <vTaskStartScheduler+0x74>
}
 8001a96:	bf00      	nop
 8001a98:	3710      	adds	r7, #16
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	20001d54 	.word	0x20001d54
 8001aa4:	08003a04 	.word	0x08003a04
 8001aa8:	08002131 	.word	0x08002131
 8001aac:	20001d50 	.word	0x20001d50
 8001ab0:	20001d3c 	.word	0x20001d3c
 8001ab4:	20001d34 	.word	0x20001d34

08001ab8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8001abc:	4b04      	ldr	r3, [pc, #16]	; (8001ad0 <vTaskSuspendAll+0x18>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	3301      	adds	r3, #1
 8001ac2:	4a03      	ldr	r2, [pc, #12]	; (8001ad0 <vTaskSuspendAll+0x18>)
 8001ac4:	6013      	str	r3, [r2, #0]
}
 8001ac6:	bf00      	nop
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr
 8001ad0:	20001d58 	.word	0x20001d58

08001ad4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8001ada:	2300      	movs	r3, #0
 8001adc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001ae2:	4b41      	ldr	r3, [pc, #260]	; (8001be8 <xTaskResumeAll+0x114>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d109      	bne.n	8001afe <xTaskResumeAll+0x2a>
 8001aea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001aee:	f383 8811 	msr	BASEPRI, r3
 8001af2:	f3bf 8f6f 	isb	sy
 8001af6:	f3bf 8f4f 	dsb	sy
 8001afa:	603b      	str	r3, [r7, #0]
 8001afc:	e7fe      	b.n	8001afc <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001afe:	f7fe ff87 	bl	8000a10 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8001b02:	4b39      	ldr	r3, [pc, #228]	; (8001be8 <xTaskResumeAll+0x114>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	3b01      	subs	r3, #1
 8001b08:	4a37      	ldr	r2, [pc, #220]	; (8001be8 <xTaskResumeAll+0x114>)
 8001b0a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001b0c:	4b36      	ldr	r3, [pc, #216]	; (8001be8 <xTaskResumeAll+0x114>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d161      	bne.n	8001bd8 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001b14:	4b35      	ldr	r3, [pc, #212]	; (8001bec <xTaskResumeAll+0x118>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d05d      	beq.n	8001bd8 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001b1c:	e02e      	b.n	8001b7c <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001b1e:	4b34      	ldr	r3, [pc, #208]	; (8001bf0 <xTaskResumeAll+0x11c>)
 8001b20:	68db      	ldr	r3, [r3, #12]
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	3318      	adds	r3, #24
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7fe fe42 	bl	80007b4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	3304      	adds	r3, #4
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7fe fe3d 	bl	80007b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b3e:	2201      	movs	r2, #1
 8001b40:	409a      	lsls	r2, r3
 8001b42:	4b2c      	ldr	r3, [pc, #176]	; (8001bf4 <xTaskResumeAll+0x120>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4313      	orrs	r3, r2
 8001b48:	4a2a      	ldr	r2, [pc, #168]	; (8001bf4 <xTaskResumeAll+0x120>)
 8001b4a:	6013      	str	r3, [r2, #0]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b50:	4613      	mov	r3, r2
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	4413      	add	r3, r2
 8001b56:	009b      	lsls	r3, r3, #2
 8001b58:	4a27      	ldr	r2, [pc, #156]	; (8001bf8 <xTaskResumeAll+0x124>)
 8001b5a:	441a      	add	r2, r3
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	3304      	adds	r3, #4
 8001b60:	4619      	mov	r1, r3
 8001b62:	4610      	mov	r0, r2
 8001b64:	f7fe fdc9 	bl	80006fa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b6c:	4b23      	ldr	r3, [pc, #140]	; (8001bfc <xTaskResumeAll+0x128>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b72:	429a      	cmp	r2, r3
 8001b74:	d302      	bcc.n	8001b7c <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8001b76:	4b22      	ldr	r3, [pc, #136]	; (8001c00 <xTaskResumeAll+0x12c>)
 8001b78:	2201      	movs	r2, #1
 8001b7a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001b7c:	4b1c      	ldr	r3, [pc, #112]	; (8001bf0 <xTaskResumeAll+0x11c>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d1cc      	bne.n	8001b1e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8001b8a:	f000 fb77 	bl	800227c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8001b8e:	4b1d      	ldr	r3, [pc, #116]	; (8001c04 <xTaskResumeAll+0x130>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d010      	beq.n	8001bbc <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8001b9a:	f000 f847 	bl	8001c2c <xTaskIncrementTick>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d002      	beq.n	8001baa <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8001ba4:	4b16      	ldr	r3, [pc, #88]	; (8001c00 <xTaskResumeAll+0x12c>)
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	3b01      	subs	r3, #1
 8001bae:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d1f1      	bne.n	8001b9a <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8001bb6:	4b13      	ldr	r3, [pc, #76]	; (8001c04 <xTaskResumeAll+0x130>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8001bbc:	4b10      	ldr	r3, [pc, #64]	; (8001c00 <xTaskResumeAll+0x12c>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d009      	beq.n	8001bd8 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8001bc8:	4b0f      	ldr	r3, [pc, #60]	; (8001c08 <xTaskResumeAll+0x134>)
 8001bca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	f3bf 8f4f 	dsb	sy
 8001bd4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8001bd8:	f7fe ff48 	bl	8000a6c <vPortExitCritical>

	return xAlreadyYielded;
 8001bdc:	68bb      	ldr	r3, [r7, #8]
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3710      	adds	r7, #16
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	20001d58 	.word	0x20001d58
 8001bec:	20001d30 	.word	0x20001d30
 8001bf0:	20001cf0 	.word	0x20001cf0
 8001bf4:	20001d38 	.word	0x20001d38
 8001bf8:	20001c5c 	.word	0x20001c5c
 8001bfc:	20001c58 	.word	0x20001c58
 8001c00:	20001d44 	.word	0x20001d44
 8001c04:	20001d40 	.word	0x20001d40
 8001c08:	e000ed04 	.word	0xe000ed04

08001c0c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8001c12:	4b05      	ldr	r3, [pc, #20]	; (8001c28 <xTaskGetTickCount+0x1c>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8001c18:	687b      	ldr	r3, [r7, #4]
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	370c      	adds	r7, #12
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	20001d34 	.word	0x20001d34

08001c2c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b086      	sub	sp, #24
 8001c30:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8001c32:	2300      	movs	r3, #0
 8001c34:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001c36:	4b54      	ldr	r3, [pc, #336]	; (8001d88 <xTaskIncrementTick+0x15c>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	f040 8092 	bne.w	8001d64 <xTaskIncrementTick+0x138>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8001c40:	4b52      	ldr	r3, [pc, #328]	; (8001d8c <xTaskIncrementTick+0x160>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	3301      	adds	r3, #1
 8001c46:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8001c48:	4a50      	ldr	r2, [pc, #320]	; (8001d8c <xTaskIncrementTick+0x160>)
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d11f      	bne.n	8001c94 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8001c54:	4b4e      	ldr	r3, [pc, #312]	; (8001d90 <xTaskIncrementTick+0x164>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d009      	beq.n	8001c72 <xTaskIncrementTick+0x46>
 8001c5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c62:	f383 8811 	msr	BASEPRI, r3
 8001c66:	f3bf 8f6f 	isb	sy
 8001c6a:	f3bf 8f4f 	dsb	sy
 8001c6e:	603b      	str	r3, [r7, #0]
 8001c70:	e7fe      	b.n	8001c70 <xTaskIncrementTick+0x44>
 8001c72:	4b47      	ldr	r3, [pc, #284]	; (8001d90 <xTaskIncrementTick+0x164>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	60fb      	str	r3, [r7, #12]
 8001c78:	4b46      	ldr	r3, [pc, #280]	; (8001d94 <xTaskIncrementTick+0x168>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a44      	ldr	r2, [pc, #272]	; (8001d90 <xTaskIncrementTick+0x164>)
 8001c7e:	6013      	str	r3, [r2, #0]
 8001c80:	4a44      	ldr	r2, [pc, #272]	; (8001d94 <xTaskIncrementTick+0x168>)
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	6013      	str	r3, [r2, #0]
 8001c86:	4b44      	ldr	r3, [pc, #272]	; (8001d98 <xTaskIncrementTick+0x16c>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	3301      	adds	r3, #1
 8001c8c:	4a42      	ldr	r2, [pc, #264]	; (8001d98 <xTaskIncrementTick+0x16c>)
 8001c8e:	6013      	str	r3, [r2, #0]
 8001c90:	f000 faf4 	bl	800227c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001c94:	4b41      	ldr	r3, [pc, #260]	; (8001d9c <xTaskIncrementTick+0x170>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	693a      	ldr	r2, [r7, #16]
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d34d      	bcc.n	8001d3a <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001c9e:	4b3c      	ldr	r3, [pc, #240]	; (8001d90 <xTaskIncrementTick+0x164>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d101      	bne.n	8001cac <xTaskIncrementTick+0x80>
 8001ca8:	2301      	movs	r3, #1
 8001caa:	e000      	b.n	8001cae <xTaskIncrementTick+0x82>
 8001cac:	2300      	movs	r3, #0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d004      	beq.n	8001cbc <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001cb2:	4b3a      	ldr	r3, [pc, #232]	; (8001d9c <xTaskIncrementTick+0x170>)
 8001cb4:	f04f 32ff 	mov.w	r2, #4294967295
 8001cb8:	601a      	str	r2, [r3, #0]
					break;
 8001cba:	e03e      	b.n	8001d3a <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001cbc:	4b34      	ldr	r3, [pc, #208]	; (8001d90 <xTaskIncrementTick+0x164>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	68db      	ldr	r3, [r3, #12]
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8001ccc:	693a      	ldr	r2, [r7, #16]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d203      	bcs.n	8001cdc <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8001cd4:	4a31      	ldr	r2, [pc, #196]	; (8001d9c <xTaskIncrementTick+0x170>)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6013      	str	r3, [r2, #0]
						break;
 8001cda:	e02e      	b.n	8001d3a <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	3304      	adds	r3, #4
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f7fe fd67 	bl	80007b4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d004      	beq.n	8001cf8 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	3318      	adds	r3, #24
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7fe fd5e 	bl	80007b4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	409a      	lsls	r2, r3
 8001d00:	4b27      	ldr	r3, [pc, #156]	; (8001da0 <xTaskIncrementTick+0x174>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	4a26      	ldr	r2, [pc, #152]	; (8001da0 <xTaskIncrementTick+0x174>)
 8001d08:	6013      	str	r3, [r2, #0]
 8001d0a:	68bb      	ldr	r3, [r7, #8]
 8001d0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d0e:	4613      	mov	r3, r2
 8001d10:	009b      	lsls	r3, r3, #2
 8001d12:	4413      	add	r3, r2
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	4a23      	ldr	r2, [pc, #140]	; (8001da4 <xTaskIncrementTick+0x178>)
 8001d18:	441a      	add	r2, r3
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	3304      	adds	r3, #4
 8001d1e:	4619      	mov	r1, r3
 8001d20:	4610      	mov	r0, r2
 8001d22:	f7fe fcea 	bl	80006fa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d2a:	4b1f      	ldr	r3, [pc, #124]	; (8001da8 <xTaskIncrementTick+0x17c>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d3b4      	bcc.n	8001c9e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8001d34:	2301      	movs	r3, #1
 8001d36:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001d38:	e7b1      	b.n	8001c9e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001d3a:	4b1b      	ldr	r3, [pc, #108]	; (8001da8 <xTaskIncrementTick+0x17c>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d40:	4918      	ldr	r1, [pc, #96]	; (8001da4 <xTaskIncrementTick+0x178>)
 8001d42:	4613      	mov	r3, r2
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	4413      	add	r3, r2
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	440b      	add	r3, r1
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d901      	bls.n	8001d56 <xTaskIncrementTick+0x12a>
			{
				xSwitchRequired = pdTRUE;
 8001d52:	2301      	movs	r3, #1
 8001d54:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( UBaseType_t ) 0U )
 8001d56:	4b15      	ldr	r3, [pc, #84]	; (8001dac <xTaskIncrementTick+0x180>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d109      	bne.n	8001d72 <xTaskIncrementTick+0x146>
			{
				vApplicationTickHook();
 8001d5e:	f001 fc9f 	bl	80036a0 <vApplicationTickHook>
 8001d62:	e006      	b.n	8001d72 <xTaskIncrementTick+0x146>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8001d64:	4b11      	ldr	r3, [pc, #68]	; (8001dac <xTaskIncrementTick+0x180>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	3301      	adds	r3, #1
 8001d6a:	4a10      	ldr	r2, [pc, #64]	; (8001dac <xTaskIncrementTick+0x180>)
 8001d6c:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 8001d6e:	f001 fc97 	bl	80036a0 <vApplicationTickHook>
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8001d72:	4b0f      	ldr	r3, [pc, #60]	; (8001db0 <xTaskIncrementTick+0x184>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <xTaskIncrementTick+0x152>
		{
			xSwitchRequired = pdTRUE;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8001d7e:	697b      	ldr	r3, [r7, #20]
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3718      	adds	r7, #24
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	20001d58 	.word	0x20001d58
 8001d8c:	20001d34 	.word	0x20001d34
 8001d90:	20001ce8 	.word	0x20001ce8
 8001d94:	20001cec 	.word	0x20001cec
 8001d98:	20001d48 	.word	0x20001d48
 8001d9c:	20001d50 	.word	0x20001d50
 8001da0:	20001d38 	.word	0x20001d38
 8001da4:	20001c5c 	.word	0x20001c5c
 8001da8:	20001c58 	.word	0x20001c58
 8001dac:	20001d40 	.word	0x20001d40
 8001db0:	20001d44 	.word	0x20001d44

08001db4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b088      	sub	sp, #32
 8001db8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001dba:	4b39      	ldr	r3, [pc, #228]	; (8001ea0 <vTaskSwitchContext+0xec>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d003      	beq.n	8001dca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8001dc2:	4b38      	ldr	r3, [pc, #224]	; (8001ea4 <vTaskSwitchContext+0xf0>)
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8001dc8:	e065      	b.n	8001e96 <vTaskSwitchContext+0xe2>
		xYieldPending = pdFALSE;
 8001dca:	4b36      	ldr	r3, [pc, #216]	; (8001ea4 <vTaskSwitchContext+0xf0>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8001dd0:	4b35      	ldr	r3, [pc, #212]	; (8001ea8 <vTaskSwitchContext+0xf4>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd6:	61fb      	str	r3, [r7, #28]
 8001dd8:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 8001ddc:	61bb      	str	r3, [r7, #24]
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	69bb      	ldr	r3, [r7, #24]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d111      	bne.n	8001e0c <vTaskSwitchContext+0x58>
 8001de8:	69fb      	ldr	r3, [r7, #28]
 8001dea:	3304      	adds	r3, #4
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	69bb      	ldr	r3, [r7, #24]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d10b      	bne.n	8001e0c <vTaskSwitchContext+0x58>
 8001df4:	69fb      	ldr	r3, [r7, #28]
 8001df6:	3308      	adds	r3, #8
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	69bb      	ldr	r3, [r7, #24]
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	d105      	bne.n	8001e0c <vTaskSwitchContext+0x58>
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	330c      	adds	r3, #12
 8001e04:	681a      	ldr	r2, [r3, #0]
 8001e06:	69bb      	ldr	r3, [r7, #24]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d008      	beq.n	8001e1e <vTaskSwitchContext+0x6a>
 8001e0c:	4b26      	ldr	r3, [pc, #152]	; (8001ea8 <vTaskSwitchContext+0xf4>)
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	4b25      	ldr	r3, [pc, #148]	; (8001ea8 <vTaskSwitchContext+0xf4>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	3334      	adds	r3, #52	; 0x34
 8001e16:	4619      	mov	r1, r3
 8001e18:	4610      	mov	r0, r2
 8001e1a:	f001 fc66 	bl	80036ea <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001e1e:	4b23      	ldr	r3, [pc, #140]	; (8001eac <vTaskSwitchContext+0xf8>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	fab3 f383 	clz	r3, r3
 8001e2a:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8001e2c:	7afb      	ldrb	r3, [r7, #11]
 8001e2e:	f1c3 031f 	rsb	r3, r3, #31
 8001e32:	617b      	str	r3, [r7, #20]
 8001e34:	491e      	ldr	r1, [pc, #120]	; (8001eb0 <vTaskSwitchContext+0xfc>)
 8001e36:	697a      	ldr	r2, [r7, #20]
 8001e38:	4613      	mov	r3, r2
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	4413      	add	r3, r2
 8001e3e:	009b      	lsls	r3, r3, #2
 8001e40:	440b      	add	r3, r1
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d109      	bne.n	8001e5c <vTaskSwitchContext+0xa8>
	__asm volatile
 8001e48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e4c:	f383 8811 	msr	BASEPRI, r3
 8001e50:	f3bf 8f6f 	isb	sy
 8001e54:	f3bf 8f4f 	dsb	sy
 8001e58:	607b      	str	r3, [r7, #4]
 8001e5a:	e7fe      	b.n	8001e5a <vTaskSwitchContext+0xa6>
 8001e5c:	697a      	ldr	r2, [r7, #20]
 8001e5e:	4613      	mov	r3, r2
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	4413      	add	r3, r2
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	4a12      	ldr	r2, [pc, #72]	; (8001eb0 <vTaskSwitchContext+0xfc>)
 8001e68:	4413      	add	r3, r2
 8001e6a:	613b      	str	r3, [r7, #16]
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	685a      	ldr	r2, [r3, #4]
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	605a      	str	r2, [r3, #4]
 8001e76:	693b      	ldr	r3, [r7, #16]
 8001e78:	685a      	ldr	r2, [r3, #4]
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	3308      	adds	r3, #8
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d104      	bne.n	8001e8c <vTaskSwitchContext+0xd8>
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	685a      	ldr	r2, [r3, #4]
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	605a      	str	r2, [r3, #4]
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	4a05      	ldr	r2, [pc, #20]	; (8001ea8 <vTaskSwitchContext+0xf4>)
 8001e94:	6013      	str	r3, [r2, #0]
}
 8001e96:	bf00      	nop
 8001e98:	3720      	adds	r7, #32
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	20001d58 	.word	0x20001d58
 8001ea4:	20001d44 	.word	0x20001d44
 8001ea8:	20001c58 	.word	0x20001c58
 8001eac:	20001d38 	.word	0x20001d38
 8001eb0:	20001c5c 	.word	0x20001c5c

08001eb4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d109      	bne.n	8001ed8 <vTaskPlaceOnEventList+0x24>
 8001ec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ec8:	f383 8811 	msr	BASEPRI, r3
 8001ecc:	f3bf 8f6f 	isb	sy
 8001ed0:	f3bf 8f4f 	dsb	sy
 8001ed4:	60fb      	str	r3, [r7, #12]
 8001ed6:	e7fe      	b.n	8001ed6 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001ed8:	4b07      	ldr	r3, [pc, #28]	; (8001ef8 <vTaskPlaceOnEventList+0x44>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	3318      	adds	r3, #24
 8001ede:	4619      	mov	r1, r3
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	f7fe fc2e 	bl	8000742 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8001ee6:	2101      	movs	r1, #1
 8001ee8:	6838      	ldr	r0, [r7, #0]
 8001eea:	f000 fb19 	bl	8002520 <prvAddCurrentTaskToDelayedList>
}
 8001eee:	bf00      	nop
 8001ef0:	3710      	adds	r7, #16
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	20001c58 	.word	0x20001c58

08001efc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b086      	sub	sp, #24
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	60b9      	str	r1, [r7, #8]
 8001f06:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d109      	bne.n	8001f22 <vTaskPlaceOnEventListRestricted+0x26>
 8001f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f12:	f383 8811 	msr	BASEPRI, r3
 8001f16:	f3bf 8f6f 	isb	sy
 8001f1a:	f3bf 8f4f 	dsb	sy
 8001f1e:	617b      	str	r3, [r7, #20]
 8001f20:	e7fe      	b.n	8001f20 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001f22:	4b0a      	ldr	r3, [pc, #40]	; (8001f4c <vTaskPlaceOnEventListRestricted+0x50>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	3318      	adds	r3, #24
 8001f28:	4619      	mov	r1, r3
 8001f2a:	68f8      	ldr	r0, [r7, #12]
 8001f2c:	f7fe fbe5 	bl	80006fa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d002      	beq.n	8001f3c <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8001f36:	f04f 33ff 	mov.w	r3, #4294967295
 8001f3a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8001f3c:	6879      	ldr	r1, [r7, #4]
 8001f3e:	68b8      	ldr	r0, [r7, #8]
 8001f40:	f000 faee 	bl	8002520 <prvAddCurrentTaskToDelayedList>
	}
 8001f44:	bf00      	nop
 8001f46:	3718      	adds	r7, #24
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	20001c58 	.word	0x20001c58

08001f50 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b086      	sub	sp, #24
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d109      	bne.n	8001f7a <xTaskRemoveFromEventList+0x2a>
 8001f66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f6a:	f383 8811 	msr	BASEPRI, r3
 8001f6e:	f3bf 8f6f 	isb	sy
 8001f72:	f3bf 8f4f 	dsb	sy
 8001f76:	60fb      	str	r3, [r7, #12]
 8001f78:	e7fe      	b.n	8001f78 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8001f7a:	693b      	ldr	r3, [r7, #16]
 8001f7c:	3318      	adds	r3, #24
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f7fe fc18 	bl	80007b4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001f84:	4b1d      	ldr	r3, [pc, #116]	; (8001ffc <xTaskRemoveFromEventList+0xac>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d11c      	bne.n	8001fc6 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	3304      	adds	r3, #4
 8001f90:	4618      	mov	r0, r3
 8001f92:	f7fe fc0f 	bl	80007b4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	409a      	lsls	r2, r3
 8001f9e:	4b18      	ldr	r3, [pc, #96]	; (8002000 <xTaskRemoveFromEventList+0xb0>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	4a16      	ldr	r2, [pc, #88]	; (8002000 <xTaskRemoveFromEventList+0xb0>)
 8001fa6:	6013      	str	r3, [r2, #0]
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fac:	4613      	mov	r3, r2
 8001fae:	009b      	lsls	r3, r3, #2
 8001fb0:	4413      	add	r3, r2
 8001fb2:	009b      	lsls	r3, r3, #2
 8001fb4:	4a13      	ldr	r2, [pc, #76]	; (8002004 <xTaskRemoveFromEventList+0xb4>)
 8001fb6:	441a      	add	r2, r3
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	3304      	adds	r3, #4
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	4610      	mov	r0, r2
 8001fc0:	f7fe fb9b 	bl	80006fa <vListInsertEnd>
 8001fc4:	e005      	b.n	8001fd2 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	3318      	adds	r3, #24
 8001fca:	4619      	mov	r1, r3
 8001fcc:	480e      	ldr	r0, [pc, #56]	; (8002008 <xTaskRemoveFromEventList+0xb8>)
 8001fce:	f7fe fb94 	bl	80006fa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fd6:	4b0d      	ldr	r3, [pc, #52]	; (800200c <xTaskRemoveFromEventList+0xbc>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d905      	bls.n	8001fec <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8001fe4:	4b0a      	ldr	r3, [pc, #40]	; (8002010 <xTaskRemoveFromEventList+0xc0>)
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	601a      	str	r2, [r3, #0]
 8001fea:	e001      	b.n	8001ff0 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8001fec:	2300      	movs	r3, #0
 8001fee:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8001ff0:	697b      	ldr	r3, [r7, #20]
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3718      	adds	r7, #24
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	20001d58 	.word	0x20001d58
 8002000:	20001d38 	.word	0x20001d38
 8002004:	20001c5c 	.word	0x20001c5c
 8002008:	20001cf0 	.word	0x20001cf0
 800200c:	20001c58 	.word	0x20001c58
 8002010:	20001d44 	.word	0x20001d44

08002014 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d109      	bne.n	8002036 <vTaskSetTimeOutState+0x22>
 8002022:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002026:	f383 8811 	msr	BASEPRI, r3
 800202a:	f3bf 8f6f 	isb	sy
 800202e:	f3bf 8f4f 	dsb	sy
 8002032:	60fb      	str	r3, [r7, #12]
 8002034:	e7fe      	b.n	8002034 <vTaskSetTimeOutState+0x20>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002036:	4b07      	ldr	r3, [pc, #28]	; (8002054 <vTaskSetTimeOutState+0x40>)
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800203e:	4b06      	ldr	r3, [pc, #24]	; (8002058 <vTaskSetTimeOutState+0x44>)
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	605a      	str	r2, [r3, #4]
}
 8002046:	bf00      	nop
 8002048:	3714      	adds	r7, #20
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	20001d48 	.word	0x20001d48
 8002058:	20001d34 	.word	0x20001d34

0800205c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b086      	sub	sp, #24
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
 8002064:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d109      	bne.n	8002080 <xTaskCheckForTimeOut+0x24>
 800206c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002070:	f383 8811 	msr	BASEPRI, r3
 8002074:	f3bf 8f6f 	isb	sy
 8002078:	f3bf 8f4f 	dsb	sy
 800207c:	60fb      	str	r3, [r7, #12]
 800207e:	e7fe      	b.n	800207e <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d109      	bne.n	800209a <xTaskCheckForTimeOut+0x3e>
 8002086:	f04f 0350 	mov.w	r3, #80	; 0x50
 800208a:	f383 8811 	msr	BASEPRI, r3
 800208e:	f3bf 8f6f 	isb	sy
 8002092:	f3bf 8f4f 	dsb	sy
 8002096:	60bb      	str	r3, [r7, #8]
 8002098:	e7fe      	b.n	8002098 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800209a:	f7fe fcb9 	bl	8000a10 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800209e:	4b1c      	ldr	r3, [pc, #112]	; (8002110 <xTaskCheckForTimeOut+0xb4>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	613b      	str	r3, [r7, #16]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020ac:	d102      	bne.n	80020b4 <xTaskCheckForTimeOut+0x58>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80020ae:	2300      	movs	r3, #0
 80020b0:	617b      	str	r3, [r7, #20]
 80020b2:	e026      	b.n	8002102 <xTaskCheckForTimeOut+0xa6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	4b16      	ldr	r3, [pc, #88]	; (8002114 <xTaskCheckForTimeOut+0xb8>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	429a      	cmp	r2, r3
 80020be:	d007      	beq.n	80020d0 <xTaskCheckForTimeOut+0x74>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	685a      	ldr	r2, [r3, #4]
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	429a      	cmp	r2, r3
 80020c8:	d802      	bhi.n	80020d0 <xTaskCheckForTimeOut+0x74>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80020ca:	2301      	movs	r3, #1
 80020cc:	617b      	str	r3, [r7, #20]
 80020ce:	e018      	b.n	8002102 <xTaskCheckForTimeOut+0xa6>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	693a      	ldr	r2, [r7, #16]
 80020d6:	1ad2      	subs	r2, r2, r3
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	429a      	cmp	r2, r3
 80020de:	d20e      	bcs.n	80020fe <xTaskCheckForTimeOut+0xa2>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6859      	ldr	r1, [r3, #4]
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	1acb      	subs	r3, r1, r3
 80020ec:	441a      	add	r2, r3
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f7ff ff8e 	bl	8002014 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 80020f8:	2300      	movs	r3, #0
 80020fa:	617b      	str	r3, [r7, #20]
 80020fc:	e001      	b.n	8002102 <xTaskCheckForTimeOut+0xa6>
		}
		else
		{
			xReturn = pdTRUE;
 80020fe:	2301      	movs	r3, #1
 8002100:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8002102:	f7fe fcb3 	bl	8000a6c <vPortExitCritical>

	return xReturn;
 8002106:	697b      	ldr	r3, [r7, #20]
}
 8002108:	4618      	mov	r0, r3
 800210a:	3718      	adds	r7, #24
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}
 8002110:	20001d34 	.word	0x20001d34
 8002114:	20001d48 	.word	0x20001d48

08002118 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800211c:	4b03      	ldr	r3, [pc, #12]	; (800212c <vTaskMissedYield+0x14>)
 800211e:	2201      	movs	r2, #1
 8002120:	601a      	str	r2, [r3, #0]
}
 8002122:	bf00      	nop
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr
 800212c:	20001d44 	.word	0x20001d44

08002130 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002138:	f000 f854 	bl	80021e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800213c:	4b07      	ldr	r3, [pc, #28]	; (800215c <prvIdleTask+0x2c>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2b01      	cmp	r3, #1
 8002142:	d907      	bls.n	8002154 <prvIdleTask+0x24>
			{
				taskYIELD();
 8002144:	4b06      	ldr	r3, [pc, #24]	; (8002160 <prvIdleTask+0x30>)
 8002146:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800214a:	601a      	str	r2, [r3, #0]
 800214c:	f3bf 8f4f 	dsb	sy
 8002150:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8002154:	f001 facf 	bl	80036f6 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8002158:	e7ee      	b.n	8002138 <prvIdleTask+0x8>
 800215a:	bf00      	nop
 800215c:	20001c5c 	.word	0x20001c5c
 8002160:	e000ed04 	.word	0xe000ed04

08002164 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800216a:	2300      	movs	r3, #0
 800216c:	607b      	str	r3, [r7, #4]
 800216e:	e00c      	b.n	800218a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002170:	687a      	ldr	r2, [r7, #4]
 8002172:	4613      	mov	r3, r2
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	4413      	add	r3, r2
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	4a12      	ldr	r2, [pc, #72]	; (80021c4 <prvInitialiseTaskLists+0x60>)
 800217c:	4413      	add	r3, r2
 800217e:	4618      	mov	r0, r3
 8002180:	f7fe fa8e 	bl	80006a0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	3301      	adds	r3, #1
 8002188:	607b      	str	r3, [r7, #4]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2b04      	cmp	r3, #4
 800218e:	d9ef      	bls.n	8002170 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002190:	480d      	ldr	r0, [pc, #52]	; (80021c8 <prvInitialiseTaskLists+0x64>)
 8002192:	f7fe fa85 	bl	80006a0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002196:	480d      	ldr	r0, [pc, #52]	; (80021cc <prvInitialiseTaskLists+0x68>)
 8002198:	f7fe fa82 	bl	80006a0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800219c:	480c      	ldr	r0, [pc, #48]	; (80021d0 <prvInitialiseTaskLists+0x6c>)
 800219e:	f7fe fa7f 	bl	80006a0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80021a2:	480c      	ldr	r0, [pc, #48]	; (80021d4 <prvInitialiseTaskLists+0x70>)
 80021a4:	f7fe fa7c 	bl	80006a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80021a8:	480b      	ldr	r0, [pc, #44]	; (80021d8 <prvInitialiseTaskLists+0x74>)
 80021aa:	f7fe fa79 	bl	80006a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80021ae:	4b0b      	ldr	r3, [pc, #44]	; (80021dc <prvInitialiseTaskLists+0x78>)
 80021b0:	4a05      	ldr	r2, [pc, #20]	; (80021c8 <prvInitialiseTaskLists+0x64>)
 80021b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80021b4:	4b0a      	ldr	r3, [pc, #40]	; (80021e0 <prvInitialiseTaskLists+0x7c>)
 80021b6:	4a05      	ldr	r2, [pc, #20]	; (80021cc <prvInitialiseTaskLists+0x68>)
 80021b8:	601a      	str	r2, [r3, #0]
}
 80021ba:	bf00      	nop
 80021bc:	3708      	adds	r7, #8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	20001c5c 	.word	0x20001c5c
 80021c8:	20001cc0 	.word	0x20001cc0
 80021cc:	20001cd4 	.word	0x20001cd4
 80021d0:	20001cf0 	.word	0x20001cf0
 80021d4:	20001d04 	.word	0x20001d04
 80021d8:	20001d1c 	.word	0x20001d1c
 80021dc:	20001ce8 	.word	0x20001ce8
 80021e0:	20001cec 	.word	0x20001cec

080021e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80021ea:	e028      	b.n	800223e <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 80021ec:	f7ff fc64 	bl	8001ab8 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 80021f0:	4b17      	ldr	r3, [pc, #92]	; (8002250 <prvCheckTasksWaitingTermination+0x6c>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	bf0c      	ite	eq
 80021f8:	2301      	moveq	r3, #1
 80021fa:	2300      	movne	r3, #0
 80021fc:	b2db      	uxtb	r3, r3
 80021fe:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8002200:	f7ff fc68 	bl	8001ad4 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d119      	bne.n	800223e <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800220a:	f7fe fc01 	bl	8000a10 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800220e:	4b10      	ldr	r3, [pc, #64]	; (8002250 <prvCheckTasksWaitingTermination+0x6c>)
 8002210:	68db      	ldr	r3, [r3, #12]
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	3304      	adds	r3, #4
 800221a:	4618      	mov	r0, r3
 800221c:	f7fe faca 	bl	80007b4 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8002220:	4b0c      	ldr	r3, [pc, #48]	; (8002254 <prvCheckTasksWaitingTermination+0x70>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	3b01      	subs	r3, #1
 8002226:	4a0b      	ldr	r2, [pc, #44]	; (8002254 <prvCheckTasksWaitingTermination+0x70>)
 8002228:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800222a:	4b0b      	ldr	r3, [pc, #44]	; (8002258 <prvCheckTasksWaitingTermination+0x74>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	3b01      	subs	r3, #1
 8002230:	4a09      	ldr	r2, [pc, #36]	; (8002258 <prvCheckTasksWaitingTermination+0x74>)
 8002232:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 8002234:	f7fe fc1a 	bl	8000a6c <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8002238:	6838      	ldr	r0, [r7, #0]
 800223a:	f000 f80f 	bl	800225c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800223e:	4b06      	ldr	r3, [pc, #24]	; (8002258 <prvCheckTasksWaitingTermination+0x74>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d1d2      	bne.n	80021ec <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002246:	bf00      	nop
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	20001d04 	.word	0x20001d04
 8002254:	20001d30 	.word	0x20001d30
 8002258:	20001d18 	.word	0x20001d18

0800225c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002268:	4618      	mov	r0, r3
 800226a:	f7fe fd2b 	bl	8000cc4 <vPortFree>
			vPortFree( pxTCB );
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f7fe fd28 	bl	8000cc4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002274:	bf00      	nop
 8002276:	3708      	adds	r7, #8
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}

0800227c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002282:	4b0f      	ldr	r3, [pc, #60]	; (80022c0 <prvResetNextTaskUnblockTime+0x44>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d101      	bne.n	8002290 <prvResetNextTaskUnblockTime+0x14>
 800228c:	2301      	movs	r3, #1
 800228e:	e000      	b.n	8002292 <prvResetNextTaskUnblockTime+0x16>
 8002290:	2300      	movs	r3, #0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d004      	beq.n	80022a0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002296:	4b0b      	ldr	r3, [pc, #44]	; (80022c4 <prvResetNextTaskUnblockTime+0x48>)
 8002298:	f04f 32ff 	mov.w	r2, #4294967295
 800229c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800229e:	e008      	b.n	80022b2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80022a0:	4b07      	ldr	r3, [pc, #28]	; (80022c0 <prvResetNextTaskUnblockTime+0x44>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	4a05      	ldr	r2, [pc, #20]	; (80022c4 <prvResetNextTaskUnblockTime+0x48>)
 80022b0:	6013      	str	r3, [r2, #0]
}
 80022b2:	bf00      	nop
 80022b4:	370c      	adds	r7, #12
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	20001ce8 	.word	0x20001ce8
 80022c4:	20001d50 	.word	0x20001d50

080022c8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80022ce:	4b0b      	ldr	r3, [pc, #44]	; (80022fc <xTaskGetSchedulerState+0x34>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d102      	bne.n	80022dc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80022d6:	2301      	movs	r3, #1
 80022d8:	607b      	str	r3, [r7, #4]
 80022da:	e008      	b.n	80022ee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80022dc:	4b08      	ldr	r3, [pc, #32]	; (8002300 <xTaskGetSchedulerState+0x38>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d102      	bne.n	80022ea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80022e4:	2302      	movs	r3, #2
 80022e6:	607b      	str	r3, [r7, #4]
 80022e8:	e001      	b.n	80022ee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80022ea:	2300      	movs	r3, #0
 80022ec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80022ee:	687b      	ldr	r3, [r7, #4]
	}
 80022f0:	4618      	mov	r0, r3
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr
 80022fc:	20001d3c 	.word	0x20001d3c
 8002300:	20001d58 	.word	0x20001d58

08002304 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d062      	beq.n	80023dc <vTaskPriorityInherit+0xd8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800231a:	4b32      	ldr	r3, [pc, #200]	; (80023e4 <vTaskPriorityInherit+0xe0>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002320:	429a      	cmp	r2, r3
 8002322:	d25b      	bcs.n	80023dc <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	699b      	ldr	r3, [r3, #24]
 8002328:	2b00      	cmp	r3, #0
 800232a:	db06      	blt.n	800233a <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800232c:	4b2d      	ldr	r3, [pc, #180]	; (80023e4 <vTaskPriorityInherit+0xe0>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002332:	f1c3 0205 	rsb	r2, r3, #5
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	6959      	ldr	r1, [r3, #20]
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002342:	4613      	mov	r3, r2
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	4413      	add	r3, r2
 8002348:	009b      	lsls	r3, r3, #2
 800234a:	4a27      	ldr	r2, [pc, #156]	; (80023e8 <vTaskPriorityInherit+0xe4>)
 800234c:	4413      	add	r3, r2
 800234e:	4299      	cmp	r1, r3
 8002350:	d101      	bne.n	8002356 <vTaskPriorityInherit+0x52>
 8002352:	2301      	movs	r3, #1
 8002354:	e000      	b.n	8002358 <vTaskPriorityInherit+0x54>
 8002356:	2300      	movs	r3, #0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d03a      	beq.n	80023d2 <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	3304      	adds	r3, #4
 8002360:	4618      	mov	r0, r3
 8002362:	f7fe fa27 	bl	80007b4 <uxListRemove>
 8002366:	4603      	mov	r3, r0
 8002368:	2b00      	cmp	r3, #0
 800236a:	d115      	bne.n	8002398 <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002370:	491d      	ldr	r1, [pc, #116]	; (80023e8 <vTaskPriorityInherit+0xe4>)
 8002372:	4613      	mov	r3, r2
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	4413      	add	r3, r2
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	440b      	add	r3, r1
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d10a      	bne.n	8002398 <vTaskPriorityInherit+0x94>
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002386:	2201      	movs	r2, #1
 8002388:	fa02 f303 	lsl.w	r3, r2, r3
 800238c:	43da      	mvns	r2, r3
 800238e:	4b17      	ldr	r3, [pc, #92]	; (80023ec <vTaskPriorityInherit+0xe8>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4013      	ands	r3, r2
 8002394:	4a15      	ldr	r2, [pc, #84]	; (80023ec <vTaskPriorityInherit+0xe8>)
 8002396:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002398:	4b12      	ldr	r3, [pc, #72]	; (80023e4 <vTaskPriorityInherit+0xe0>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023a6:	2201      	movs	r2, #1
 80023a8:	409a      	lsls	r2, r3
 80023aa:	4b10      	ldr	r3, [pc, #64]	; (80023ec <vTaskPriorityInherit+0xe8>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4313      	orrs	r3, r2
 80023b0:	4a0e      	ldr	r2, [pc, #56]	; (80023ec <vTaskPriorityInherit+0xe8>)
 80023b2:	6013      	str	r3, [r2, #0]
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023b8:	4613      	mov	r3, r2
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	4413      	add	r3, r2
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	4a09      	ldr	r2, [pc, #36]	; (80023e8 <vTaskPriorityInherit+0xe4>)
 80023c2:	441a      	add	r2, r3
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	3304      	adds	r3, #4
 80023c8:	4619      	mov	r1, r3
 80023ca:	4610      	mov	r0, r2
 80023cc:	f7fe f995 	bl	80006fa <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80023d0:	e004      	b.n	80023dc <vTaskPriorityInherit+0xd8>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80023d2:	4b04      	ldr	r3, [pc, #16]	; (80023e4 <vTaskPriorityInherit+0xe0>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	62da      	str	r2, [r3, #44]	; 0x2c
	}
 80023dc:	bf00      	nop
 80023de:	3710      	adds	r7, #16
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	20001c58 	.word	0x20001c58
 80023e8:	20001c5c 	.word	0x20001c5c
 80023ec:	20001d38 	.word	0x20001d38

080023f0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b086      	sub	sp, #24
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80023fc:	2300      	movs	r3, #0
 80023fe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d06c      	beq.n	80024e0 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8002406:	4b39      	ldr	r3, [pc, #228]	; (80024ec <xTaskPriorityDisinherit+0xfc>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	693a      	ldr	r2, [r7, #16]
 800240c:	429a      	cmp	r2, r3
 800240e:	d009      	beq.n	8002424 <xTaskPriorityDisinherit+0x34>
 8002410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002414:	f383 8811 	msr	BASEPRI, r3
 8002418:	f3bf 8f6f 	isb	sy
 800241c:	f3bf 8f4f 	dsb	sy
 8002420:	60fb      	str	r3, [r7, #12]
 8002422:	e7fe      	b.n	8002422 <xTaskPriorityDisinherit+0x32>

			configASSERT( pxTCB->uxMutexesHeld );
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002428:	2b00      	cmp	r3, #0
 800242a:	d109      	bne.n	8002440 <xTaskPriorityDisinherit+0x50>
 800242c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002430:	f383 8811 	msr	BASEPRI, r3
 8002434:	f3bf 8f6f 	isb	sy
 8002438:	f3bf 8f4f 	dsb	sy
 800243c:	60bb      	str	r3, [r7, #8]
 800243e:	e7fe      	b.n	800243e <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002444:	1e5a      	subs	r2, r3, #1
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	645a      	str	r2, [r3, #68]	; 0x44

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002452:	429a      	cmp	r2, r3
 8002454:	d044      	beq.n	80024e0 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800245a:	2b00      	cmp	r3, #0
 800245c:	d140      	bne.n	80024e0 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	3304      	adds	r3, #4
 8002462:	4618      	mov	r0, r3
 8002464:	f7fe f9a6 	bl	80007b4 <uxListRemove>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d115      	bne.n	800249a <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002472:	491f      	ldr	r1, [pc, #124]	; (80024f0 <xTaskPriorityDisinherit+0x100>)
 8002474:	4613      	mov	r3, r2
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	4413      	add	r3, r2
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	440b      	add	r3, r1
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d10a      	bne.n	800249a <xTaskPriorityDisinherit+0xaa>
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002488:	2201      	movs	r2, #1
 800248a:	fa02 f303 	lsl.w	r3, r2, r3
 800248e:	43da      	mvns	r2, r3
 8002490:	4b18      	ldr	r3, [pc, #96]	; (80024f4 <xTaskPriorityDisinherit+0x104>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4013      	ands	r3, r2
 8002496:	4a17      	ldr	r2, [pc, #92]	; (80024f4 <xTaskPriorityDisinherit+0x104>)
 8002498:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024a6:	f1c3 0205 	rsb	r2, r3, #5
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024b2:	2201      	movs	r2, #1
 80024b4:	409a      	lsls	r2, r3
 80024b6:	4b0f      	ldr	r3, [pc, #60]	; (80024f4 <xTaskPriorityDisinherit+0x104>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	4a0d      	ldr	r2, [pc, #52]	; (80024f4 <xTaskPriorityDisinherit+0x104>)
 80024be:	6013      	str	r3, [r2, #0]
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024c4:	4613      	mov	r3, r2
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	4413      	add	r3, r2
 80024ca:	009b      	lsls	r3, r3, #2
 80024cc:	4a08      	ldr	r2, [pc, #32]	; (80024f0 <xTaskPriorityDisinherit+0x100>)
 80024ce:	441a      	add	r2, r3
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	3304      	adds	r3, #4
 80024d4:	4619      	mov	r1, r3
 80024d6:	4610      	mov	r0, r2
 80024d8:	f7fe f90f 	bl	80006fa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80024dc:	2301      	movs	r3, #1
 80024de:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80024e0:	697b      	ldr	r3, [r7, #20]
	}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3718      	adds	r7, #24
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	20001c58 	.word	0x20001c58
 80024f0:	20001c5c 	.word	0x20001c5c
 80024f4:	20001d38 	.word	0x20001d38

080024f8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80024fc:	4b07      	ldr	r3, [pc, #28]	; (800251c <pvTaskIncrementMutexHeldCount+0x24>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d004      	beq.n	800250e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8002504:	4b05      	ldr	r3, [pc, #20]	; (800251c <pvTaskIncrementMutexHeldCount+0x24>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800250a:	3201      	adds	r2, #1
 800250c:	645a      	str	r2, [r3, #68]	; 0x44
		}

		return pxCurrentTCB;
 800250e:	4b03      	ldr	r3, [pc, #12]	; (800251c <pvTaskIncrementMutexHeldCount+0x24>)
 8002510:	681b      	ldr	r3, [r3, #0]
	}
 8002512:	4618      	mov	r0, r3
 8002514:	46bd      	mov	sp, r7
 8002516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251a:	4770      	bx	lr
 800251c:	20001c58 	.word	0x20001c58

08002520 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b084      	sub	sp, #16
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
 8002528:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800252a:	4b29      	ldr	r3, [pc, #164]	; (80025d0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002530:	4b28      	ldr	r3, [pc, #160]	; (80025d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	3304      	adds	r3, #4
 8002536:	4618      	mov	r0, r3
 8002538:	f7fe f93c 	bl	80007b4 <uxListRemove>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d10b      	bne.n	800255a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8002542:	4b24      	ldr	r3, [pc, #144]	; (80025d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002548:	2201      	movs	r2, #1
 800254a:	fa02 f303 	lsl.w	r3, r2, r3
 800254e:	43da      	mvns	r2, r3
 8002550:	4b21      	ldr	r3, [pc, #132]	; (80025d8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4013      	ands	r3, r2
 8002556:	4a20      	ldr	r2, [pc, #128]	; (80025d8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002558:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002560:	d10a      	bne.n	8002578 <prvAddCurrentTaskToDelayedList+0x58>
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d007      	beq.n	8002578 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002568:	4b1a      	ldr	r3, [pc, #104]	; (80025d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	3304      	adds	r3, #4
 800256e:	4619      	mov	r1, r3
 8002570:	481a      	ldr	r0, [pc, #104]	; (80025dc <prvAddCurrentTaskToDelayedList+0xbc>)
 8002572:	f7fe f8c2 	bl	80006fa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002576:	e026      	b.n	80025c6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002578:	68fa      	ldr	r2, [r7, #12]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	4413      	add	r3, r2
 800257e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002580:	4b14      	ldr	r3, [pc, #80]	; (80025d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	68ba      	ldr	r2, [r7, #8]
 8002586:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002588:	68ba      	ldr	r2, [r7, #8]
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	429a      	cmp	r2, r3
 800258e:	d209      	bcs.n	80025a4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002590:	4b13      	ldr	r3, [pc, #76]	; (80025e0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	4b0f      	ldr	r3, [pc, #60]	; (80025d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	3304      	adds	r3, #4
 800259a:	4619      	mov	r1, r3
 800259c:	4610      	mov	r0, r2
 800259e:	f7fe f8d0 	bl	8000742 <vListInsert>
}
 80025a2:	e010      	b.n	80025c6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80025a4:	4b0f      	ldr	r3, [pc, #60]	; (80025e4 <prvAddCurrentTaskToDelayedList+0xc4>)
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	4b0a      	ldr	r3, [pc, #40]	; (80025d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	3304      	adds	r3, #4
 80025ae:	4619      	mov	r1, r3
 80025b0:	4610      	mov	r0, r2
 80025b2:	f7fe f8c6 	bl	8000742 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80025b6:	4b0c      	ldr	r3, [pc, #48]	; (80025e8 <prvAddCurrentTaskToDelayedList+0xc8>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	68ba      	ldr	r2, [r7, #8]
 80025bc:	429a      	cmp	r2, r3
 80025be:	d202      	bcs.n	80025c6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80025c0:	4a09      	ldr	r2, [pc, #36]	; (80025e8 <prvAddCurrentTaskToDelayedList+0xc8>)
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	6013      	str	r3, [r2, #0]
}
 80025c6:	bf00      	nop
 80025c8:	3710      	adds	r7, #16
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	20001d34 	.word	0x20001d34
 80025d4:	20001c58 	.word	0x20001c58
 80025d8:	20001d38 	.word	0x20001d38
 80025dc:	20001d1c 	.word	0x20001d1c
 80025e0:	20001cec 	.word	0x20001cec
 80025e4:	20001ce8 	.word	0x20001ce8
 80025e8:	20001d50 	.word	0x20001d50

080025ec <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION; /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b084      	sub	sp, #16
 80025f0:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 80025f2:	2300      	movs	r3, #0
 80025f4:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80025f6:	f000 fadd 	bl	8002bb4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80025fa:	4b11      	ldr	r3, [pc, #68]	; (8002640 <xTimerCreateTimerTask+0x54>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d00b      	beq.n	800261a <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8002602:	4b10      	ldr	r3, [pc, #64]	; (8002644 <xTimerCreateTimerTask+0x58>)
 8002604:	9301      	str	r3, [sp, #4]
 8002606:	2303      	movs	r3, #3
 8002608:	9300      	str	r3, [sp, #0]
 800260a:	2300      	movs	r3, #0
 800260c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002610:	490d      	ldr	r1, [pc, #52]	; (8002648 <xTimerCreateTimerTask+0x5c>)
 8002612:	480e      	ldr	r0, [pc, #56]	; (800264c <xTimerCreateTimerTask+0x60>)
 8002614:	f7ff f8d2 	bl	80017bc <xTaskCreate>
 8002618:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d109      	bne.n	8002634 <xTimerCreateTimerTask+0x48>
 8002620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002624:	f383 8811 	msr	BASEPRI, r3
 8002628:	f3bf 8f6f 	isb	sy
 800262c:	f3bf 8f4f 	dsb	sy
 8002630:	603b      	str	r3, [r7, #0]
 8002632:	e7fe      	b.n	8002632 <xTimerCreateTimerTask+0x46>
	return xReturn;
 8002634:	687b      	ldr	r3, [r7, #4]
}
 8002636:	4618      	mov	r0, r3
 8002638:	3708      	adds	r7, #8
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	20001d8c 	.word	0x20001d8c
 8002644:	20001d90 	.word	0x20001d90
 8002648:	08003a0c 	.word	0x08003a0c
 800264c:	08002805 	.word	0x08002805

08002650 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002650:	b580      	push	{r7, lr}
 8002652:	b088      	sub	sp, #32
 8002654:	af02      	add	r7, sp, #8
 8002656:	60f8      	str	r0, [r7, #12]
 8002658:	60b9      	str	r1, [r7, #8]
 800265a:	607a      	str	r2, [r7, #4]
 800265c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 800265e:	2028      	movs	r0, #40	; 0x28
 8002660:	f7fe fae6 	bl	8000c30 <pvPortMalloc>
 8002664:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d009      	beq.n	8002680 <xTimerCreate+0x30>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	9301      	str	r3, [sp, #4]
 8002670:	6a3b      	ldr	r3, [r7, #32]
 8002672:	9300      	str	r3, [sp, #0]
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	68b9      	ldr	r1, [r7, #8]
 800267a:	68f8      	ldr	r0, [r7, #12]
 800267c:	f000 f805 	bl	800268a <prvInitialiseNewTimer>
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 8002680:	697b      	ldr	r3, [r7, #20]
	}
 8002682:	4618      	mov	r0, r3
 8002684:	3718      	adds	r7, #24
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}

0800268a <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 800268a:	b580      	push	{r7, lr}
 800268c:	b086      	sub	sp, #24
 800268e:	af00      	add	r7, sp, #0
 8002690:	60f8      	str	r0, [r7, #12]
 8002692:	60b9      	str	r1, [r7, #8]
 8002694:	607a      	str	r2, [r7, #4]
 8002696:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d109      	bne.n	80026b2 <prvInitialiseNewTimer+0x28>
 800269e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026a2:	f383 8811 	msr	BASEPRI, r3
 80026a6:	f3bf 8f6f 	isb	sy
 80026aa:	f3bf 8f4f 	dsb	sy
 80026ae:	617b      	str	r3, [r7, #20]
 80026b0:	e7fe      	b.n	80026b0 <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
 80026b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d015      	beq.n	80026e4 <prvInitialiseNewTimer+0x5a>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 80026b8:	f000 fa7c 	bl	8002bb4 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80026bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026be:	68fa      	ldr	r2, [r7, #12]
 80026c0:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80026c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c4:	68ba      	ldr	r2, [r7, #8]
 80026c6:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 80026c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 80026ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d0:	683a      	ldr	r2, [r7, #0]
 80026d2:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80026d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d6:	6a3a      	ldr	r2, [r7, #32]
 80026d8:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80026da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026dc:	3304      	adds	r3, #4
 80026de:	4618      	mov	r0, r3
 80026e0:	f7fd fffe 	bl	80006e0 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80026e4:	bf00      	nop
 80026e6:	3718      	adds	r7, #24
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}

080026ec <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b08a      	sub	sp, #40	; 0x28
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	607a      	str	r2, [r7, #4]
 80026f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80026fa:	2300      	movs	r3, #0
 80026fc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d109      	bne.n	8002718 <xTimerGenericCommand+0x2c>
 8002704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002708:	f383 8811 	msr	BASEPRI, r3
 800270c:	f3bf 8f6f 	isb	sy
 8002710:	f3bf 8f4f 	dsb	sy
 8002714:	623b      	str	r3, [r7, #32]
 8002716:	e7fe      	b.n	8002716 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8002718:	4b19      	ldr	r3, [pc, #100]	; (8002780 <xTimerGenericCommand+0x94>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d02a      	beq.n	8002776 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	2b05      	cmp	r3, #5
 8002730:	dc18      	bgt.n	8002764 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8002732:	f7ff fdc9 	bl	80022c8 <xTaskGetSchedulerState>
 8002736:	4603      	mov	r3, r0
 8002738:	2b02      	cmp	r3, #2
 800273a:	d109      	bne.n	8002750 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800273c:	4b10      	ldr	r3, [pc, #64]	; (8002780 <xTimerGenericCommand+0x94>)
 800273e:	6818      	ldr	r0, [r3, #0]
 8002740:	f107 0114 	add.w	r1, r7, #20
 8002744:	2300      	movs	r3, #0
 8002746:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002748:	f7fe fba2 	bl	8000e90 <xQueueGenericSend>
 800274c:	6278      	str	r0, [r7, #36]	; 0x24
 800274e:	e012      	b.n	8002776 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8002750:	4b0b      	ldr	r3, [pc, #44]	; (8002780 <xTimerGenericCommand+0x94>)
 8002752:	6818      	ldr	r0, [r3, #0]
 8002754:	f107 0114 	add.w	r1, r7, #20
 8002758:	2300      	movs	r3, #0
 800275a:	2200      	movs	r2, #0
 800275c:	f7fe fb98 	bl	8000e90 <xQueueGenericSend>
 8002760:	6278      	str	r0, [r7, #36]	; 0x24
 8002762:	e008      	b.n	8002776 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8002764:	4b06      	ldr	r3, [pc, #24]	; (8002780 <xTimerGenericCommand+0x94>)
 8002766:	6818      	ldr	r0, [r3, #0]
 8002768:	f107 0114 	add.w	r1, r7, #20
 800276c:	2300      	movs	r3, #0
 800276e:	683a      	ldr	r2, [r7, #0]
 8002770:	f7fe fc88 	bl	8001084 <xQueueGenericSendFromISR>
 8002774:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8002776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002778:	4618      	mov	r0, r3
 800277a:	3728      	adds	r7, #40	; 0x28
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	20001d8c 	.word	0x20001d8c

08002784 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b088      	sub	sp, #32
 8002788:	af02      	add	r7, sp, #8
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800278e:	4b1c      	ldr	r3, [pc, #112]	; (8002800 <prvProcessExpiredTimer+0x7c>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	68db      	ldr	r3, [r3, #12]
 8002796:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	3304      	adds	r3, #4
 800279c:	4618      	mov	r0, r3
 800279e:	f7fe f809 	bl	80007b4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	69db      	ldr	r3, [r3, #28]
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d121      	bne.n	80027ee <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	699a      	ldr	r2, [r3, #24]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	18d1      	adds	r1, r2, r3
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	683a      	ldr	r2, [r7, #0]
 80027b6:	6978      	ldr	r0, [r7, #20]
 80027b8:	f000 f8c8 	bl	800294c <prvInsertTimerInActiveList>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d015      	beq.n	80027ee <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80027c2:	2300      	movs	r3, #0
 80027c4:	9300      	str	r3, [sp, #0]
 80027c6:	2300      	movs	r3, #0
 80027c8:	687a      	ldr	r2, [r7, #4]
 80027ca:	2100      	movs	r1, #0
 80027cc:	6978      	ldr	r0, [r7, #20]
 80027ce:	f7ff ff8d 	bl	80026ec <xTimerGenericCommand>
 80027d2:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d109      	bne.n	80027ee <prvProcessExpiredTimer+0x6a>
 80027da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027de:	f383 8811 	msr	BASEPRI, r3
 80027e2:	f3bf 8f6f 	isb	sy
 80027e6:	f3bf 8f4f 	dsb	sy
 80027ea:	60fb      	str	r3, [r7, #12]
 80027ec:	e7fe      	b.n	80027ec <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f2:	6978      	ldr	r0, [r7, #20]
 80027f4:	4798      	blx	r3
}
 80027f6:	bf00      	nop
 80027f8:	3718      	adds	r7, #24
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	20001d84 	.word	0x20001d84

08002804 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b084      	sub	sp, #16
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800280c:	f107 0308 	add.w	r3, r7, #8
 8002810:	4618      	mov	r0, r3
 8002812:	f000 f857 	bl	80028c4 <prvGetNextExpireTime>
 8002816:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	4619      	mov	r1, r3
 800281c:	68f8      	ldr	r0, [r7, #12]
 800281e:	f000 f803 	bl	8002828 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8002822:	f000 f8d5 	bl	80029d0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002826:	e7f1      	b.n	800280c <prvTimerTask+0x8>

08002828 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8002832:	f7ff f941 	bl	8001ab8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002836:	f107 0308 	add.w	r3, r7, #8
 800283a:	4618      	mov	r0, r3
 800283c:	f000 f866 	bl	800290c <prvSampleTimeNow>
 8002840:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d130      	bne.n	80028aa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d10a      	bne.n	8002864 <prvProcessTimerOrBlockTask+0x3c>
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	429a      	cmp	r2, r3
 8002854:	d806      	bhi.n	8002864 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8002856:	f7ff f93d 	bl	8001ad4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800285a:	68f9      	ldr	r1, [r7, #12]
 800285c:	6878      	ldr	r0, [r7, #4]
 800285e:	f7ff ff91 	bl	8002784 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8002862:	e024      	b.n	80028ae <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d008      	beq.n	800287c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800286a:	4b13      	ldr	r3, [pc, #76]	; (80028b8 <prvProcessTimerOrBlockTask+0x90>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2b00      	cmp	r3, #0
 8002872:	bf0c      	ite	eq
 8002874:	2301      	moveq	r3, #1
 8002876:	2300      	movne	r3, #0
 8002878:	b2db      	uxtb	r3, r3
 800287a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800287c:	4b0f      	ldr	r3, [pc, #60]	; (80028bc <prvProcessTimerOrBlockTask+0x94>)
 800287e:	6818      	ldr	r0, [r3, #0]
 8002880:	687a      	ldr	r2, [r7, #4]
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	683a      	ldr	r2, [r7, #0]
 8002888:	4619      	mov	r1, r3
 800288a:	f7fe ff63 	bl	8001754 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800288e:	f7ff f921 	bl	8001ad4 <xTaskResumeAll>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d10a      	bne.n	80028ae <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8002898:	4b09      	ldr	r3, [pc, #36]	; (80028c0 <prvProcessTimerOrBlockTask+0x98>)
 800289a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800289e:	601a      	str	r2, [r3, #0]
 80028a0:	f3bf 8f4f 	dsb	sy
 80028a4:	f3bf 8f6f 	isb	sy
}
 80028a8:	e001      	b.n	80028ae <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80028aa:	f7ff f913 	bl	8001ad4 <xTaskResumeAll>
}
 80028ae:	bf00      	nop
 80028b0:	3710      	adds	r7, #16
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	20001d88 	.word	0x20001d88
 80028bc:	20001d8c 	.word	0x20001d8c
 80028c0:	e000ed04 	.word	0xe000ed04

080028c4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80028c4:	b480      	push	{r7}
 80028c6:	b085      	sub	sp, #20
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80028cc:	4b0e      	ldr	r3, [pc, #56]	; (8002908 <prvGetNextExpireTime+0x44>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	bf0c      	ite	eq
 80028d6:	2301      	moveq	r3, #1
 80028d8:	2300      	movne	r3, #0
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	461a      	mov	r2, r3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d105      	bne.n	80028f6 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80028ea:	4b07      	ldr	r3, [pc, #28]	; (8002908 <prvGetNextExpireTime+0x44>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	60fb      	str	r3, [r7, #12]
 80028f4:	e001      	b.n	80028fa <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80028f6:	2300      	movs	r3, #0
 80028f8:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80028fa:	68fb      	ldr	r3, [r7, #12]
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3714      	adds	r7, #20
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr
 8002908:	20001d84 	.word	0x20001d84

0800290c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8002914:	f7ff f97a 	bl	8001c0c <xTaskGetTickCount>
 8002918:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800291a:	4b0b      	ldr	r3, [pc, #44]	; (8002948 <prvSampleTimeNow+0x3c>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	68fa      	ldr	r2, [r7, #12]
 8002920:	429a      	cmp	r2, r3
 8002922:	d205      	bcs.n	8002930 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8002924:	f000 f8e6 	bl	8002af4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2201      	movs	r2, #1
 800292c:	601a      	str	r2, [r3, #0]
 800292e:	e002      	b.n	8002936 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8002936:	4a04      	ldr	r2, [pc, #16]	; (8002948 <prvSampleTimeNow+0x3c>)
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800293c:	68fb      	ldr	r3, [r7, #12]
}
 800293e:	4618      	mov	r0, r3
 8002940:	3710      	adds	r7, #16
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	20001d94 	.word	0x20001d94

0800294c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b086      	sub	sp, #24
 8002950:	af00      	add	r7, sp, #0
 8002952:	60f8      	str	r0, [r7, #12]
 8002954:	60b9      	str	r1, [r7, #8]
 8002956:	607a      	str	r2, [r7, #4]
 8002958:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800295a:	2300      	movs	r3, #0
 800295c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	68ba      	ldr	r2, [r7, #8]
 8002962:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	68fa      	ldr	r2, [r7, #12]
 8002968:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800296a:	68ba      	ldr	r2, [r7, #8]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	429a      	cmp	r2, r3
 8002970:	d812      	bhi.n	8002998 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002972:	687a      	ldr	r2, [r7, #4]
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	1ad2      	subs	r2, r2, r3
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	699b      	ldr	r3, [r3, #24]
 800297c:	429a      	cmp	r2, r3
 800297e:	d302      	bcc.n	8002986 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8002980:	2301      	movs	r3, #1
 8002982:	617b      	str	r3, [r7, #20]
 8002984:	e01b      	b.n	80029be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8002986:	4b10      	ldr	r3, [pc, #64]	; (80029c8 <prvInsertTimerInActiveList+0x7c>)
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	3304      	adds	r3, #4
 800298e:	4619      	mov	r1, r3
 8002990:	4610      	mov	r0, r2
 8002992:	f7fd fed6 	bl	8000742 <vListInsert>
 8002996:	e012      	b.n	80029be <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8002998:	687a      	ldr	r2, [r7, #4]
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	429a      	cmp	r2, r3
 800299e:	d206      	bcs.n	80029ae <prvInsertTimerInActiveList+0x62>
 80029a0:	68ba      	ldr	r2, [r7, #8]
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d302      	bcc.n	80029ae <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80029a8:	2301      	movs	r3, #1
 80029aa:	617b      	str	r3, [r7, #20]
 80029ac:	e007      	b.n	80029be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80029ae:	4b07      	ldr	r3, [pc, #28]	; (80029cc <prvInsertTimerInActiveList+0x80>)
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	3304      	adds	r3, #4
 80029b6:	4619      	mov	r1, r3
 80029b8:	4610      	mov	r0, r2
 80029ba:	f7fd fec2 	bl	8000742 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80029be:	697b      	ldr	r3, [r7, #20]
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3718      	adds	r7, #24
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	20001d88 	.word	0x20001d88
 80029cc:	20001d84 	.word	0x20001d84

080029d0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b08c      	sub	sp, #48	; 0x30
 80029d4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80029d6:	e07a      	b.n	8002ace <prvProcessReceivedCommands+0xfe>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	db77      	blt.n	8002ace <prvProcessReceivedCommands+0xfe>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 80029e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e4:	695b      	ldr	r3, [r3, #20]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d004      	beq.n	80029f4 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80029ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ec:	3304      	adds	r3, #4
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7fd fee0 	bl	80007b4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80029f4:	1d3b      	adds	r3, r7, #4
 80029f6:	4618      	mov	r0, r3
 80029f8:	f7ff ff88 	bl	800290c <prvSampleTimeNow>
 80029fc:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	2b09      	cmp	r3, #9
 8002a02:	d863      	bhi.n	8002acc <prvProcessReceivedCommands+0xfc>
 8002a04:	a201      	add	r2, pc, #4	; (adr r2, 8002a0c <prvProcessReceivedCommands+0x3c>)
 8002a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a0a:	bf00      	nop
 8002a0c:	08002a35 	.word	0x08002a35
 8002a10:	08002a35 	.word	0x08002a35
 8002a14:	08002a35 	.word	0x08002a35
 8002a18:	08002acf 	.word	0x08002acf
 8002a1c:	08002a8f 	.word	0x08002a8f
 8002a20:	08002ac5 	.word	0x08002ac5
 8002a24:	08002a35 	.word	0x08002a35
 8002a28:	08002a35 	.word	0x08002a35
 8002a2c:	08002acf 	.word	0x08002acf
 8002a30:	08002a8f 	.word	0x08002a8f
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8002a34:	68fa      	ldr	r2, [r7, #12]
 8002a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a38:	699b      	ldr	r3, [r3, #24]
 8002a3a:	18d1      	adds	r1, r2, r3
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	6a3a      	ldr	r2, [r7, #32]
 8002a40:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002a42:	f7ff ff83 	bl	800294c <prvInsertTimerInActiveList>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d040      	beq.n	8002ace <prvProcessReceivedCommands+0xfe>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a50:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002a52:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8002a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a56:	69db      	ldr	r3, [r3, #28]
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d138      	bne.n	8002ace <prvProcessReceivedCommands+0xfe>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8002a5c:	68fa      	ldr	r2, [r7, #12]
 8002a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a60:	699b      	ldr	r3, [r3, #24]
 8002a62:	441a      	add	r2, r3
 8002a64:	2300      	movs	r3, #0
 8002a66:	9300      	str	r3, [sp, #0]
 8002a68:	2300      	movs	r3, #0
 8002a6a:	2100      	movs	r1, #0
 8002a6c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002a6e:	f7ff fe3d 	bl	80026ec <xTimerGenericCommand>
 8002a72:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8002a74:	69fb      	ldr	r3, [r7, #28]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d129      	bne.n	8002ace <prvProcessReceivedCommands+0xfe>
 8002a7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a7e:	f383 8811 	msr	BASEPRI, r3
 8002a82:	f3bf 8f6f 	isb	sy
 8002a86:	f3bf 8f4f 	dsb	sy
 8002a8a:	61bb      	str	r3, [r7, #24]
 8002a8c:	e7fe      	b.n	8002a8c <prvProcessReceivedCommands+0xbc>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8002a8e:	68fa      	ldr	r2, [r7, #12]
 8002a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a92:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8002a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a96:	699b      	ldr	r3, [r3, #24]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d109      	bne.n	8002ab0 <prvProcessReceivedCommands+0xe0>
 8002a9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aa0:	f383 8811 	msr	BASEPRI, r3
 8002aa4:	f3bf 8f6f 	isb	sy
 8002aa8:	f3bf 8f4f 	dsb	sy
 8002aac:	617b      	str	r3, [r7, #20]
 8002aae:	e7fe      	b.n	8002aae <prvProcessReceivedCommands+0xde>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8002ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab2:	699a      	ldr	r2, [r3, #24]
 8002ab4:	6a3b      	ldr	r3, [r7, #32]
 8002ab6:	18d1      	adds	r1, r2, r3
 8002ab8:	6a3b      	ldr	r3, [r7, #32]
 8002aba:	6a3a      	ldr	r2, [r7, #32]
 8002abc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002abe:	f7ff ff45 	bl	800294c <prvInsertTimerInActiveList>
					break;
 8002ac2:	e004      	b.n	8002ace <prvProcessReceivedCommands+0xfe>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
 8002ac4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002ac6:	f7fe f8fd 	bl	8000cc4 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8002aca:	e000      	b.n	8002ace <prvProcessReceivedCommands+0xfe>

				default	:
					/* Don't expect to get here. */
					break;
 8002acc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002ace:	4b08      	ldr	r3, [pc, #32]	; (8002af0 <prvProcessReceivedCommands+0x120>)
 8002ad0:	6818      	ldr	r0, [r3, #0]
 8002ad2:	f107 0108 	add.w	r1, r7, #8
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	2200      	movs	r2, #0
 8002ada:	f7fe fbf1 	bl	80012c0 <xQueueGenericReceive>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	f47f af79 	bne.w	80029d8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8002ae6:	bf00      	nop
 8002ae8:	3728      	adds	r7, #40	; 0x28
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	20001d8c 	.word	0x20001d8c

08002af4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b088      	sub	sp, #32
 8002af8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002afa:	e044      	b.n	8002b86 <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002afc:	4b2b      	ldr	r3, [pc, #172]	; (8002bac <prvSwitchTimerLists+0xb8>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002b06:	4b29      	ldr	r3, [pc, #164]	; (8002bac <prvSwitchTimerLists+0xb8>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	68db      	ldr	r3, [r3, #12]
 8002b0e:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	3304      	adds	r3, #4
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7fd fe4d 	bl	80007b4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b1e:	6938      	ldr	r0, [r7, #16]
 8002b20:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	69db      	ldr	r3, [r3, #28]
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d12d      	bne.n	8002b86 <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	699a      	ldr	r2, [r3, #24]
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	4413      	add	r3, r2
 8002b32:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 8002b34:	68fa      	ldr	r2, [r7, #12]
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d90e      	bls.n	8002b5a <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	68fa      	ldr	r2, [r7, #12]
 8002b40:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	693a      	ldr	r2, [r7, #16]
 8002b46:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002b48:	4b18      	ldr	r3, [pc, #96]	; (8002bac <prvSwitchTimerLists+0xb8>)
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	3304      	adds	r3, #4
 8002b50:	4619      	mov	r1, r3
 8002b52:	4610      	mov	r0, r2
 8002b54:	f7fd fdf5 	bl	8000742 <vListInsert>
 8002b58:	e015      	b.n	8002b86 <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	9300      	str	r3, [sp, #0]
 8002b5e:	2300      	movs	r3, #0
 8002b60:	697a      	ldr	r2, [r7, #20]
 8002b62:	2100      	movs	r1, #0
 8002b64:	6938      	ldr	r0, [r7, #16]
 8002b66:	f7ff fdc1 	bl	80026ec <xTimerGenericCommand>
 8002b6a:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d109      	bne.n	8002b86 <prvSwitchTimerLists+0x92>
 8002b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b76:	f383 8811 	msr	BASEPRI, r3
 8002b7a:	f3bf 8f6f 	isb	sy
 8002b7e:	f3bf 8f4f 	dsb	sy
 8002b82:	603b      	str	r3, [r7, #0]
 8002b84:	e7fe      	b.n	8002b84 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002b86:	4b09      	ldr	r3, [pc, #36]	; (8002bac <prvSwitchTimerLists+0xb8>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d1b5      	bne.n	8002afc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8002b90:	4b06      	ldr	r3, [pc, #24]	; (8002bac <prvSwitchTimerLists+0xb8>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 8002b96:	4b06      	ldr	r3, [pc, #24]	; (8002bb0 <prvSwitchTimerLists+0xbc>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a04      	ldr	r2, [pc, #16]	; (8002bac <prvSwitchTimerLists+0xb8>)
 8002b9c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8002b9e:	4a04      	ldr	r2, [pc, #16]	; (8002bb0 <prvSwitchTimerLists+0xbc>)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6013      	str	r3, [r2, #0]
}
 8002ba4:	bf00      	nop
 8002ba6:	3718      	adds	r7, #24
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	20001d84 	.word	0x20001d84
 8002bb0:	20001d88 	.word	0x20001d88

08002bb4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8002bb8:	f7fd ff2a 	bl	8000a10 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8002bbc:	4b12      	ldr	r3, [pc, #72]	; (8002c08 <prvCheckForValidListAndQueue+0x54>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d11d      	bne.n	8002c00 <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 8002bc4:	4811      	ldr	r0, [pc, #68]	; (8002c0c <prvCheckForValidListAndQueue+0x58>)
 8002bc6:	f7fd fd6b 	bl	80006a0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8002bca:	4811      	ldr	r0, [pc, #68]	; (8002c10 <prvCheckForValidListAndQueue+0x5c>)
 8002bcc:	f7fd fd68 	bl	80006a0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8002bd0:	4b10      	ldr	r3, [pc, #64]	; (8002c14 <prvCheckForValidListAndQueue+0x60>)
 8002bd2:	4a0e      	ldr	r2, [pc, #56]	; (8002c0c <prvCheckForValidListAndQueue+0x58>)
 8002bd4:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8002bd6:	4b10      	ldr	r3, [pc, #64]	; (8002c18 <prvCheckForValidListAndQueue+0x64>)
 8002bd8:	4a0d      	ldr	r2, [pc, #52]	; (8002c10 <prvCheckForValidListAndQueue+0x5c>)
 8002bda:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8002bdc:	2200      	movs	r2, #0
 8002bde:	210c      	movs	r1, #12
 8002be0:	2005      	movs	r0, #5
 8002be2:	f7fe f8fd 	bl	8000de0 <xQueueGenericCreate>
 8002be6:	4602      	mov	r2, r0
 8002be8:	4b07      	ldr	r3, [pc, #28]	; (8002c08 <prvCheckForValidListAndQueue+0x54>)
 8002bea:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8002bec:	4b06      	ldr	r3, [pc, #24]	; (8002c08 <prvCheckForValidListAndQueue+0x54>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d005      	beq.n	8002c00 <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8002bf4:	4b04      	ldr	r3, [pc, #16]	; (8002c08 <prvCheckForValidListAndQueue+0x54>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4908      	ldr	r1, [pc, #32]	; (8002c1c <prvCheckForValidListAndQueue+0x68>)
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f7fe fd82 	bl	8001704 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002c00:	f7fd ff34 	bl	8000a6c <vPortExitCritical>
}
 8002c04:	bf00      	nop
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	20001d8c 	.word	0x20001d8c
 8002c0c:	20001d5c 	.word	0x20001d5c
 8002c10:	20001d70 	.word	0x20001d70
 8002c14:	20001d84 	.word	0x20001d84
 8002c18:	20001d88 	.word	0x20001d88
 8002c1c:	08003a14 	.word	0x08003a14

08002c20 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b085      	sub	sp, #20
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	73fb      	strb	r3, [r7, #15]
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	73bb      	strb	r3, [r7, #14]
 8002c30:	230f      	movs	r3, #15
 8002c32:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	78db      	ldrb	r3, [r3, #3]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d039      	beq.n	8002cb0 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8002c3c:	4b27      	ldr	r3, [pc, #156]	; (8002cdc <NVIC_Init+0xbc>)
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	43db      	mvns	r3, r3
 8002c42:	0a1b      	lsrs	r3, r3, #8
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	f003 0307 	and.w	r3, r3, #7
 8002c4a:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8002c4c:	7bfb      	ldrb	r3, [r7, #15]
 8002c4e:	f1c3 0304 	rsb	r3, r3, #4
 8002c52:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8002c54:	7b7a      	ldrb	r2, [r7, #13]
 8002c56:	7bfb      	ldrb	r3, [r7, #15]
 8002c58:	fa42 f303 	asr.w	r3, r2, r3
 8002c5c:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	785b      	ldrb	r3, [r3, #1]
 8002c62:	461a      	mov	r2, r3
 8002c64:	7bbb      	ldrb	r3, [r7, #14]
 8002c66:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6a:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	789a      	ldrb	r2, [r3, #2]
 8002c70:	7b7b      	ldrb	r3, [r7, #13]
 8002c72:	4013      	ands	r3, r2
 8002c74:	b2da      	uxtb	r2, r3
 8002c76:	7bfb      	ldrb	r3, [r7, #15]
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8002c7c:	7bfb      	ldrb	r3, [r7, #15]
 8002c7e:	011b      	lsls	r3, r3, #4
 8002c80:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8002c82:	4a17      	ldr	r2, [pc, #92]	; (8002ce0 <NVIC_Init+0xc0>)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	4413      	add	r3, r2
 8002c8a:	7bfa      	ldrb	r2, [r7, #15]
 8002c8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002c90:	4a13      	ldr	r2, [pc, #76]	; (8002ce0 <NVIC_Init+0xc0>)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	095b      	lsrs	r3, r3, #5
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	f003 031f 	and.w	r3, r3, #31
 8002ca4:	2101      	movs	r1, #1
 8002ca6:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002caa:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8002cae:	e00f      	b.n	8002cd0 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002cb0:	490b      	ldr	r1, [pc, #44]	; (8002ce0 <NVIC_Init+0xc0>)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	781b      	ldrb	r3, [r3, #0]
 8002cb6:	095b      	lsrs	r3, r3, #5
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	f003 031f 	and.w	r3, r3, #31
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002cc8:	f100 0320 	add.w	r3, r0, #32
 8002ccc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002cd0:	bf00      	nop
 8002cd2:	3714      	adds	r7, #20
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr
 8002cdc:	e000ed00 	.word	0xe000ed00
 8002ce0:	e000e100 	.word	0xe000e100

08002ce4 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8002ce4:	b480      	push	{r7}
 8002ce6:	b085      	sub	sp, #20
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
 8002cec:	460b      	mov	r3, r1
 8002cee:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8002cf4:	4b08      	ldr	r3, [pc, #32]	; (8002d18 <DAC_SetChannel1Data+0x34>)
 8002cf6:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8002cf8:	68fa      	ldr	r2, [r7, #12]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4413      	add	r3, r2
 8002cfe:	3308      	adds	r3, #8
 8002d00:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	461a      	mov	r2, r3
 8002d06:	887b      	ldrh	r3, [r7, #2]
 8002d08:	6013      	str	r3, [r2, #0]
}
 8002d0a:	bf00      	nop
 8002d0c:	3714      	adds	r7, #20
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	40007400 	.word	0x40007400

08002d1c <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b085      	sub	sp, #20
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
 8002d24:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8002d26:	2300      	movs	r3, #0
 8002d28:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d30:	68fa      	ldr	r2, [r7, #12]
 8002d32:	4b25      	ldr	r3, [pc, #148]	; (8002dc8 <DMA_Init+0xac>)
 8002d34:	4013      	ands	r3, r2
 8002d36:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8002d46:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	699b      	ldr	r3, [r3, #24]
 8002d4c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8002d52:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	6a1b      	ldr	r3, [r3, #32]
 8002d58:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8002d5e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d64:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8002d6a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d70:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8002d72:	68fa      	ldr	r2, [r7, #12]
 8002d74:	4313      	orrs	r3, r2
 8002d76:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	68fa      	ldr	r2, [r7, #12]
 8002d7c:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	695b      	ldr	r3, [r3, #20]
 8002d82:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	f023 0307 	bic.w	r3, r3, #7
 8002d8a:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d94:	4313      	orrs	r3, r2
 8002d96:	68fa      	ldr	r2, [r7, #12]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	68fa      	ldr	r2, [r7, #12]
 8002da0:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	691a      	ldr	r2, [r3, #16]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	685a      	ldr	r2, [r3, #4]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	689a      	ldr	r2, [r3, #8]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	60da      	str	r2, [r3, #12]
}
 8002dba:	bf00      	nop
 8002dbc:	3714      	adds	r7, #20
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr
 8002dc6:	bf00      	nop
 8002dc8:	f01c803f 	.word	0xf01c803f

08002dcc <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
 8002dd4:	460b      	mov	r3, r1
 8002dd6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002dd8:	78fb      	ldrb	r3, [r7, #3]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d006      	beq.n	8002dec <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f043 0201 	orr.w	r2, r3, #1
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8002dea:	e005      	b.n	8002df8 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f023 0201 	bic.w	r2, r3, #1
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	601a      	str	r2, [r3, #0]
}
 8002df8:	bf00      	nop
 8002dfa:	370c      	adds	r7, #12
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr

08002e04 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b085      	sub	sp, #20
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0301 	and.w	r3, r3, #1
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d002      	beq.n	8002e22 <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	73fb      	strb	r3, [r7, #15]
 8002e20:	e001      	b.n	8002e26 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8002e22:	2300      	movs	r3, #0
 8002e24:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8002e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3714      	adds	r7, #20
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr

08002e34 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b087      	sub	sp, #28
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 8002e42:	2300      	movs	r3, #0
 8002e44:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	4a15      	ldr	r2, [pc, #84]	; (8002ea0 <DMA_GetFlagStatus+0x6c>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d802      	bhi.n	8002e54 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8002e4e:	4b15      	ldr	r3, [pc, #84]	; (8002ea4 <DMA_GetFlagStatus+0x70>)
 8002e50:	613b      	str	r3, [r7, #16]
 8002e52:	e001      	b.n	8002e58 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8002e54:	4b14      	ldr	r3, [pc, #80]	; (8002ea8 <DMA_GetFlagStatus+0x74>)
 8002e56:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d003      	beq.n	8002e6a <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	60fb      	str	r3, [r7, #12]
 8002e68:	e002      	b.n	8002e70 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8002e76:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8002e7a:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8002e7c:	68fa      	ldr	r2, [r7, #12]
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	4013      	ands	r3, r2
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d002      	beq.n	8002e8c <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8002e86:	2301      	movs	r3, #1
 8002e88:	75fb      	strb	r3, [r7, #23]
 8002e8a:	e001      	b.n	8002e90 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8002e90:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	371c      	adds	r7, #28
 8002e96:	46bd      	mov	sp, r7
 8002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9c:	4770      	bx	lr
 8002e9e:	bf00      	nop
 8002ea0:	4002640f 	.word	0x4002640f
 8002ea4:	40026000 	.word	0x40026000
 8002ea8:	40026400 	.word	0x40026400

08002eac <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b085      	sub	sp, #20
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	4a10      	ldr	r2, [pc, #64]	; (8002efc <DMA_ClearFlag+0x50>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d802      	bhi.n	8002ec4 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8002ebe:	4b10      	ldr	r3, [pc, #64]	; (8002f00 <DMA_ClearFlag+0x54>)
 8002ec0:	60fb      	str	r3, [r7, #12]
 8002ec2:	e001      	b.n	8002ec8 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8002ec4:	4b0f      	ldr	r3, [pc, #60]	; (8002f04 <DMA_ClearFlag+0x58>)
 8002ec6:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d007      	beq.n	8002ee2 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8002ed8:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8002edc:	68fa      	ldr	r2, [r7, #12]
 8002ede:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8002ee0:	e006      	b.n	8002ef0 <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8002ee8:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8002eec:	68fa      	ldr	r2, [r7, #12]
 8002eee:	6093      	str	r3, [r2, #8]
}
 8002ef0:	bf00      	nop
 8002ef2:	3714      	adds	r7, #20
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr
 8002efc:	4002640f 	.word	0x4002640f
 8002f00:	40026000 	.word	0x40026000
 8002f04:	40026400 	.word	0x40026400

08002f08 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b085      	sub	sp, #20
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8002f10:	2300      	movs	r3, #0
 8002f12:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8002f14:	4b34      	ldr	r3, [pc, #208]	; (8002fe8 <EXTI_Init+0xe0>)
 8002f16:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	799b      	ldrb	r3, [r3, #6]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d04f      	beq.n	8002fc0 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8002f20:	4931      	ldr	r1, [pc, #196]	; (8002fe8 <EXTI_Init+0xe0>)
 8002f22:	4b31      	ldr	r3, [pc, #196]	; (8002fe8 <EXTI_Init+0xe0>)
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	43db      	mvns	r3, r3
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8002f30:	492d      	ldr	r1, [pc, #180]	; (8002fe8 <EXTI_Init+0xe0>)
 8002f32:	4b2d      	ldr	r3, [pc, #180]	; (8002fe8 <EXTI_Init+0xe0>)
 8002f34:	685a      	ldr	r2, [r3, #4]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	43db      	mvns	r3, r3
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	791b      	ldrb	r3, [r3, #4]
 8002f44:	461a      	mov	r2, r3
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	4413      	add	r3, r2
 8002f4a:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	68fa      	ldr	r2, [r7, #12]
 8002f50:	6811      	ldr	r1, [r2, #0]
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	6812      	ldr	r2, [r2, #0]
 8002f56:	430a      	orrs	r2, r1
 8002f58:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8002f5a:	4923      	ldr	r1, [pc, #140]	; (8002fe8 <EXTI_Init+0xe0>)
 8002f5c:	4b22      	ldr	r3, [pc, #136]	; (8002fe8 <EXTI_Init+0xe0>)
 8002f5e:	689a      	ldr	r2, [r3, #8]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	43db      	mvns	r3, r3
 8002f66:	4013      	ands	r3, r2
 8002f68:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8002f6a:	491f      	ldr	r1, [pc, #124]	; (8002fe8 <EXTI_Init+0xe0>)
 8002f6c:	4b1e      	ldr	r3, [pc, #120]	; (8002fe8 <EXTI_Init+0xe0>)
 8002f6e:	68da      	ldr	r2, [r3, #12]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	43db      	mvns	r3, r3
 8002f76:	4013      	ands	r3, r2
 8002f78:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	795b      	ldrb	r3, [r3, #5]
 8002f7e:	2b10      	cmp	r3, #16
 8002f80:	d10e      	bne.n	8002fa0 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8002f82:	4919      	ldr	r1, [pc, #100]	; (8002fe8 <EXTI_Init+0xe0>)
 8002f84:	4b18      	ldr	r3, [pc, #96]	; (8002fe8 <EXTI_Init+0xe0>)
 8002f86:	689a      	ldr	r2, [r3, #8]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8002f90:	4915      	ldr	r1, [pc, #84]	; (8002fe8 <EXTI_Init+0xe0>)
 8002f92:	4b15      	ldr	r3, [pc, #84]	; (8002fe8 <EXTI_Init+0xe0>)
 8002f94:	68da      	ldr	r2, [r3, #12]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8002f9e:	e01d      	b.n	8002fdc <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 8002fa0:	4b11      	ldr	r3, [pc, #68]	; (8002fe8 <EXTI_Init+0xe0>)
 8002fa2:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	795b      	ldrb	r3, [r3, #5]
 8002fa8:	461a      	mov	r2, r3
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	4413      	add	r3, r2
 8002fae:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	68fa      	ldr	r2, [r7, #12]
 8002fb4:	6811      	ldr	r1, [r2, #0]
 8002fb6:	687a      	ldr	r2, [r7, #4]
 8002fb8:	6812      	ldr	r2, [r2, #0]
 8002fba:	430a      	orrs	r2, r1
 8002fbc:	601a      	str	r2, [r3, #0]
}
 8002fbe:	e00d      	b.n	8002fdc <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	791b      	ldrb	r3, [r3, #4]
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	4413      	add	r3, r2
 8002fca:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	68fa      	ldr	r2, [r7, #12]
 8002fd0:	6811      	ldr	r1, [r2, #0]
 8002fd2:	687a      	ldr	r2, [r7, #4]
 8002fd4:	6812      	ldr	r2, [r2, #0]
 8002fd6:	43d2      	mvns	r2, r2
 8002fd8:	400a      	ands	r2, r1
 8002fda:	601a      	str	r2, [r3, #0]
}
 8002fdc:	bf00      	nop
 8002fde:	3714      	adds	r7, #20
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr
 8002fe8:	40013c00 	.word	0x40013c00

08002fec <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b087      	sub	sp, #28
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
 8002ff4:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	617b      	str	r3, [r7, #20]
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	613b      	str	r3, [r7, #16]
 8002ffe:	2300      	movs	r3, #0
 8003000:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8003002:	2300      	movs	r3, #0
 8003004:	617b      	str	r3, [r7, #20]
 8003006:	e076      	b.n	80030f6 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8003008:	2201      	movs	r2, #1
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	fa02 f303 	lsl.w	r3, r2, r3
 8003010:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	4013      	ands	r3, r2
 800301a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800301c:	68fa      	ldr	r2, [r7, #12]
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	429a      	cmp	r2, r3
 8003022:	d165      	bne.n	80030f0 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	005b      	lsls	r3, r3, #1
 800302c:	2103      	movs	r1, #3
 800302e:	fa01 f303 	lsl.w	r3, r1, r3
 8003032:	43db      	mvns	r3, r3
 8003034:	401a      	ands	r2, r3
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	791b      	ldrb	r3, [r3, #4]
 8003042:	4619      	mov	r1, r3
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	005b      	lsls	r3, r3, #1
 8003048:	fa01 f303 	lsl.w	r3, r1, r3
 800304c:	431a      	orrs	r2, r3
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	791b      	ldrb	r3, [r3, #4]
 8003056:	2b01      	cmp	r3, #1
 8003058:	d003      	beq.n	8003062 <GPIO_Init+0x76>
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	791b      	ldrb	r3, [r3, #4]
 800305e:	2b02      	cmp	r3, #2
 8003060:	d12e      	bne.n	80030c0 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	689a      	ldr	r2, [r3, #8]
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	005b      	lsls	r3, r3, #1
 800306a:	2103      	movs	r1, #3
 800306c:	fa01 f303 	lsl.w	r3, r1, r3
 8003070:	43db      	mvns	r3, r3
 8003072:	401a      	ands	r2, r3
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	689a      	ldr	r2, [r3, #8]
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	795b      	ldrb	r3, [r3, #5]
 8003080:	4619      	mov	r1, r3
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	005b      	lsls	r3, r3, #1
 8003086:	fa01 f303 	lsl.w	r3, r1, r3
 800308a:	431a      	orrs	r2, r3
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	685a      	ldr	r2, [r3, #4]
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	b29b      	uxth	r3, r3
 8003098:	4619      	mov	r1, r3
 800309a:	2301      	movs	r3, #1
 800309c:	408b      	lsls	r3, r1
 800309e:	43db      	mvns	r3, r3
 80030a0:	401a      	ands	r2, r3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	683a      	ldr	r2, [r7, #0]
 80030ac:	7992      	ldrb	r2, [r2, #6]
 80030ae:	4611      	mov	r1, r2
 80030b0:	697a      	ldr	r2, [r7, #20]
 80030b2:	b292      	uxth	r2, r2
 80030b4:	fa01 f202 	lsl.w	r2, r1, r2
 80030b8:	b292      	uxth	r2, r2
 80030ba:	431a      	orrs	r2, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	68da      	ldr	r2, [r3, #12]
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	005b      	lsls	r3, r3, #1
 80030ca:	2103      	movs	r1, #3
 80030cc:	fa01 f303 	lsl.w	r3, r1, r3
 80030d0:	43db      	mvns	r3, r3
 80030d2:	401a      	ands	r2, r3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	68da      	ldr	r2, [r3, #12]
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	79db      	ldrb	r3, [r3, #7]
 80030e0:	4619      	mov	r1, r3
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	005b      	lsls	r3, r3, #1
 80030e6:	fa01 f303 	lsl.w	r3, r1, r3
 80030ea:	431a      	orrs	r2, r3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	3301      	adds	r3, #1
 80030f4:	617b      	str	r3, [r7, #20]
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	2b0f      	cmp	r3, #15
 80030fa:	d985      	bls.n	8003008 <GPIO_Init+0x1c>
    }
  }
}
 80030fc:	bf00      	nop
 80030fe:	371c      	adds	r7, #28
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr

08003108 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	460b      	mov	r3, r1
 8003112:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003114:	78fb      	ldrb	r3, [r7, #3]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d006      	beq.n	8003128 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800311a:	490a      	ldr	r1, [pc, #40]	; (8003144 <RCC_AHB1PeriphClockCmd+0x3c>)
 800311c:	4b09      	ldr	r3, [pc, #36]	; (8003144 <RCC_AHB1PeriphClockCmd+0x3c>)
 800311e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	4313      	orrs	r3, r2
 8003124:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8003126:	e006      	b.n	8003136 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8003128:	4906      	ldr	r1, [pc, #24]	; (8003144 <RCC_AHB1PeriphClockCmd+0x3c>)
 800312a:	4b06      	ldr	r3, [pc, #24]	; (8003144 <RCC_AHB1PeriphClockCmd+0x3c>)
 800312c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	43db      	mvns	r3, r3
 8003132:	4013      	ands	r3, r2
 8003134:	630b      	str	r3, [r1, #48]	; 0x30
}
 8003136:	bf00      	nop
 8003138:	370c      	adds	r7, #12
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop
 8003144:	40023800 	.word	0x40023800

08003148 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	460b      	mov	r3, r1
 8003152:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003154:	78fb      	ldrb	r3, [r7, #3]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d006      	beq.n	8003168 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800315a:	490a      	ldr	r1, [pc, #40]	; (8003184 <RCC_APB2PeriphClockCmd+0x3c>)
 800315c:	4b09      	ldr	r3, [pc, #36]	; (8003184 <RCC_APB2PeriphClockCmd+0x3c>)
 800315e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	4313      	orrs	r3, r2
 8003164:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8003166:	e006      	b.n	8003176 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8003168:	4906      	ldr	r1, [pc, #24]	; (8003184 <RCC_APB2PeriphClockCmd+0x3c>)
 800316a:	4b06      	ldr	r3, [pc, #24]	; (8003184 <RCC_APB2PeriphClockCmd+0x3c>)
 800316c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	43db      	mvns	r3, r3
 8003172:	4013      	ands	r3, r2
 8003174:	644b      	str	r3, [r1, #68]	; 0x44
}
 8003176:	bf00      	nop
 8003178:	370c      	adds	r7, #12
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	40023800 	.word	0x40023800

08003188 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	460b      	mov	r3, r1
 8003192:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	887a      	ldrh	r2, [r7, #2]
 8003198:	819a      	strh	r2, [r3, #12]
}
 800319a:	bf00      	nop
 800319c:	370c      	adds	r7, #12
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr

080031a6 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 80031a6:	b480      	push	{r7}
 80031a8:	b085      	sub	sp, #20
 80031aa:	af00      	add	r7, sp, #0
 80031ac:	6078      	str	r0, [r7, #4]
 80031ae:	460b      	mov	r3, r1
 80031b0:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80031b2:	2300      	movs	r3, #0
 80031b4:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	891b      	ldrh	r3, [r3, #8]
 80031ba:	b29a      	uxth	r2, r3
 80031bc:	887b      	ldrh	r3, [r7, #2]
 80031be:	4013      	ands	r3, r2
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d002      	beq.n	80031cc <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 80031c6:	2301      	movs	r3, #1
 80031c8:	73fb      	strb	r3, [r7, #15]
 80031ca:	e001      	b.n	80031d0 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80031cc:	2300      	movs	r3, #0
 80031ce:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80031d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3714      	adds	r7, #20
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr
	...

080031e0 <SYSCFG_EXTILineConfig>:
  *           This parameter can be EXTI_PinSourcex where x can be (0..15, except
  *           for EXTI_PortSourceGPIOI x can be (0..11).
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 80031e0:	b490      	push	{r4, r7}
 80031e2:	b084      	sub	sp, #16
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	4603      	mov	r3, r0
 80031e8:	460a      	mov	r2, r1
 80031ea:	71fb      	strb	r3, [r7, #7]
 80031ec:	4613      	mov	r3, r2
 80031ee:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 80031f0:	2300      	movs	r3, #0
 80031f2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 80031f4:	79bb      	ldrb	r3, [r7, #6]
 80031f6:	f003 0303 	and.w	r3, r3, #3
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	220f      	movs	r2, #15
 80031fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003202:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8003204:	4916      	ldr	r1, [pc, #88]	; (8003260 <SYSCFG_EXTILineConfig+0x80>)
 8003206:	79bb      	ldrb	r3, [r7, #6]
 8003208:	089b      	lsrs	r3, r3, #2
 800320a:	b2db      	uxtb	r3, r3
 800320c:	4618      	mov	r0, r3
 800320e:	4a14      	ldr	r2, [pc, #80]	; (8003260 <SYSCFG_EXTILineConfig+0x80>)
 8003210:	79bb      	ldrb	r3, [r7, #6]
 8003212:	089b      	lsrs	r3, r3, #2
 8003214:	b2db      	uxtb	r3, r3
 8003216:	3302      	adds	r3, #2
 8003218:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	43db      	mvns	r3, r3
 8003220:	401a      	ands	r2, r3
 8003222:	1c83      	adds	r3, r0, #2
 8003224:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8003228:	480d      	ldr	r0, [pc, #52]	; (8003260 <SYSCFG_EXTILineConfig+0x80>)
 800322a:	79bb      	ldrb	r3, [r7, #6]
 800322c:	089b      	lsrs	r3, r3, #2
 800322e:	b2db      	uxtb	r3, r3
 8003230:	461c      	mov	r4, r3
 8003232:	4a0b      	ldr	r2, [pc, #44]	; (8003260 <SYSCFG_EXTILineConfig+0x80>)
 8003234:	79bb      	ldrb	r3, [r7, #6]
 8003236:	089b      	lsrs	r3, r3, #2
 8003238:	b2db      	uxtb	r3, r3
 800323a:	3302      	adds	r3, #2
 800323c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003240:	79f9      	ldrb	r1, [r7, #7]
 8003242:	79bb      	ldrb	r3, [r7, #6]
 8003244:	f003 0303 	and.w	r3, r3, #3
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	fa01 f303 	lsl.w	r3, r1, r3
 800324e:	431a      	orrs	r2, r3
 8003250:	1ca3      	adds	r3, r4, #2
 8003252:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8003256:	bf00      	nop
 8003258:	3710      	adds	r7, #16
 800325a:	46bd      	mov	sp, r7
 800325c:	bc90      	pop	{r4, r7}
 800325e:	4770      	bx	lr
 8003260:	40013800 	.word	0x40013800

08003264 <STM_EVAL_LEDInit>:
  *     @arg LED5
  *     @arg LED6
  * @retval None
  */
void STM_EVAL_LEDInit(Led_TypeDef Led)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b084      	sub	sp, #16
 8003268:	af00      	add	r7, sp, #0
 800326a:	4603      	mov	r3, r0
 800326c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;
  
  /* Enable the GPIO_LED Clock */
  RCC_AHB1PeriphClockCmd(GPIO_CLK[Led], ENABLE);
 800326e:	79fb      	ldrb	r3, [r7, #7]
 8003270:	4a10      	ldr	r2, [pc, #64]	; (80032b4 <STM_EVAL_LEDInit+0x50>)
 8003272:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003276:	2101      	movs	r1, #1
 8003278:	4618      	mov	r0, r3
 800327a:	f7ff ff45 	bl	8003108 <RCC_AHB1PeriphClockCmd>

  /* Configure the GPIO_LED pin */
  GPIO_InitStructure.GPIO_Pin = GPIO_PIN[Led];
 800327e:	79fb      	ldrb	r3, [r7, #7]
 8003280:	4a0d      	ldr	r2, [pc, #52]	; (80032b8 <STM_EVAL_LEDInit+0x54>)
 8003282:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003286:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8003288:	2301      	movs	r3, #1
 800328a:	733b      	strb	r3, [r7, #12]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800328c:	2300      	movs	r3, #0
 800328e:	73bb      	strb	r3, [r7, #14]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8003290:	2301      	movs	r3, #1
 8003292:	73fb      	strb	r3, [r7, #15]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003294:	2302      	movs	r3, #2
 8003296:	737b      	strb	r3, [r7, #13]
  GPIO_Init(GPIO_PORT[Led], &GPIO_InitStructure);
 8003298:	79fb      	ldrb	r3, [r7, #7]
 800329a:	4a08      	ldr	r2, [pc, #32]	; (80032bc <STM_EVAL_LEDInit+0x58>)
 800329c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032a0:	f107 0208 	add.w	r2, r7, #8
 80032a4:	4611      	mov	r1, r2
 80032a6:	4618      	mov	r0, r3
 80032a8:	f7ff fea0 	bl	8002fec <GPIO_Init>
}
 80032ac:	bf00      	nop
 80032ae:	3710      	adds	r7, #16
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	08003a54 	.word	0x08003a54
 80032b8:	08003a4c 	.word	0x08003a4c
 80032bc:	20000004 	.word	0x20000004

080032c0 <STM_EVAL_LEDOn>:
  *     @arg LED5
  *     @arg LED6  
  * @retval None
  */
void STM_EVAL_LEDOn(Led_TypeDef Led)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	4603      	mov	r3, r0
 80032c8:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRL = GPIO_PIN[Led];
 80032ca:	79fb      	ldrb	r3, [r7, #7]
 80032cc:	4a06      	ldr	r2, [pc, #24]	; (80032e8 <STM_EVAL_LEDOn+0x28>)
 80032ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032d2:	79fa      	ldrb	r2, [r7, #7]
 80032d4:	4905      	ldr	r1, [pc, #20]	; (80032ec <STM_EVAL_LEDOn+0x2c>)
 80032d6:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80032da:	831a      	strh	r2, [r3, #24]
}
 80032dc:	bf00      	nop
 80032de:	370c      	adds	r7, #12
 80032e0:	46bd      	mov	sp, r7
 80032e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e6:	4770      	bx	lr
 80032e8:	20000004 	.word	0x20000004
 80032ec:	08003a4c 	.word	0x08003a4c

080032f0 <STM_EVAL_LEDOff>:
  *     @arg LED5
  *     @arg LED6 
  * @retval None
  */
void STM_EVAL_LEDOff(Led_TypeDef Led)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	4603      	mov	r3, r0
 80032f8:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRH = GPIO_PIN[Led];  
 80032fa:	79fb      	ldrb	r3, [r7, #7]
 80032fc:	4a06      	ldr	r2, [pc, #24]	; (8003318 <STM_EVAL_LEDOff+0x28>)
 80032fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003302:	79fa      	ldrb	r2, [r7, #7]
 8003304:	4905      	ldr	r1, [pc, #20]	; (800331c <STM_EVAL_LEDOff+0x2c>)
 8003306:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800330a:	835a      	strh	r2, [r3, #26]
}
 800330c:	bf00      	nop
 800330e:	370c      	adds	r7, #12
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr
 8003318:	20000004 	.word	0x20000004
 800331c:	08003a4c 	.word	0x08003a4c

08003320 <STM_EVAL_PBInit>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval None
  */
void STM_EVAL_PBInit(Button_TypeDef Button, ButtonMode_TypeDef Button_Mode)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b088      	sub	sp, #32
 8003324:	af00      	add	r7, sp, #0
 8003326:	4603      	mov	r3, r0
 8003328:	460a      	mov	r2, r1
 800332a:	71fb      	strb	r3, [r7, #7]
 800332c:	4613      	mov	r3, r2
 800332e:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef GPIO_InitStructure;
  EXTI_InitTypeDef EXTI_InitStructure;
  NVIC_InitTypeDef NVIC_InitStructure;

  /* Enable the BUTTON Clock */
  RCC_AHB1PeriphClockCmd(BUTTON_CLK[Button], ENABLE);
 8003330:	2301      	movs	r3, #1
 8003332:	2101      	movs	r1, #1
 8003334:	4618      	mov	r0, r3
 8003336:	f7ff fee7 	bl	8003108 <RCC_AHB1PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 800333a:	2101      	movs	r1, #1
 800333c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003340:	f7ff ff02 	bl	8003148 <RCC_APB2PeriphClockCmd>

  /* Configure Button pin as input */
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8003344:	2300      	movs	r3, #0
 8003346:	773b      	strb	r3, [r7, #28]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8003348:	2300      	movs	r3, #0
 800334a:	77fb      	strb	r3, [r7, #31]
  GPIO_InitStructure.GPIO_Pin = BUTTON_PIN[Button];
 800334c:	2301      	movs	r3, #1
 800334e:	61bb      	str	r3, [r7, #24]
  GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStructure);
 8003350:	79fb      	ldrb	r3, [r7, #7]
 8003352:	4a18      	ldr	r2, [pc, #96]	; (80033b4 <STM_EVAL_PBInit+0x94>)
 8003354:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003358:	f107 0218 	add.w	r2, r7, #24
 800335c:	4611      	mov	r1, r2
 800335e:	4618      	mov	r0, r3
 8003360:	f7ff fe44 	bl	8002fec <GPIO_Init>

  if (Button_Mode == BUTTON_MODE_EXTI)
 8003364:	79bb      	ldrb	r3, [r7, #6]
 8003366:	2b01      	cmp	r3, #1
 8003368:	d11f      	bne.n	80033aa <STM_EVAL_PBInit+0x8a>
  {
    /* Connect Button EXTI Line to Button GPIO Pin */
    SYSCFG_EXTILineConfig(BUTTON_PORT_SOURCE[Button], BUTTON_PIN_SOURCE[Button]);
 800336a:	2300      	movs	r3, #0
 800336c:	2200      	movs	r2, #0
 800336e:	4611      	mov	r1, r2
 8003370:	4618      	mov	r0, r3
 8003372:	f7ff ff35 	bl	80031e0 <SYSCFG_EXTILineConfig>

    /* Configure Button EXTI line */
    EXTI_InitStructure.EXTI_Line = BUTTON_EXTI_LINE[Button];
 8003376:	2301      	movs	r3, #1
 8003378:	613b      	str	r3, [r7, #16]
    EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 800337a:	2300      	movs	r3, #0
 800337c:	753b      	strb	r3, [r7, #20]
    EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;  
 800337e:	2308      	movs	r3, #8
 8003380:	757b      	strb	r3, [r7, #21]
    EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8003382:	2301      	movs	r3, #1
 8003384:	75bb      	strb	r3, [r7, #22]
    EXTI_Init(&EXTI_InitStructure);
 8003386:	f107 0310 	add.w	r3, r7, #16
 800338a:	4618      	mov	r0, r3
 800338c:	f7ff fdbc 	bl	8002f08 <EXTI_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    NVIC_InitStructure.NVIC_IRQChannel = BUTTON_IRQn[Button];
 8003390:	2306      	movs	r3, #6
 8003392:	733b      	strb	r3, [r7, #12]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
 8003394:	230f      	movs	r3, #15
 8003396:	737b      	strb	r3, [r7, #13]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
 8003398:	230f      	movs	r3, #15
 800339a:	73bb      	strb	r3, [r7, #14]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800339c:	2301      	movs	r3, #1
 800339e:	73fb      	strb	r3, [r7, #15]

    NVIC_Init(&NVIC_InitStructure); 
 80033a0:	f107 030c 	add.w	r3, r7, #12
 80033a4:	4618      	mov	r0, r3
 80033a6:	f7ff fc3b 	bl	8002c20 <NVIC_Init>
  }
}
 80033aa:	bf00      	nop
 80033ac:	3720      	adds	r7, #32
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	bf00      	nop
 80033b4:	20000014 	.word	0x20000014

080033b8 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 80033b8:	b580      	push	{r7, lr}
 80033ba:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 80033bc:	4b38      	ldr	r3, [pc, #224]	; (80034a0 <Audio_MAL_IRQHandler+0xe8>)
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	4b38      	ldr	r3, [pc, #224]	; (80034a4 <Audio_MAL_IRQHandler+0xec>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4619      	mov	r1, r3
 80033c6:	4610      	mov	r0, r2
 80033c8:	f7ff fd34 	bl	8002e34 <DMA_GetFlagStatus>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d064      	beq.n	800349c <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 80033d2:	4b35      	ldr	r3, [pc, #212]	; (80034a8 <Audio_MAL_IRQHandler+0xf0>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d04c      	beq.n	8003474 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 80033da:	bf00      	nop
 80033dc:	4b30      	ldr	r3, [pc, #192]	; (80034a0 <Audio_MAL_IRQHandler+0xe8>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4618      	mov	r0, r3
 80033e2:	f7ff fd0f 	bl	8002e04 <DMA_GetCmdStatus>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d1f7      	bne.n	80033dc <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 80033ec:	4b2c      	ldr	r3, [pc, #176]	; (80034a0 <Audio_MAL_IRQHandler+0xe8>)
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	4b2c      	ldr	r3, [pc, #176]	; (80034a4 <Audio_MAL_IRQHandler+0xec>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4619      	mov	r1, r3
 80033f6:	4610      	mov	r0, r2
 80033f8:	f7ff fd58 	bl	8002eac <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 80033fc:	4b2b      	ldr	r3, [pc, #172]	; (80034ac <Audio_MAL_IRQHandler+0xf4>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	461a      	mov	r2, r3
 8003402:	4b2b      	ldr	r3, [pc, #172]	; (80034b0 <Audio_MAL_IRQHandler+0xf8>)
 8003404:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8003406:	4b28      	ldr	r3, [pc, #160]	; (80034a8 <Audio_MAL_IRQHandler+0xf0>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800340e:	4293      	cmp	r3, r2
 8003410:	bf28      	it	cs
 8003412:	4613      	movcs	r3, r2
 8003414:	4a26      	ldr	r2, [pc, #152]	; (80034b0 <Audio_MAL_IRQHandler+0xf8>)
 8003416:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8003418:	4b21      	ldr	r3, [pc, #132]	; (80034a0 <Audio_MAL_IRQHandler+0xe8>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4924      	ldr	r1, [pc, #144]	; (80034b0 <Audio_MAL_IRQHandler+0xf8>)
 800341e:	4618      	mov	r0, r3
 8003420:	f7ff fc7c 	bl	8002d1c <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8003424:	4b1e      	ldr	r3, [pc, #120]	; (80034a0 <Audio_MAL_IRQHandler+0xe8>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	2101      	movs	r1, #1
 800342a:	4618      	mov	r0, r3
 800342c:	f7ff fcce 	bl	8002dcc <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8003430:	4b1e      	ldr	r3, [pc, #120]	; (80034ac <Audio_MAL_IRQHandler+0xf4>)
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	4b1c      	ldr	r3, [pc, #112]	; (80034a8 <Audio_MAL_IRQHandler+0xf0>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800343c:	d203      	bcs.n	8003446 <Audio_MAL_IRQHandler+0x8e>
 800343e:	4b1a      	ldr	r3, [pc, #104]	; (80034a8 <Audio_MAL_IRQHandler+0xf0>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	005b      	lsls	r3, r3, #1
 8003444:	e000      	b.n	8003448 <Audio_MAL_IRQHandler+0x90>
 8003446:	4b1b      	ldr	r3, [pc, #108]	; (80034b4 <Audio_MAL_IRQHandler+0xfc>)
 8003448:	4413      	add	r3, r2
 800344a:	4a18      	ldr	r2, [pc, #96]	; (80034ac <Audio_MAL_IRQHandler+0xf4>)
 800344c:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 800344e:	4b16      	ldr	r3, [pc, #88]	; (80034a8 <Audio_MAL_IRQHandler+0xf0>)
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	4b15      	ldr	r3, [pc, #84]	; (80034a8 <Audio_MAL_IRQHandler+0xf0>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800345a:	428b      	cmp	r3, r1
 800345c:	bf28      	it	cs
 800345e:	460b      	movcs	r3, r1
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	4a11      	ldr	r2, [pc, #68]	; (80034a8 <Audio_MAL_IRQHandler+0xf0>)
 8003464:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8003466:	4b0e      	ldr	r3, [pc, #56]	; (80034a0 <Audio_MAL_IRQHandler+0xe8>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	2101      	movs	r1, #1
 800346c:	4618      	mov	r0, r3
 800346e:	f7ff fcad 	bl	8002dcc <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8003472:	e013      	b.n	800349c <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8003474:	4b0a      	ldr	r3, [pc, #40]	; (80034a0 <Audio_MAL_IRQHandler+0xe8>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	2100      	movs	r1, #0
 800347a:	4618      	mov	r0, r3
 800347c:	f7ff fca6 	bl	8002dcc <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8003480:	4b07      	ldr	r3, [pc, #28]	; (80034a0 <Audio_MAL_IRQHandler+0xe8>)
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	4b07      	ldr	r3, [pc, #28]	; (80034a4 <Audio_MAL_IRQHandler+0xec>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4619      	mov	r1, r3
 800348a:	4610      	mov	r0, r2
 800348c:	f7ff fd0e 	bl	8002eac <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8003490:	4b06      	ldr	r3, [pc, #24]	; (80034ac <Audio_MAL_IRQHandler+0xf4>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	2100      	movs	r1, #0
 8003496:	4618      	mov	r0, r3
 8003498:	f000 f83c 	bl	8003514 <EVAL_AUDIO_TransferComplete_CallBack>
}
 800349c:	bf00      	nop
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	20000020 	.word	0x20000020
 80034a4:	20000024 	.word	0x20000024
 80034a8:	20000018 	.word	0x20000018
 80034ac:	20001de8 	.word	0x20001de8
 80034b0:	20001e28 	.word	0x20001e28
 80034b4:	0001fffe 	.word	0x0001fffe

080034b8 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 80034b8:	b580      	push	{r7, lr}
 80034ba:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80034bc:	f7ff ff7c 	bl	80033b8 <Audio_MAL_IRQHandler>
}
 80034c0:	bf00      	nop
 80034c2:	bd80      	pop	{r7, pc}

080034c4 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 80034c4:	b580      	push	{r7, lr}
 80034c6:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80034c8:	f7ff ff76 	bl	80033b8 <Audio_MAL_IRQHandler>
}
 80034cc:	bf00      	nop
 80034ce:	bd80      	pop	{r7, pc}

080034d0 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 80034d4:	2102      	movs	r1, #2
 80034d6:	480d      	ldr	r0, [pc, #52]	; (800350c <SPI3_IRQHandler+0x3c>)
 80034d8:	f7ff fe65 	bl	80031a6 <SPI_I2S_GetFlagStatus>
 80034dc:	4603      	mov	r3, r0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d011      	beq.n	8003506 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 80034e2:	4b0b      	ldr	r3, [pc, #44]	; (8003510 <SPI3_IRQHandler+0x40>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	2b02      	cmp	r3, #2
 80034e8:	d106      	bne.n	80034f8 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 80034ea:	f000 f81e 	bl	800352a <EVAL_AUDIO_GetSampleCallBack>
 80034ee:	4603      	mov	r3, r0
 80034f0:	4619      	mov	r1, r3
 80034f2:	2004      	movs	r0, #4
 80034f4:	f7ff fbf6 	bl	8002ce4 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 80034f8:	f000 f817 	bl	800352a <EVAL_AUDIO_GetSampleCallBack>
 80034fc:	4603      	mov	r3, r0
 80034fe:	4619      	mov	r1, r3
 8003500:	4802      	ldr	r0, [pc, #8]	; (800350c <SPI3_IRQHandler+0x3c>)
 8003502:	f7ff fe41 	bl	8003188 <SPI_I2S_SendData>
  }
}
 8003506:	bf00      	nop
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	40003c00 	.word	0x40003c00
 8003510:	2000001c 	.word	0x2000001c

08003514 <EVAL_AUDIO_TransferComplete_CallBack>:
/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
__attribute__((weak)) void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size)
{
 8003514:	b480      	push	{r7}
 8003516:	b083      	sub	sp, #12
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
 800351c:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 800351e:	bf00      	nop
}
 8003520:	370c      	adds	r7, #12
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr

0800352a <EVAL_AUDIO_GetSampleCallBack>:
/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
__attribute__((weak)) uint16_t EVAL_AUDIO_GetSampleCallBack(void)
{
 800352a:	b480      	push	{r7}
 800352c:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return 0;
 800352e:	2300      	movs	r3, #0
}
 8003530:	4618      	mov	r0, r3
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr
	...

0800353c <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field
 */
static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800353c:	b480      	push	{r7}
 800353e:	b085      	sub	sp, #20
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f003 0307 	and.w	r3, r3, #7
 800354a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800354c:	4b0c      	ldr	r3, [pc, #48]	; (8003580 <NVIC_SetPriorityGrouping+0x44>)
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8003552:	68ba      	ldr	r2, [r7, #8]
 8003554:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003558:	4013      	ands	r3, r2
 800355a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                 |
 8003564:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003568:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800356c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800356e:	4a04      	ldr	r2, [pc, #16]	; (8003580 <NVIC_SetPriorityGrouping+0x44>)
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	60d3      	str	r3, [r2, #12]
}
 8003574:	bf00      	nop
 8003576:	3714      	adds	r7, #20
 8003578:	46bd      	mov	sp, r7
 800357a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357e:	4770      	bx	lr
 8003580:	e000ed00 	.word	0xe000ed00

08003584 <main>:
static volatile uint32_t ulCountOfReceivedSemaphores = 0;

/*-----------------------------------------------------------*/

int main(void)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b084      	sub	sp, #16
 8003588:	af02      	add	r7, sp, #8
xTimerHandle xExampleSoftwareTimer = NULL;
 800358a:	2300      	movs	r3, #0
 800358c:	607b      	str	r3, [r7, #4]

	/* Configure the system ready to run the demo.  The clock configuration
	can be done here if it was not done before main() was called. */
	prvSetupHardware();
 800358e:	f000 f8be 	bl	800370e <prvSetupHardware>

	/* MLN Initialize LEDs and User_Button on STM32F4-Discovery */
	STM_EVAL_PBInit(BUTTON_USER, BUTTON_MODE_EXTI);
 8003592:	2101      	movs	r1, #1
 8003594:	2000      	movs	r0, #0
 8003596:	f7ff fec3 	bl	8003320 <STM_EVAL_PBInit>

	STM_EVAL_LEDInit(LED3);
 800359a:	2001      	movs	r0, #1
 800359c:	f7ff fe62 	bl	8003264 <STM_EVAL_LEDInit>
	STM_EVAL_LEDInit(LED4);
 80035a0:	2000      	movs	r0, #0
 80035a2:	f7ff fe5f 	bl	8003264 <STM_EVAL_LEDInit>
	STM_EVAL_LEDInit(LED5);
 80035a6:	2002      	movs	r0, #2
 80035a8:	f7ff fe5c 	bl	8003264 <STM_EVAL_LEDInit>
	STM_EVAL_LEDInit(LED6);
 80035ac:	2003      	movs	r0, #3
 80035ae:	f7ff fe59 	bl	8003264 <STM_EVAL_LEDInit>
	/* Turn on 2 LEDs available on STM32F4-Discovery */
	STM_EVAL_LEDOn(LED3);
 80035b2:	2001      	movs	r0, #1
 80035b4:	f7ff fe84 	bl	80032c0 <STM_EVAL_LEDOn>
	STM_EVAL_LEDOn(LED4);
 80035b8:	2000      	movs	r0, #0
 80035ba:	f7ff fe81 	bl	80032c0 <STM_EVAL_LEDOn>
	STM_EVAL_LEDOff(LED5);
 80035be:	2002      	movs	r0, #2
 80035c0:	f7ff fe96 	bl	80032f0 <STM_EVAL_LEDOff>
	STM_EVAL_LEDOff(LED6);
 80035c4:	2003      	movs	r0, #3
 80035c6:	f7ff fe93 	bl	80032f0 <STM_EVAL_LEDOff>

	/* Create the queue used by the queue send and queue receive tasks.
	http://www.freertos.org/a00116.html */
	xQueue = xQueueCreate( 	mainQUEUE_LENGTH,		/* The number of items the queue can hold. */
 80035ca:	2200      	movs	r2, #0
 80035cc:	2104      	movs	r1, #4
 80035ce:	2001      	movs	r0, #1
 80035d0:	f7fd fc06 	bl	8000de0 <xQueueGenericCreate>
 80035d4:	4602      	mov	r2, r0
 80035d6:	4b21      	ldr	r3, [pc, #132]	; (800365c <main+0xd8>)
 80035d8:	601a      	str	r2, [r3, #0]
							sizeof( uint32_t ) );	/* The size of each item the queue holds. */
	/* Add to the registry, for the benefit of kernel aware debugging. */
	vQueueAddToRegistry( xQueue, "MainQueue" );
 80035da:	4b20      	ldr	r3, [pc, #128]	; (800365c <main+0xd8>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4920      	ldr	r1, [pc, #128]	; (8003660 <main+0xdc>)
 80035e0:	4618      	mov	r0, r3
 80035e2:	f7fe f88f 	bl	8001704 <vQueueAddToRegistry>


	/* Create the semaphore used by the FreeRTOS tick hook function and the
	event semaphore task. */
	vSemaphoreCreateBinary( xEventSemaphore );
 80035e6:	2203      	movs	r2, #3
 80035e8:	2100      	movs	r1, #0
 80035ea:	2001      	movs	r0, #1
 80035ec:	f7fd fbf8 	bl	8000de0 <xQueueGenericCreate>
 80035f0:	4602      	mov	r2, r0
 80035f2:	4b1c      	ldr	r3, [pc, #112]	; (8003664 <main+0xe0>)
 80035f4:	601a      	str	r2, [r3, #0]
 80035f6:	4b1b      	ldr	r3, [pc, #108]	; (8003664 <main+0xe0>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d006      	beq.n	800360c <main+0x88>
 80035fe:	4b19      	ldr	r3, [pc, #100]	; (8003664 <main+0xe0>)
 8003600:	6818      	ldr	r0, [r3, #0]
 8003602:	2300      	movs	r3, #0
 8003604:	2200      	movs	r2, #0
 8003606:	2100      	movs	r1, #0
 8003608:	f7fd fc42 	bl	8000e90 <xQueueGenericSend>
	/* Add to the registry, for the benefit of kernel aware debugging. */
	vQueueAddToRegistry( xEventSemaphore, "xEventSemaphore" );
 800360c:	4b15      	ldr	r3, [pc, #84]	; (8003664 <main+0xe0>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4915      	ldr	r1, [pc, #84]	; (8003668 <main+0xe4>)
 8003612:	4618      	mov	r0, r3
 8003614:	f7fe f876 	bl	8001704 <vQueueAddToRegistry>

	/* Make the light blink - Prog Assign 1 Q3 */
	xTaskCreate( 	prvBlinkTask,			/* The function that implements the task. */
 8003618:	2300      	movs	r3, #0
 800361a:	9301      	str	r3, [sp, #4]
 800361c:	2302      	movs	r3, #2
 800361e:	9300      	str	r3, [sp, #0]
 8003620:	2300      	movs	r3, #0
 8003622:	2282      	movs	r2, #130	; 0x82
 8003624:	4911      	ldr	r1, [pc, #68]	; (800366c <main+0xe8>)
 8003626:	4812      	ldr	r0, [pc, #72]	; (8003670 <main+0xec>)
 8003628:	f7fe f8c8 	bl	80017bc <xTaskCreate>
	//				NULL );


	/* Create the software timer as described in the comments at the top of
	this file.  http://www.freertos.org/FreeRTOS-timers-xTimerCreate.html. */
	xExampleSoftwareTimer = xTimerCreate("LEDTimer", /* A text name, purely to help debugging. */
 800362c:	4b11      	ldr	r3, [pc, #68]	; (8003674 <main+0xf0>)
 800362e:	9300      	str	r3, [sp, #0]
 8003630:	2300      	movs	r3, #0
 8003632:	2201      	movs	r2, #1
 8003634:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003638:	480f      	ldr	r0, [pc, #60]	; (8003678 <main+0xf4>)
 800363a:	f7ff f809 	bl	8002650 <xTimerCreate>
 800363e:	6078      	str	r0, [r7, #4]

	/* Start the created timer.  A block time of zero is used as the timer
	command queue cannot possibly be full here (this is the first timer to
	be created, and it is not yet running).
	http://www.freertos.org/FreeRTOS-timers-xTimerStart.html */
	xTimerStart( xExampleSoftwareTimer, 0 );
 8003640:	f7fe fae4 	bl	8001c0c <xTaskGetTickCount>
 8003644:	4602      	mov	r2, r0
 8003646:	2300      	movs	r3, #0
 8003648:	9300      	str	r3, [sp, #0]
 800364a:	2300      	movs	r3, #0
 800364c:	2101      	movs	r1, #1
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f7ff f84c 	bl	80026ec <xTimerGenericCommand>

	/* Start the tasks and timer running. */
	vTaskStartScheduler();
 8003654:	f7fe f9e4 	bl	8001a20 <vTaskStartScheduler>
	/* If all is well, the scheduler will now be running, and the following line
	will never be reached.  If the following line does execute, then there was
	insufficient FreeRTOS heap memory available for the idle and/or timer tasks
	to be created.  See the memory management section on the FreeRTOS web site
	for more details.  http://www.freertos.org/a00111.html */
	for( ;; );
 8003658:	e7fe      	b.n	8003658 <main+0xd4>
 800365a:	bf00      	nop
 800365c:	20001d98 	.word	0x20001d98
 8003660:	08003a1c 	.word	0x08003a1c
 8003664:	20001d9c 	.word	0x20001d9c
 8003668:	08003a28 	.word	0x08003a28
 800366c:	08003a38 	.word	0x08003a38
 8003670:	0800371d 	.word	0x0800371d
 8003674:	0800367d 	.word	0x0800367d
 8003678:	08003a40 	.word	0x08003a40

0800367c <vExampleTimerCallback>:
}
/*-----------------------------------------------------------*/

static void vExampleTimerCallback( xTimerHandle xTimer )
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
	/* The timer has expired.  Count the number of times this happens.  The
	timer that calls this function is an auto re-load timer, so it will
	execute periodically. http://www.freertos.org/RTOS-software-timer.html */
	ulCountOfTimerCallbackExecutions++;
 8003684:	4b05      	ldr	r3, [pc, #20]	; (800369c <vExampleTimerCallback+0x20>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	3301      	adds	r3, #1
 800368a:	4a04      	ldr	r2, [pc, #16]	; (800369c <vExampleTimerCallback+0x20>)
 800368c:	6013      	str	r3, [r2, #0]
}
 800368e:	bf00      	nop
 8003690:	370c      	adds	r7, #12
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr
 800369a:	bf00      	nop
 800369c:	20001da0 	.word	0x20001da0

080036a0 <vApplicationTickHook>:
	}
}
/*-----------------------------------------------------------*/

void vApplicationTickHook( void )
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 80036a6:	2300      	movs	r3, #0
 80036a8:	607b      	str	r3, [r7, #4]

	/* The RTOS tick hook function is enabled by setting configUSE_TICK_HOOK to
	1 in FreeRTOSConfig.h.

	"Give" the semaphore on every 500th tick interrupt. */
	ulCount++;
 80036aa:	4b0c      	ldr	r3, [pc, #48]	; (80036dc <vApplicationTickHook+0x3c>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	3301      	adds	r3, #1
 80036b0:	4a0a      	ldr	r2, [pc, #40]	; (80036dc <vApplicationTickHook+0x3c>)
 80036b2:	6013      	str	r3, [r2, #0]
	if( ulCount >= 500UL )
 80036b4:	4b09      	ldr	r3, [pc, #36]	; (80036dc <vApplicationTickHook+0x3c>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80036bc:	d309      	bcc.n	80036d2 <vApplicationTickHook+0x32>

		xHigherPriorityTaskWoken was initialised to pdFALSE, and will be set to
		pdTRUE by xSemaphoreGiveFromISR() if giving the semaphore unblocked a
		task that has equal or higher priority than the interrupted task.
		http://www.freertos.org/a00124.html */
		xSemaphoreGiveFromISR( xEventSemaphore, &xHigherPriorityTaskWoken );
 80036be:	4b08      	ldr	r3, [pc, #32]	; (80036e0 <vApplicationTickHook+0x40>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	1d3a      	adds	r2, r7, #4
 80036c4:	4611      	mov	r1, r2
 80036c6:	4618      	mov	r0, r3
 80036c8:	f7fd fd70 	bl	80011ac <xQueueGiveFromISR>
		ulCount = 0UL;
 80036cc:	4b03      	ldr	r3, [pc, #12]	; (80036dc <vApplicationTickHook+0x3c>)
 80036ce:	2200      	movs	r2, #0
 80036d0:	601a      	str	r2, [r3, #0]
	are using.  http://www.freertos.org/a00090.html

	In this case, the function is running in the context of the tick interrupt,
	which will automatically check for the higher priority task to run anyway,
	so no further action is required. */
}
 80036d2:	bf00      	nop
 80036d4:	3708      	adds	r7, #8
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	20001da4 	.word	0x20001da4
 80036e0:	20001d9c 	.word	0x20001d9c

080036e4 <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook( void )
{
 80036e4:	b480      	push	{r7}
 80036e6:	af00      	add	r7, sp, #0
	Called if a call to pvPortMalloc() fails because there is insufficient
	free memory available in the FreeRTOS heap.  pvPortMalloc() is called
	internally by FreeRTOS API functions that create tasks, queues, software 
	timers, and semaphores.  The size of the FreeRTOS heap is set by the
	configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
	for( ;; );
 80036e8:	e7fe      	b.n	80036e8 <vApplicationMallocFailedHook+0x4>

080036ea <vApplicationStackOverflowHook>:
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( xTaskHandle pxTask, signed char *pcTaskName )
{
 80036ea:	b480      	push	{r7}
 80036ec:	b083      	sub	sp, #12
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	6078      	str	r0, [r7, #4]
 80036f2:	6039      	str	r1, [r7, #0]
	/* Run time stack overflow checking is performed if
	configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected.  pxCurrentTCB can be
	inspected in the debugger if the task name passed into this function is
	corrupt. */
	for( ;; );
 80036f4:	e7fe      	b.n	80036f4 <vApplicationStackOverflowHook+0xa>

080036f6 <vApplicationIdleHook>:
}
/*-----------------------------------------------------------*/

void vApplicationIdleHook( void )
{
 80036f6:	b580      	push	{r7, lr}
 80036f8:	b082      	sub	sp, #8
 80036fa:	af00      	add	r7, sp, #0
	FreeRTOSConfig.h.

	This function is called on each cycle of the idle task.  In this case it
	does nothing useful, other than report the amount of FreeRTOS heap that
	remains unallocated. */
	xFreeStackSpace = xPortGetFreeHeapSize();
 80036fc:	f7fd fafa 	bl	8000cf4 <xPortGetFreeHeapSize>
 8003700:	4603      	mov	r3, r0
 8003702:	607b      	str	r3, [r7, #4]

	if( xFreeStackSpace > 100 )
 8003704:	687b      	ldr	r3, [r7, #4]
		/* By now, the kernel has allocated everything it is going to, so
		if there is a lot of heap remaining unallocated then
		the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
		reduced accordingly. */
	}
}
 8003706:	bf00      	nop
 8003708:	3708      	adds	r7, #8
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}

0800370e <prvSetupHardware>:
/*-----------------------------------------------------------*/

static void prvSetupHardware( void )
{
 800370e:	b580      	push	{r7, lr}
 8003710:	af00      	add	r7, sp, #0
	/* Ensure all priority bits are assigned as preemption priority bits.
	http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	NVIC_SetPriorityGrouping( 0 );
 8003712:	2000      	movs	r0, #0
 8003714:	f7ff ff12 	bl	800353c <NVIC_SetPriorityGrouping>

	/* TODO: Setup the clocks, etc. here, if they were not configured before
	main() was called. */
}
 8003718:	bf00      	nop
 800371a:	bd80      	pop	{r7, pc}

0800371c <prvBlinkTask>:

#define mainBLINKTASK_PERIOD_MS				( 1000 / portTICK_RATE_MS)

static void prvBlinkTask(void *pvParameters)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b082      	sub	sp, #8
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
	/* Initialise xNextWakeTime - this only needs to be done once. */
	//xNextWakeTime = xTaskGetTickCount();

	for( ;; )
	{
		STM_EVAL_LEDOn(LED3);
 8003724:	2001      	movs	r0, #1
 8003726:	f7ff fdcb 	bl	80032c0 <STM_EVAL_LEDOn>
		CPU_work(900);
 800372a:	f44f 7061 	mov.w	r0, #900	; 0x384
 800372e:	f000 f807 	bl	8003740 <CPU_work>

		STM_EVAL_LEDOff(LED3);
 8003732:	2001      	movs	r0, #1
 8003734:	f7ff fddc 	bl	80032f0 <STM_EVAL_LEDOff>
		CPU_work(100);
 8003738:	2064      	movs	r0, #100	; 0x64
 800373a:	f000 f801 	bl	8003740 <CPU_work>
		STM_EVAL_LEDOn(LED3);
 800373e:	e7f1      	b.n	8003724 <prvBlinkTask+0x8>

08003740 <CPU_work>:

/* Creates a busy wait for the number of milliseconds provided
 *
 * Params:
 * time - number of milliseconds */
static void CPU_work(int time) {
 8003740:	b590      	push	{r4, r7, lr}
 8003742:	b087      	sub	sp, #28
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
	int i;
	int requestedIterations = time * iterationsPerMillisecond;//portTICK_RATE_MS;//iterationsPerMillisecond;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	f643 2298 	movw	r2, #15000	; 0x3a98
 800374e:	fb02 f303 	mul.w	r3, r2, r3
 8003752:	613b      	str	r3, [r7, #16]
	int actualIterations = requestedIterations > maxIterations ? maxIterations : requestedIterations;
 8003754:	6938      	ldr	r0, [r7, #16]
 8003756:	f7fc fe8d 	bl	8000474 <__aeabi_i2d>
 800375a:	a313      	add	r3, pc, #76	; (adr r3, 80037a8 <CPU_work+0x68>)
 800375c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003760:	f7fc ff6c 	bl	800063c <__aeabi_dcmpgt>
 8003764:	4603      	mov	r3, r0
 8003766:	2b00      	cmp	r3, #0
 8003768:	d002      	beq.n	8003770 <CPU_work+0x30>
 800376a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800376e:	e009      	b.n	8003784 <CPU_work+0x44>
 8003770:	6938      	ldr	r0, [r7, #16]
 8003772:	f7fc fe7f 	bl	8000474 <__aeabi_i2d>
 8003776:	4603      	mov	r3, r0
 8003778:	460c      	mov	r4, r1
 800377a:	4618      	mov	r0, r3
 800377c:	4621      	mov	r1, r4
 800377e:	f7fc ff67 	bl	8000650 <__aeabi_d2iz>
 8003782:	4603      	mov	r3, r0
 8003784:	60fb      	str	r3, [r7, #12]
	for(i = 0; i < actualIterations; i++) ;
 8003786:	2300      	movs	r3, #0
 8003788:	617b      	str	r3, [r7, #20]
 800378a:	e002      	b.n	8003792 <CPU_work+0x52>
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	3301      	adds	r3, #1
 8003790:	617b      	str	r3, [r7, #20]
 8003792:	697a      	ldr	r2, [r7, #20]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	429a      	cmp	r2, r3
 8003798:	dbf8      	blt.n	800378c <CPU_work+0x4c>
}
 800379a:	bf00      	nop
 800379c:	371c      	adds	r7, #28
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd90      	pop	{r4, r7, pc}
 80037a2:	bf00      	nop
 80037a4:	f3af 8000 	nop.w
 80037a8:	ffc00000 	.word	0xffc00000
 80037ac:	41dfffff 	.word	0x41dfffff

080037b0 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80037b0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80037b2:	e003      	b.n	80037bc <LoopCopyDataInit>

080037b4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80037b4:	4b0b      	ldr	r3, [pc, #44]	; (80037e4 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 80037b6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80037b8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80037ba:	3104      	adds	r1, #4

080037bc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80037bc:	480a      	ldr	r0, [pc, #40]	; (80037e8 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 80037be:	4b0b      	ldr	r3, [pc, #44]	; (80037ec <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 80037c0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80037c2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80037c4:	d3f6      	bcc.n	80037b4 <CopyDataInit>
  ldr  r2, =_sbss
 80037c6:	4a0a      	ldr	r2, [pc, #40]	; (80037f0 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 80037c8:	e002      	b.n	80037d0 <LoopFillZerobss>

080037ca <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80037ca:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80037cc:	f842 3b04 	str.w	r3, [r2], #4

080037d0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80037d0:	4b08      	ldr	r3, [pc, #32]	; (80037f4 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 80037d2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80037d4:	d3f9      	bcc.n	80037ca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80037d6:	f000 f82b 	bl	8003830 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80037da:	f000 f8db 	bl	8003994 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80037de:	f7ff fed1 	bl	8003584 <main>
  bx  lr    
 80037e2:	4770      	bx	lr
  ldr  r3, =_sidata
 80037e4:	08003a84 	.word	0x08003a84
  ldr  r0, =_sdata
 80037e8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80037ec:	2000002c 	.word	0x2000002c
  ldr  r2, =_sbss
 80037f0:	2000002c 	.word	0x2000002c
  ldr  r3, = _ebss
 80037f4:	20001e64 	.word	0x20001e64

080037f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80037f8:	e7fe      	b.n	80037f8 <ADC_IRQHandler>

080037fa <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80037fa:	b480      	push	{r7}
 80037fc:	af00      	add	r7, sp, #0
}
 80037fe:	bf00      	nop
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8003808:	b480      	push	{r7}
 800380a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800380c:	e7fe      	b.n	800380c <HardFault_Handler+0x4>

0800380e <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800380e:	b480      	push	{r7}
 8003810:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8003812:	e7fe      	b.n	8003812 <MemManage_Handler+0x4>

08003814 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8003814:	b480      	push	{r7}
 8003816:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8003818:	e7fe      	b.n	8003818 <BusFault_Handler+0x4>

0800381a <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800381a:	b480      	push	{r7}
 800381c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800381e:	e7fe      	b.n	800381e <UsageFault_Handler+0x4>

08003820 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8003820:	b480      	push	{r7}
 8003822:	af00      	add	r7, sp, #0
}
 8003824:	bf00      	nop
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr
	...

08003830 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003834:	4a16      	ldr	r2, [pc, #88]	; (8003890 <SystemInit+0x60>)
 8003836:	4b16      	ldr	r3, [pc, #88]	; (8003890 <SystemInit+0x60>)
 8003838:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800383c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003840:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003844:	4a13      	ldr	r2, [pc, #76]	; (8003894 <SystemInit+0x64>)
 8003846:	4b13      	ldr	r3, [pc, #76]	; (8003894 <SystemInit+0x64>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f043 0301 	orr.w	r3, r3, #1
 800384e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003850:	4b10      	ldr	r3, [pc, #64]	; (8003894 <SystemInit+0x64>)
 8003852:	2200      	movs	r2, #0
 8003854:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003856:	4a0f      	ldr	r2, [pc, #60]	; (8003894 <SystemInit+0x64>)
 8003858:	4b0e      	ldr	r3, [pc, #56]	; (8003894 <SystemInit+0x64>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003860:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003864:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003866:	4b0b      	ldr	r3, [pc, #44]	; (8003894 <SystemInit+0x64>)
 8003868:	4a0b      	ldr	r2, [pc, #44]	; (8003898 <SystemInit+0x68>)
 800386a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800386c:	4a09      	ldr	r2, [pc, #36]	; (8003894 <SystemInit+0x64>)
 800386e:	4b09      	ldr	r3, [pc, #36]	; (8003894 <SystemInit+0x64>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003876:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003878:	4b06      	ldr	r3, [pc, #24]	; (8003894 <SystemInit+0x64>)
 800387a:	2200      	movs	r2, #0
 800387c:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800387e:	f000 f80d 	bl	800389c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003882:	4b03      	ldr	r3, [pc, #12]	; (8003890 <SystemInit+0x60>)
 8003884:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003888:	609a      	str	r2, [r3, #8]
#endif
}
 800388a:	bf00      	nop
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	e000ed00 	.word	0xe000ed00
 8003894:	40023800 	.word	0x40023800
 8003898:	24003010 	.word	0x24003010

0800389c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800389c:	b480      	push	{r7}
 800389e:	b083      	sub	sp, #12
 80038a0:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80038a2:	2300      	movs	r3, #0
 80038a4:	607b      	str	r3, [r7, #4]
 80038a6:	2300      	movs	r3, #0
 80038a8:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80038aa:	4a36      	ldr	r2, [pc, #216]	; (8003984 <SetSysClock+0xe8>)
 80038ac:	4b35      	ldr	r3, [pc, #212]	; (8003984 <SetSysClock+0xe8>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038b4:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80038b6:	4b33      	ldr	r3, [pc, #204]	; (8003984 <SetSysClock+0xe8>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038be:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	3301      	adds	r3, #1
 80038c4:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d103      	bne.n	80038d4 <SetSysClock+0x38>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80038d2:	d1f0      	bne.n	80038b6 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80038d4:	4b2b      	ldr	r3, [pc, #172]	; (8003984 <SetSysClock+0xe8>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d002      	beq.n	80038e6 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80038e0:	2301      	movs	r3, #1
 80038e2:	603b      	str	r3, [r7, #0]
 80038e4:	e001      	b.n	80038ea <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80038e6:	2300      	movs	r3, #0
 80038e8:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d142      	bne.n	8003976 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80038f0:	4a24      	ldr	r2, [pc, #144]	; (8003984 <SetSysClock+0xe8>)
 80038f2:	4b24      	ldr	r3, [pc, #144]	; (8003984 <SetSysClock+0xe8>)
 80038f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038fa:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 80038fc:	4a22      	ldr	r2, [pc, #136]	; (8003988 <SetSysClock+0xec>)
 80038fe:	4b22      	ldr	r3, [pc, #136]	; (8003988 <SetSysClock+0xec>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003906:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8003908:	4a1e      	ldr	r2, [pc, #120]	; (8003984 <SetSysClock+0xe8>)
 800390a:	4b1e      	ldr	r3, [pc, #120]	; (8003984 <SetSysClock+0xe8>)
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8003910:	4a1c      	ldr	r2, [pc, #112]	; (8003984 <SetSysClock+0xe8>)
 8003912:	4b1c      	ldr	r3, [pc, #112]	; (8003984 <SetSysClock+0xe8>)
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800391a:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800391c:	4a19      	ldr	r2, [pc, #100]	; (8003984 <SetSysClock+0xe8>)
 800391e:	4b19      	ldr	r3, [pc, #100]	; (8003984 <SetSysClock+0xe8>)
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8003926:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8003928:	4b16      	ldr	r3, [pc, #88]	; (8003984 <SetSysClock+0xe8>)
 800392a:	4a18      	ldr	r2, [pc, #96]	; (800398c <SetSysClock+0xf0>)
 800392c:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800392e:	4a15      	ldr	r2, [pc, #84]	; (8003984 <SetSysClock+0xe8>)
 8003930:	4b14      	ldr	r3, [pc, #80]	; (8003984 <SetSysClock+0xe8>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003938:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800393a:	bf00      	nop
 800393c:	4b11      	ldr	r3, [pc, #68]	; (8003984 <SetSysClock+0xe8>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003944:	2b00      	cmp	r3, #0
 8003946:	d0f9      	beq.n	800393c <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8003948:	4b11      	ldr	r3, [pc, #68]	; (8003990 <SetSysClock+0xf4>)
 800394a:	f240 6205 	movw	r2, #1541	; 0x605
 800394e:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8003950:	4a0c      	ldr	r2, [pc, #48]	; (8003984 <SetSysClock+0xe8>)
 8003952:	4b0c      	ldr	r3, [pc, #48]	; (8003984 <SetSysClock+0xe8>)
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	f023 0303 	bic.w	r3, r3, #3
 800395a:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 800395c:	4a09      	ldr	r2, [pc, #36]	; (8003984 <SetSysClock+0xe8>)
 800395e:	4b09      	ldr	r3, [pc, #36]	; (8003984 <SetSysClock+0xe8>)
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	f043 0302 	orr.w	r3, r3, #2
 8003966:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL)
 8003968:	bf00      	nop
 800396a:	4b06      	ldr	r3, [pc, #24]	; (8003984 <SetSysClock+0xe8>)
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	f003 030c 	and.w	r3, r3, #12
 8003972:	2b08      	cmp	r3, #8
 8003974:	d1f9      	bne.n	800396a <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8003976:	bf00      	nop
 8003978:	370c      	adds	r7, #12
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr
 8003982:	bf00      	nop
 8003984:	40023800 	.word	0x40023800
 8003988:	40007000 	.word	0x40007000
 800398c:	07405408 	.word	0x07405408
 8003990:	40023c00 	.word	0x40023c00

08003994 <__libc_init_array>:
 8003994:	b570      	push	{r4, r5, r6, lr}
 8003996:	4e0d      	ldr	r6, [pc, #52]	; (80039cc <__libc_init_array+0x38>)
 8003998:	4c0d      	ldr	r4, [pc, #52]	; (80039d0 <__libc_init_array+0x3c>)
 800399a:	1ba4      	subs	r4, r4, r6
 800399c:	10a4      	asrs	r4, r4, #2
 800399e:	2500      	movs	r5, #0
 80039a0:	42a5      	cmp	r5, r4
 80039a2:	d109      	bne.n	80039b8 <__libc_init_array+0x24>
 80039a4:	4e0b      	ldr	r6, [pc, #44]	; (80039d4 <__libc_init_array+0x40>)
 80039a6:	4c0c      	ldr	r4, [pc, #48]	; (80039d8 <__libc_init_array+0x44>)
 80039a8:	f000 f85c 	bl	8003a64 <_init>
 80039ac:	1ba4      	subs	r4, r4, r6
 80039ae:	10a4      	asrs	r4, r4, #2
 80039b0:	2500      	movs	r5, #0
 80039b2:	42a5      	cmp	r5, r4
 80039b4:	d105      	bne.n	80039c2 <__libc_init_array+0x2e>
 80039b6:	bd70      	pop	{r4, r5, r6, pc}
 80039b8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80039bc:	4798      	blx	r3
 80039be:	3501      	adds	r5, #1
 80039c0:	e7ee      	b.n	80039a0 <__libc_init_array+0xc>
 80039c2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80039c6:	4798      	blx	r3
 80039c8:	3501      	adds	r5, #1
 80039ca:	e7f2      	b.n	80039b2 <__libc_init_array+0x1e>
 80039cc:	08003a7c 	.word	0x08003a7c
 80039d0:	08003a7c 	.word	0x08003a7c
 80039d4:	08003a7c 	.word	0x08003a7c
 80039d8:	08003a80 	.word	0x08003a80

080039dc <memcpy>:
 80039dc:	b510      	push	{r4, lr}
 80039de:	1e43      	subs	r3, r0, #1
 80039e0:	440a      	add	r2, r1
 80039e2:	4291      	cmp	r1, r2
 80039e4:	d100      	bne.n	80039e8 <memcpy+0xc>
 80039e6:	bd10      	pop	{r4, pc}
 80039e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80039ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80039f0:	e7f7      	b.n	80039e2 <memcpy+0x6>

080039f2 <memset>:
 80039f2:	4402      	add	r2, r0
 80039f4:	4603      	mov	r3, r0
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d100      	bne.n	80039fc <memset+0xa>
 80039fa:	4770      	bx	lr
 80039fc:	f803 1b01 	strb.w	r1, [r3], #1
 8003a00:	e7f9      	b.n	80039f6 <memset+0x4>
 8003a02:	0000      	movs	r0, r0
 8003a04:	454c4449 	.word	0x454c4449
 8003a08:	00000000 	.word	0x00000000
 8003a0c:	20726d54 	.word	0x20726d54
 8003a10:	00637653 	.word	0x00637653
 8003a14:	51726d54 	.word	0x51726d54
 8003a18:	00000000 	.word	0x00000000
 8003a1c:	6e69614d 	.word	0x6e69614d
 8003a20:	75657551 	.word	0x75657551
 8003a24:	00000065 	.word	0x00000065
 8003a28:	65764578 	.word	0x65764578
 8003a2c:	6553746e 	.word	0x6553746e
 8003a30:	6870616d 	.word	0x6870616d
 8003a34:	0065726f 	.word	0x0065726f
 8003a38:	6e696c42 	.word	0x6e696c42
 8003a3c:	0000006b 	.word	0x0000006b
 8003a40:	5444454c 	.word	0x5444454c
 8003a44:	72656d69 	.word	0x72656d69
 8003a48:	00000000 	.word	0x00000000

08003a4c <GPIO_PIN>:
 8003a4c:	20001000 80004000                       ... .@..

08003a54 <GPIO_CLK>:
 8003a54:	00000008 00000008 00000008 00000008     ................

08003a64 <_init>:
 8003a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a66:	bf00      	nop
 8003a68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a6a:	bc08      	pop	{r3}
 8003a6c:	469e      	mov	lr, r3
 8003a6e:	4770      	bx	lr

08003a70 <_fini>:
 8003a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a72:	bf00      	nop
 8003a74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a76:	bc08      	pop	{r3}
 8003a78:	469e      	mov	lr, r3
 8003a7a:	4770      	bx	lr
