#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Aug  3 22:34:12 2023
# Process ID: 14832
# Current directory: C:/Users/abbas/Desktop/GITHUB/sysgen/netlist
# Command line: vivado.exe -mode batch -source ProjectGeneration.tcl -notrace
# Log file: C:/Users/abbas/Desktop/GITHUB/sysgen/netlist/vivado.log
# Journal file: C:/Users/abbas/Desktop/GITHUB/sysgen/netlist\vivado.jou
# Running On: DESKTOP-JEI2OF3, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 17042 MB
#-----------------------------------------------------------
source ProjectGeneration.tcl -notrace
WARNING: [Coretcl 2-176] No IPs found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'costasloop_mult_gen_v12_0_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'costasloop_mult_gen_v12_0_i0' to 'costasloop_mult_gen_v12_0_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBType' from 'Signed' to 'Unsigned' has been ignored for IP 'costasloop_mult_gen_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBWidth' from '18' to '16' has been ignored for IP 'costasloop_mult_gen_v12_0_i0'
WARNING: [IP_Flow 19-4832] The IP name 'costasloop_mult_gen_v12_0_i1' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'costasloop_mult_gen_v12_0_i1' to 'costasloop_mult_gen_v12_0_i1' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBType' from 'Signed' to 'Unsigned' has been ignored for IP 'costasloop_mult_gen_v12_0_i1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBWidth' from '18' to '16' has been ignored for IP 'costasloop_mult_gen_v12_0_i1'
WARNING: [IP_Flow 19-4832] The IP name 'costasloop_c_addsub_v12_0_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'costasloop_c_addsub_v12_0_i0' to 'costasloop_c_addsub_v12_0_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '0000000000000000000000000' to '0' has been ignored for IP 'costasloop_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'costasloop_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'costasloop_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-4832] The IP name 'costasloop_mult_gen_v12_0_i2' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'costasloop_mult_gen_v12_0_i2' to 'costasloop_mult_gen_v12_0_i2' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'SclrCePriority' from 'SCLR_Overrides_CE' to 'CE_Overrides_SCLR' has been ignored for IP 'costasloop_mult_gen_v12_0_i2'
WARNING: [IP_Flow 19-4832] The IP name 'costasloop_mult_gen_v12_0_i3' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'costasloop_mult_gen_v12_0_i3' to 'costasloop_mult_gen_v12_0_i3' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'SclrCePriority' from 'SCLR_Overrides_CE' to 'CE_Overrides_SCLR' has been ignored for IP 'costasloop_mult_gen_v12_0_i3'
IP Repository Located at : C:/Xilinx/Vivado/2021.2/data/ip
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Adding File c:/Users/abbas/Desktop/GITHUB/sysgen/netlist/ip_catalog/costasloop.srcs/sources_1/ip/costasloop_c_addsub_v12_0_i0/costasloop_c_addsub_v12_0_i0.xci
Adding File c:/Users/abbas/Desktop/GITHUB/sysgen/netlist/ip_catalog/costasloop.srcs/sources_1/ip/costasloop_mult_gen_v12_0_i0/costasloop_mult_gen_v12_0_i0.xci
Adding File c:/Users/abbas/Desktop/GITHUB/sysgen/netlist/ip_catalog/costasloop.srcs/sources_1/ip/costasloop_mult_gen_v12_0_i1/costasloop_mult_gen_v12_0_i1.xci
Adding File c:/Users/abbas/Desktop/GITHUB/sysgen/netlist/ip_catalog/costasloop.srcs/sources_1/ip/costasloop_mult_gen_v12_0_i2/costasloop_mult_gen_v12_0_i2.xci
Adding File c:/Users/abbas/Desktop/GITHUB/sysgen/netlist/ip_catalog/costasloop.srcs/sources_1/ip/costasloop_mult_gen_v12_0_i3/costasloop_mult_gen_v12_0_i3.xci
Adding File C:/Users/abbas/Desktop/GITHUB/sysgen/netlist/sysgen/costasloop.xdc
Adding File C:/Users/abbas/Desktop/GITHUB/sysgen/netlist/sysgen/xpm_d3aa2b_vivado.mem
Adding File C:/Users/abbas/Desktop/GITHUB/sysgen/netlist/sysgen/xpm_d4bea3_vivado.mem
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/abbas/Desktop/GITHUB/sysgen/netlist/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/abbas/Desktop/GITHUB/sysgen/netlist/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/abbas/Desktop/GITHUB/sysgen/netlist/ip_catalog'.)
0
Wrote  : <C:\Users\abbas\Desktop\GITHUB\sysgen\netlist\ip_catalog\costasloop.srcs\sources_1\bd\costasloop_bd\costasloop_bd.bd> 
INFO: [BD 41-2613] The output directory c:/Users/abbas/Desktop/GITHUB/sysgen/netlist/ip_catalog/costasloop.gen/sources_1/bd/costasloop_bd for costasloop_bd cannot be found.
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /costasloop_1/*'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /costasloop_1/*'
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /costasloop_1/*'
Wrote  : <C:\Users\abbas\Desktop\GITHUB\sysgen\netlist\ip_catalog\costasloop.srcs\sources_1\bd\costasloop_bd\costasloop_bd.bd> 
INFO: [Common 17-206] Exiting Vivado at Thu Aug  3 22:34:31 2023...
