//Monica
// 7 apr 2008

csl_bitrange br1(4);
csl_bitrange br2(16);

csl_signal_group sg1{
  csl_signal p1(br1),p2(p1),p3(br2);
  sg1(){}
};
csl_interface ifc1_in{
  csl_port p1(input,br1);
  csl_port p2(input,br1);
  csl_port p3(input,br2);
  ifc1_in(){}
};
csl_interface ifc1_out{
  csl_port p1(output,br1);
  csl_port p2(output,br1);
  csl_port p3(output,br2);
  ifc1_out(){}
};

csl_unit u1{
  ifc1_in ifc_in;
  ifc1_out ifc_out;

  csl_port p_out1(output,br1);
  csl_port p_out2(p_out1);
  csl_port p_out3(output,br2);

  csl_port p_in1(input,br1);
  csl_port p_in2(p_in1);
  csl_port p_in3(input,br2);
  u1(){}
};

csl_unit dut{
  csl_port clk(input);
  csl_port p_out1(output,br1);
  csl_port p_out2(p_out1);
  csl_port p_out3(output,br2);

  csl_port p_in1(input,br1);
  csl_port p_in2(p_in1);
  csl_port p_in3(input,br2);
  sg1 sg11;
  sg1 sg12;
  csl_signal clk1;

  u1 u11(.ifc_in(sg11),.ifc_out(sg12),.p_in1(p_in1),.p_in2(p_in2),.p_in3(p_in3),.p_out1(p_out1),.p_out2(p_out2),.p_out3(p_out3));
  u1 u12(.ifc_in(sg12),.ifc_out(sg11),.p_in1(p_in1),.p_in2(p_in2),.p_in3(p_in3),.p_out1(p_out1),.p_out2(p_out2),.p_out3(p_out3));

  dut(){
    clk.set_attr(clock);
    clk1 = clk;
}
};

csl_vector stim{
  stim(){
    set_unit_name(dut);
    set_direction(input);
  }};
csl_vector exp{
  exp(){
    set_unit_name(dut);
    set_direction(output);
  }
};
csl_testbench tb_{
  csl_signal clk(reg);

  dut dut(.clk(clk));
  tb_(){
    clk.set_attr(clock);
    add_logic(clock,clk,1,ns);
  }
};
