{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 08:53:39 2020 " "Info: Processing started: Mon Sep 14 08:53:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PWM -c PWM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PWM -c PWM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "PWM.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/PWM.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cpt:C1\|out_sig " "Info: Detected ripple clock \"cpt:C1\|out_sig\" as buffer" {  } { { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 27 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpt:C1\|out_sig" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cpt:C1\|cpt_sig\[3\] register cpt:C1\|cpt_sig\[4\] 321.13 MHz 3.114 ns Internal " "Info: Clock \"clk\" has Internal fmax of 321.13 MHz between source register \"cpt:C1\|cpt_sig\[3\]\" and destination register \"cpt:C1\|cpt_sig\[4\]\" (period= 3.114 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.900 ns + Longest register register " "Info: + Longest register to register delay is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpt:C1\|cpt_sig\[3\] 1 REG LCFF_X9_Y15_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y15_N7; Fanout = 3; REG Node = 'cpt:C1\|cpt_sig\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt:C1|cpt_sig[3] } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.436 ns) 0.958 ns cpt:C1\|Equal0~5 2 COMB LCCOMB_X8_Y15_N16 1 " "Info: 2: + IC(0.522 ns) + CELL(0.436 ns) = 0.958 ns; Loc. = LCCOMB_X8_Y15_N16; Fanout = 1; COMB Node = 'cpt:C1\|Equal0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { cpt:C1|cpt_sig[3] cpt:C1|Equal0~5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 1.487 ns cpt:C1\|Equal0~7 3 COMB LCCOMB_X8_Y15_N20 1 " "Info: 3: + IC(0.254 ns) + CELL(0.275 ns) = 1.487 ns; Loc. = LCCOMB_X8_Y15_N20; Fanout = 1; COMB Node = 'cpt:C1\|Equal0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { cpt:C1|Equal0~5 cpt:C1|Equal0~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 2.018 ns cpt:C1\|Equal0~10 4 COMB LCCOMB_X8_Y15_N30 17 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 2.018 ns; Loc. = LCCOMB_X8_Y15_N30; Fanout = 17; COMB Node = 'cpt:C1\|Equal0~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { cpt:C1|Equal0~7 cpt:C1|Equal0~10 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.510 ns) 2.900 ns cpt:C1\|cpt_sig\[4\] 5 REG LCFF_X9_Y15_N9 3 " "Info: 5: + IC(0.372 ns) + CELL(0.510 ns) = 2.900 ns; Loc. = LCFF_X9_Y15_N9; Fanout = 3; REG Node = 'cpt:C1\|cpt_sig\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { cpt:C1|Equal0~10 cpt:C1|cpt_sig[4] } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 51.59 % ) " "Info: Total cell delay = 1.496 ns ( 51.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.404 ns ( 48.41 % ) " "Info: Total interconnect delay = 1.404 ns ( 48.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { cpt:C1|cpt_sig[3] cpt:C1|Equal0~5 cpt:C1|Equal0~7 cpt:C1|Equal0~10 cpt:C1|cpt_sig[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { cpt:C1|cpt_sig[3] {} cpt:C1|Equal0~5 {} cpt:C1|Equal0~7 {} cpt:C1|Equal0~10 {} cpt:C1|cpt_sig[4] {} } { 0.000ns 0.522ns 0.254ns 0.256ns 0.372ns } { 0.000ns 0.436ns 0.275ns 0.275ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.684 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns cpt:C1\|cpt_sig\[4\] 3 REG LCFF_X9_Y15_N9 3 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X9_Y15_N9; Fanout = 3; REG Node = 'cpt:C1\|cpt_sig\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clk~clkctrl cpt:C1|cpt_sig[4] } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl cpt:C1|cpt_sig[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} cpt:C1|cpt_sig[4] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.684 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns cpt:C1\|cpt_sig\[3\] 3 REG LCFF_X9_Y15_N7 3 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X9_Y15_N7; Fanout = 3; REG Node = 'cpt:C1\|cpt_sig\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clk~clkctrl cpt:C1|cpt_sig[3] } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl cpt:C1|cpt_sig[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} cpt:C1|cpt_sig[3] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl cpt:C1|cpt_sig[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} cpt:C1|cpt_sig[4] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl cpt:C1|cpt_sig[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} cpt:C1|cpt_sig[3] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { cpt:C1|cpt_sig[3] cpt:C1|Equal0~5 cpt:C1|Equal0~7 cpt:C1|Equal0~10 cpt:C1|cpt_sig[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { cpt:C1|cpt_sig[3] {} cpt:C1|Equal0~5 {} cpt:C1|Equal0~7 {} cpt:C1|Equal0~10 {} cpt:C1|cpt_sig[4] {} } { 0.000ns 0.522ns 0.254ns 0.256ns 0.372ns } { 0.000ns 0.436ns 0.275ns 0.275ns 0.510ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl cpt:C1|cpt_sig[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} cpt:C1|cpt_sig[4] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl cpt:C1|cpt_sig[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} cpt:C1|cpt_sig[3] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cpt:C1\|cpt_sig\[4\] FREQ\[15\] clk 6.338 ns register " "Info: tsu for register \"cpt:C1\|cpt_sig\[4\]\" (data pin = \"FREQ\[15\]\", clock pin = \"clk\") is 6.338 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.058 ns + Longest pin register " "Info: + Longest pin to register delay is 9.058 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns FREQ\[15\] 1 PIN PIN_T24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T24; Fanout = 1; PIN Node = 'FREQ\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FREQ[15] } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/PWM.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.999 ns) + CELL(0.275 ns) 7.116 ns cpt:C1\|Equal0~5 2 COMB LCCOMB_X8_Y15_N16 1 " "Info: 2: + IC(5.999 ns) + CELL(0.275 ns) = 7.116 ns; Loc. = LCCOMB_X8_Y15_N16; Fanout = 1; COMB Node = 'cpt:C1\|Equal0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.274 ns" { FREQ[15] cpt:C1|Equal0~5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 7.645 ns cpt:C1\|Equal0~7 3 COMB LCCOMB_X8_Y15_N20 1 " "Info: 3: + IC(0.254 ns) + CELL(0.275 ns) = 7.645 ns; Loc. = LCCOMB_X8_Y15_N20; Fanout = 1; COMB Node = 'cpt:C1\|Equal0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { cpt:C1|Equal0~5 cpt:C1|Equal0~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 8.176 ns cpt:C1\|Equal0~10 4 COMB LCCOMB_X8_Y15_N30 17 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 8.176 ns; Loc. = LCCOMB_X8_Y15_N30; Fanout = 17; COMB Node = 'cpt:C1\|Equal0~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { cpt:C1|Equal0~7 cpt:C1|Equal0~10 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.510 ns) 9.058 ns cpt:C1\|cpt_sig\[4\] 5 REG LCFF_X9_Y15_N9 3 " "Info: 5: + IC(0.372 ns) + CELL(0.510 ns) = 9.058 ns; Loc. = LCFF_X9_Y15_N9; Fanout = 3; REG Node = 'cpt:C1\|cpt_sig\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { cpt:C1|Equal0~10 cpt:C1|cpt_sig[4] } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.177 ns ( 24.03 % ) " "Info: Total cell delay = 2.177 ns ( 24.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.881 ns ( 75.97 % ) " "Info: Total interconnect delay = 6.881 ns ( 75.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.058 ns" { FREQ[15] cpt:C1|Equal0~5 cpt:C1|Equal0~7 cpt:C1|Equal0~10 cpt:C1|cpt_sig[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.058 ns" { FREQ[15] {} FREQ[15]~combout {} cpt:C1|Equal0~5 {} cpt:C1|Equal0~7 {} cpt:C1|Equal0~10 {} cpt:C1|cpt_sig[4] {} } { 0.000ns 0.000ns 5.999ns 0.254ns 0.256ns 0.372ns } { 0.000ns 0.842ns 0.275ns 0.275ns 0.275ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.684 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns cpt:C1\|cpt_sig\[4\] 3 REG LCFF_X9_Y15_N9 3 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X9_Y15_N9; Fanout = 3; REG Node = 'cpt:C1\|cpt_sig\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clk~clkctrl cpt:C1|cpt_sig[4] } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl cpt:C1|cpt_sig[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} cpt:C1|cpt_sig[4] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.058 ns" { FREQ[15] cpt:C1|Equal0~5 cpt:C1|Equal0~7 cpt:C1|Equal0~10 cpt:C1|cpt_sig[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.058 ns" { FREQ[15] {} FREQ[15]~combout {} cpt:C1|Equal0~5 {} cpt:C1|Equal0~7 {} cpt:C1|Equal0~10 {} cpt:C1|cpt_sig[4] {} } { 0.000ns 0.000ns 5.999ns 0.254ns 0.256ns 0.372ns } { 0.000ns 0.842ns 0.275ns 0.275ns 0.275ns 0.510ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl cpt:C1|cpt_sig[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} cpt:C1|cpt_sig[4] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk PWM_out comp:C2\|pwm_sig 11.380 ns register " "Info: tco from clock \"clk\" to destination pin \"PWM_out\" through register \"comp:C2\|pwm_sig\" is 11.380 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.846 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.787 ns) 2.742 ns cpt:C1\|out_sig 2 REG LCFF_X8_Y15_N5 3 " "Info: 2: + IC(0.956 ns) + CELL(0.787 ns) = 2.742 ns; Loc. = LCFF_X8_Y15_N5; Fanout = 3; REG Node = 'cpt:C1\|out_sig'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { clk cpt:C1|out_sig } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.536 ns) + CELL(0.000 ns) 5.278 ns cpt:C1\|out_sig~clkctrl 3 COMB CLKCTRL_G4 17 " "Info: 3: + IC(2.536 ns) + CELL(0.000 ns) = 5.278 ns; Loc. = CLKCTRL_G4; Fanout = 17; COMB Node = 'cpt:C1\|out_sig~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { cpt:C1|out_sig cpt:C1|out_sig~clkctrl } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 6.846 ns comp:C2\|pwm_sig 4 REG LCFF_X61_Y31_N1 2 " "Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 6.846 ns; Loc. = LCFF_X61_Y31_N1; Fanout = 2; REG Node = 'comp:C2\|pwm_sig'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { cpt:C1|out_sig~clkctrl comp:C2|pwm_sig } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.93 % ) " "Info: Total cell delay = 2.323 ns ( 33.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.523 ns ( 66.07 % ) " "Info: Total interconnect delay = 4.523 ns ( 66.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.846 ns" { clk cpt:C1|out_sig cpt:C1|out_sig~clkctrl comp:C2|pwm_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.846 ns" { clk {} clk~combout {} cpt:C1|out_sig {} cpt:C1|out_sig~clkctrl {} comp:C2|pwm_sig {} } { 0.000ns 0.000ns 0.956ns 2.536ns 1.031ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "comp.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.284 ns + Longest register pin " "Info: + Longest register to pin delay is 4.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns comp:C2\|pwm_sig 1 REG LCFF_X61_Y31_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y31_N1; Fanout = 2; REG Node = 'comp:C2\|pwm_sig'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp:C2|pwm_sig } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.632 ns) + CELL(2.652 ns) 4.284 ns PWM_out 2 PIN PIN_K25 0 " "Info: 2: + IC(1.632 ns) + CELL(2.652 ns) = 4.284 ns; Loc. = PIN_K25; Fanout = 0; PIN Node = 'PWM_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.284 ns" { comp:C2|pwm_sig PWM_out } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/PWM.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 61.90 % ) " "Info: Total cell delay = 2.652 ns ( 61.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.632 ns ( 38.10 % ) " "Info: Total interconnect delay = 1.632 ns ( 38.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.284 ns" { comp:C2|pwm_sig PWM_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.284 ns" { comp:C2|pwm_sig {} PWM_out {} } { 0.000ns 1.632ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.846 ns" { clk cpt:C1|out_sig cpt:C1|out_sig~clkctrl comp:C2|pwm_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.846 ns" { clk {} clk~combout {} cpt:C1|out_sig {} cpt:C1|out_sig~clkctrl {} comp:C2|pwm_sig {} } { 0.000ns 0.000ns 0.956ns 2.536ns 1.031ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.284 ns" { comp:C2|pwm_sig PWM_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.284 ns" { comp:C2|pwm_sig {} PWM_out {} } { 0.000ns 1.632ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "comp:C2\|comp_sig\[0\] araz clk 3.679 ns register " "Info: th for register \"comp:C2\|comp_sig\[0\]\" (data pin = \"araz\", clock pin = \"clk\") is 3.679 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.846 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.787 ns) 2.742 ns cpt:C1\|out_sig 2 REG LCFF_X8_Y15_N5 3 " "Info: 2: + IC(0.956 ns) + CELL(0.787 ns) = 2.742 ns; Loc. = LCFF_X8_Y15_N5; Fanout = 3; REG Node = 'cpt:C1\|out_sig'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { clk cpt:C1|out_sig } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.536 ns) + CELL(0.000 ns) 5.278 ns cpt:C1\|out_sig~clkctrl 3 COMB CLKCTRL_G4 17 " "Info: 3: + IC(2.536 ns) + CELL(0.000 ns) = 5.278 ns; Loc. = CLKCTRL_G4; Fanout = 17; COMB Node = 'cpt:C1\|out_sig~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { cpt:C1|out_sig cpt:C1|out_sig~clkctrl } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 6.846 ns comp:C2\|comp_sig\[0\] 4 REG LCFF_X62_Y31_N1 4 " "Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 6.846 ns; Loc. = LCFF_X62_Y31_N1; Fanout = 4; REG Node = 'comp:C2\|comp_sig\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { cpt:C1|out_sig~clkctrl comp:C2|comp_sig[0] } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.93 % ) " "Info: Total cell delay = 2.323 ns ( 33.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.523 ns ( 66.07 % ) " "Info: Total interconnect delay = 4.523 ns ( 66.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.846 ns" { clk cpt:C1|out_sig cpt:C1|out_sig~clkctrl comp:C2|comp_sig[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.846 ns" { clk {} clk~combout {} cpt:C1|out_sig {} cpt:C1|out_sig~clkctrl {} comp:C2|comp_sig[0] {} } { 0.000ns 0.000ns 0.956ns 2.536ns 1.031ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "comp.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/comp.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.433 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns araz 1 PIN PIN_D13 17 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 17; PIN Node = 'araz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { araz } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.660 ns) 3.433 ns comp:C2\|comp_sig\[0\] 2 REG LCFF_X62_Y31_N1 4 " "Info: 2: + IC(1.794 ns) + CELL(0.660 ns) = 3.433 ns; Loc. = LCFF_X62_Y31_N1; Fanout = 4; REG Node = 'comp:C2\|comp_sig\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.454 ns" { araz comp:C2|comp_sig[0] } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 47.74 % ) " "Info: Total cell delay = 1.639 ns ( 47.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.794 ns ( 52.26 % ) " "Info: Total interconnect delay = 1.794 ns ( 52.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.433 ns" { araz comp:C2|comp_sig[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.433 ns" { araz {} araz~combout {} comp:C2|comp_sig[0] {} } { 0.000ns 0.000ns 1.794ns } { 0.000ns 0.979ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.846 ns" { clk cpt:C1|out_sig cpt:C1|out_sig~clkctrl comp:C2|comp_sig[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.846 ns" { clk {} clk~combout {} cpt:C1|out_sig {} cpt:C1|out_sig~clkctrl {} comp:C2|comp_sig[0] {} } { 0.000ns 0.000ns 0.956ns 2.536ns 1.031ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.433 ns" { araz comp:C2|comp_sig[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.433 ns" { araz {} araz~combout {} comp:C2|comp_sig[0] {} } { 0.000ns 0.000ns 1.794ns } { 0.000ns 0.979ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 08:53:39 2020 " "Info: Processing ended: Mon Sep 14 08:53:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
