read -sv run_verilog_mid/adder_32b_17_72_cb6fe885850323feb9ba1d129840e6cd.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_17_72_cb6fe885850323feb9ba1d129840e6cd_yosys.v
