
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003567                       # Number of seconds simulated
sim_ticks                                  3566860374                       # Number of ticks simulated
final_tick                               530559298986                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 163643                       # Simulator instruction rate (inst/s)
host_op_rate                                   206935                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 289212                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888976                       # Number of bytes of host memory used
host_seconds                                 12333.01                       # Real time elapsed on the host
sim_insts                                  2018206216                       # Number of instructions simulated
sim_ops                                    2552132556                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       245888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       143232                       # Number of bytes read from this memory
system.physmem.bytes_read::total               399104                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            9984                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       170240                       # Number of bytes written to this memory
system.physmem.bytes_written::total            170240                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1921                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1119                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3118                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1330                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1330                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1435436                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     68936817                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1363664                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     40156324                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               111892241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1435436                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1363664                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2799100                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47728249                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47728249                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47728249                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1435436                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     68936817                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1363664                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     40156324                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              159620490                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8553623                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3144999                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2551379                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214502                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1301634                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1238281                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334554                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9282                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3294524                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17329777                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3144999                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1572835                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3658308                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1128006                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        564720                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1622114                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        99698                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8426173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.535660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.327298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4767865     56.58%     56.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228934      2.72%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          260212      3.09%     62.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          474811      5.63%     68.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          215690      2.56%     70.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328975      3.90%     74.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179384      2.13%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154235      1.83%     78.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1816067     21.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8426173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367680                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.026016                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476189                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       516407                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3491696                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35383                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        906497                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535449                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2106                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20634638                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4973                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        906497                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3666204                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         136698                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       120805                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3332697                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       263267                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19821460                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3713                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        141925                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76459                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          756                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27759775                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92331378                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92331378                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060667                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10699093                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4147                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2487                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           674574                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1848037                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944158                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13016                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       290973                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18620727                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4129                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14988136                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29584                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6297157                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18851557                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          759                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8426173                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.778760                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.923806                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2941166     34.91%     34.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1791623     21.26%     56.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1213733     14.40%     70.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       847585     10.06%     80.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       710769      8.44%     89.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381085      4.52%     93.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       378276      4.49%     98.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        87353      1.04%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74583      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8426173                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108701     76.69%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             2      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15095     10.65%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17941     12.66%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12494316     83.36%     83.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212285      1.42%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1494221      9.97%     94.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       785664      5.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14988136                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.752256                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             141739                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009457                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38573765                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24922163                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14551786                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15129875                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29199                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       722696                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          225                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       238940                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        906497                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          55336                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9201                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18624861                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        66170                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1848037                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944158                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2448                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6787                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          161                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127201                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       122777                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249978                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14702554                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393619                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       285579                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2147739                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2081946                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            754120                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.718869                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14563426                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14551786                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9523227                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26720693                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.701242                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356399                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281692                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6343202                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3370                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       217225                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7519676                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.633274                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.162621                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2958552     39.34%     39.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2052829     27.30%     66.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       843149     11.21%     77.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       419864      5.58%     83.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       428525      5.70%     89.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       167640      2.23%     91.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       183609      2.44%     93.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95045      1.26%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       370463      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7519676                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281692                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830556                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125341                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765816                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064716                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249906                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       370463                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25773938                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38157130                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4464                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 127450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281692                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.855362                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.855362                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.169095                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.169095                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66098076                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20117565                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19086326                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8553623                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3123591                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2544070                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       209752                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1295746                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1209033                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          330718                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9288                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3120593                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17254080                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3123591                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1539751                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3798943                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1127080                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        613356                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1527645                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        88492                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8446336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.528281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.310459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4647393     55.02%     55.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          333405      3.95%     58.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          270936      3.21%     62.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          650926      7.71%     69.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          173920      2.06%     71.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          235715      2.79%     74.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          162240      1.92%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           95450      1.13%     77.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1876351     22.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8446336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365178                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.017166                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3257320                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       599627                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3653088                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23190                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        913101                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       530687                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          320                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20673965                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1622                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        913101                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3495240                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         105928                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       149874                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3433519                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       348665                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19945043                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          182                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        139473                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       113611                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27883540                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93138053                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93138053                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17114053                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10769452                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4299                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2628                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           976620                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1878619                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       974003                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18790                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       379828                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18832024                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4308                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14939329                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30708                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6480859                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19973111                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          901                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8446336                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.768735                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.893507                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2929302     34.68%     34.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1803988     21.36%     56.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1205106     14.27%     70.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       876562     10.38%     80.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       754345      8.93%     89.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       398775      4.72%     94.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       337103      3.99%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67670      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73485      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8446336                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          89186     69.73%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19628     15.35%     85.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19090     14.93%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12417295     83.12%     83.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       208295      1.39%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1668      0.01%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1495357     10.01%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       816714      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14939329                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.746550                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             127906                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008562                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38483607                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25317377                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14557124                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15067235                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        57214                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       744705                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          354                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          188                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       246877                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        913101                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          58367                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8321                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18836337                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        44163                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1878619                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       974003                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2609                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6716                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          188                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       126616                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119798                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       246414                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14703509                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1399564                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       235819                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2197165                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2071343                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            797601                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.718980                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14567213                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14557124                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9468839                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26909656                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.701866                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351875                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10030046                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12327668                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6508801                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3407                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       213235                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7533235                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.636437                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.145499                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2906733     38.59%     38.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2092834     27.78%     66.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       845117     11.22%     77.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       485782      6.45%     84.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       389814      5.17%     89.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       164208      2.18%     91.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       194040      2.58%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94938      1.26%     95.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       359769      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7533235                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10030046                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12327668                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1861040                       # Number of memory references committed
system.switch_cpus1.commit.loads              1133914                       # Number of loads committed
system.switch_cpus1.commit.membars               1694                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1768173                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11111174                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       251317                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       359769                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26009766                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38586645                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3332                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 107287                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10030046                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12327668                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10030046                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.852800                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.852800                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.172608                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.172608                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66155577                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20102951                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19059934                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3400                       # number of misc regfile writes
system.l2.replacements                           3119                       # number of replacements
system.l2.tagsinuse                      16380.696144                       # Cycle average of tags in use
system.l2.total_refs                          1154585                       # Total number of references to valid blocks.
system.l2.sampled_refs                          19503                       # Sample count of references to valid blocks.
system.l2.avg_refs                          59.200379                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           737.372341                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     36.579374                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    973.861640                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     35.414413                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    562.329548                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6919.302073                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7115.836754                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.045006                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002233                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.059440                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002162                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.034322                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.422321                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.434316                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999798                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         5595                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4501                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   10101                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4780                       # number of Writeback hits
system.l2.Writeback_hits::total                  4780                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           62                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   114                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         5657                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4553                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10215                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         5657                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4553                       # number of overall hits
system.l2.overall_hits::total                   10215                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1921                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1115                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3114                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1921                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1119                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3118                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1921                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1119                       # number of overall misses
system.l2.overall_misses::total                  3118                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1743321                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     86636758                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1608972                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     49526400                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       139515451                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       152596                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        152596                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1743321                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     86636758                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1608972                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     49678996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        139668047                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1743321                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     86636758                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1608972                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     49678996                       # number of overall miss cycles
system.l2.overall_miss_latency::total       139668047                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5616                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               13215                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4780                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4780                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           56                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               118                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7578                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5672                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                13333                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7578                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5672                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               13333                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.255588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.198540                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.235641                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.071429                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.033898                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.253497                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.197285                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.233856                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.253497                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.197285                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.233856                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43583.025000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45099.821968                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42341.368421                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44418.295964                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 44802.649647                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        38149                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        38149                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43583.025000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45099.821968                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42341.368421                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44395.885612                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 44794.113855                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43583.025000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45099.821968                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42341.368421                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44395.885612                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 44794.113855                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1330                       # number of writebacks
system.l2.writebacks::total                      1330                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1921                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1115                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3114                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1921                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3118                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1921                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3118                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1515118                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     75529493                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1390396                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     43046680                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    121481687                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       129473                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       129473                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1515118                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     75529493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1390396                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     43176153                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    121611160                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1515118                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     75529493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1390396                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     43176153                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    121611160                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.255588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.198540                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.235641                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.071429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.033898                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.253497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.197285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.233856                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.253497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.197285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.233856                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37877.950000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39317.799584                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36589.368421                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 38606.887892                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39011.460180                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 32368.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 32368.250000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37877.950000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39317.799584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36589.368421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 38584.587131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39002.937781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37877.950000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39317.799584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36589.368421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 38584.587131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39002.937781                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               512.554179                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001630780                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1941144.922481                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.554179                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064991                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.821401                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1622053                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1622053                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1622053                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1622053                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1622053                       # number of overall hits
system.cpu0.icache.overall_hits::total        1622053                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           61                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           61                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           61                       # number of overall misses
system.cpu0.icache.overall_misses::total           61                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2706624                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2706624                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2706624                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2706624                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2706624                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2706624                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1622114                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1622114                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1622114                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1622114                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1622114                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1622114                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 44370.885246                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 44370.885246                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 44370.885246                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 44370.885246                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 44370.885246                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 44370.885246                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           17                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           17                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2073797                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2073797                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2073797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2073797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2073797                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2073797                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47131.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 47131.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 47131.750000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 47131.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 47131.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 47131.750000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7578                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164581775                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7834                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21008.651391                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.561168                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.438832                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888911                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111089                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1087047                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1087047                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701536                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701536                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2364                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2364                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1681                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1681                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1788583                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1788583                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1788583                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1788583                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14611                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14611                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          244                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          244                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14855                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14855                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14855                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14855                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    437588505                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    437588505                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10136822                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10136822                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    447725327                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    447725327                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    447725327                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    447725327                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1101658                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1101658                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701780                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701780                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1803438                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1803438                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1803438                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1803438                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013263                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013263                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000348                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000348                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008237                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008237                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008237                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008237                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29949.250907                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29949.250907                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 41544.352459                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41544.352459                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30139.705621                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30139.705621                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30139.705621                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30139.705621                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2135                       # number of writebacks
system.cpu0.dcache.writebacks::total             2135                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7095                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7095                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          182                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          182                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7277                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7277                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7277                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7277                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7516                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7516                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7578                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7578                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7578                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7578                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    142288039                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    142288039                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1799607                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1799607                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    144087646                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    144087646                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    144087646                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    144087646                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006822                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006822                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004202                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004202                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004202                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004202                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18931.351650                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18931.351650                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 29025.919355                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29025.919355                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19013.941145                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19013.941145                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19013.941145                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19013.941145                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               510.636975                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999712570                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   513                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1948757.446394                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.636975                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.058713                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.818328                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1527597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1527597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1527597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1527597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1527597                       # number of overall hits
system.cpu1.icache.overall_hits::total        1527597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           48                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           48                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           48                       # number of overall misses
system.cpu1.icache.overall_misses::total           48                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2265100                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2265100                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2265100                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2265100                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2265100                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2265100                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1527645                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1527645                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1527645                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1527645                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1527645                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1527645                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47189.583333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47189.583333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47189.583333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47189.583333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47189.583333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47189.583333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1781023                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1781023                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1781023                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1781023                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1781023                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1781023                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45667.256410                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45667.256410                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 45667.256410                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45667.256410                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 45667.256410                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45667.256410                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5672                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157427067                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5928                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26556.522773                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.966629                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.033371                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.882682                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.117318                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1062596                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1062596                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       723010                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        723010                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1936                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1936                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1700                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1700                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1785606                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1785606                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1785606                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1785606                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14349                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14349                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          532                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          532                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14881                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14881                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14881                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14881                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    473250204                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    473250204                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     23037399                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     23037399                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    496287603                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    496287603                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    496287603                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    496287603                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1076945                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1076945                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       723542                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       723542                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1800487                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1800487                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1800487                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1800487                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013324                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013324                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000735                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000735                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008265                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008265                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008265                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008265                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32981.406649                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32981.406649                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 43303.381579                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 43303.381579                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33350.420200                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33350.420200                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33350.420200                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33350.420200                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2645                       # number of writebacks
system.cpu1.dcache.writebacks::total             2645                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8733                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8733                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          476                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          476                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9209                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9209                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9209                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9209                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5616                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5616                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5672                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5672                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5672                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5672                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     91542791                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     91542791                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1305844                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1305844                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     92848635                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     92848635                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     92848635                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     92848635                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005215                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005215                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003150                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003150                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003150                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003150                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16300.354523                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16300.354523                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23318.642857                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23318.642857                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16369.646509                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16369.646509                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16369.646509                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16369.646509                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
