#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat May  6 06:11:02 2023
# Process ID: 19372
# Current directory: C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.runs/impl_1
# Command line: vivado.exe -log fpga_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fpga_wrapper.tcl -notrace
# Log file: C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.runs/impl_1/fpga_wrapper.vdi
# Journal file: C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source fpga_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/ip_repo/fir_sup_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/ip_repo/fir_mem_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 382.172 ; gain = 42.664
Command: link_design -top fpga_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ip/fpga_fir_sup_ip_0_1/fpga_fir_sup_ip_0_1.dcp' for cell 'fpga_i/fir_sup_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ip/fpga_processing_system7_0_0/fpga_processing_system7_0_0.dcp' for cell 'fpga_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ip/fpga_rst_ps7_0_100M_0/fpga_rst_ps7_0_100M_0.dcp' for cell 'fpga_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ip/fpga_auto_pc_0/fpga_auto_pc_0.dcp' for cell 'fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ip/fpga_processing_system7_0_0/fpga_processing_system7_0_0.xdc] for cell 'fpga_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ip/fpga_processing_system7_0_0/fpga_processing_system7_0_0.xdc] for cell 'fpga_i/processing_system7_0/inst'
Parsing XDC File [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ip/fpga_rst_ps7_0_100M_0/fpga_rst_ps7_0_100M_0_board.xdc] for cell 'fpga_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ip/fpga_rst_ps7_0_100M_0/fpga_rst_ps7_0_100M_0_board.xdc] for cell 'fpga_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ip/fpga_rst_ps7_0_100M_0/fpga_rst_ps7_0_100M_0.xdc] for cell 'fpga_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.srcs/sources_1/bd/fpga/ip/fpga_rst_ps7_0_100M_0/fpga_rst_ps7_0_100M_0.xdc] for cell 'fpga_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 8 instances

17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 727.770 ; gain = 345.598
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.732 . Memory (MB): peak = 736.102 ; gain = 8.332

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ce9b7026

Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1269.141 ; gain = 533.039

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17c4db6f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.409 . Memory (MB): peak = 1269.141 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 128c93a46

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.472 . Memory (MB): peak = 1269.141 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c6412d82

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.868 . Memory (MB): peak = 1269.141 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 328 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c6412d82

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.952 . Memory (MB): peak = 1269.141 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 246de3491

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1269.141 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 246de3491

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1269.141 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1269.141 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 246de3491

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1269.141 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 246de3491

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1269.141 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 246de3491

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1269.141 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1269.141 ; gain = 541.371
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1269.141 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.runs/impl_1/fpga_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fpga_wrapper_drc_opted.rpt -pb fpga_wrapper_drc_opted.pb -rpx fpga_wrapper_drc_opted.rpx
Command: report_drc -file fpga_wrapper_drc_opted.rpt -pb fpga_wrapper_drc_opted.pb -rpx fpga_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.runs/impl_1/fpga_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1269.141 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1593791b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1269.141 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1269.141 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 108ad5b2f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1269.141 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b5b05b1c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1269.141 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b5b05b1c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1269.141 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: b5b05b1c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1269.141 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ae8dcbe8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1269.141 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1269.141 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: fd20b984

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1269.141 ; gain = 0.000
Phase 2 Global Placement | Checksum: b51ce2e4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1269.141 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b51ce2e4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1269.141 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17418bc00

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1269.141 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: a1585cb6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1269.141 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: a1585cb6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1269.141 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: a1585cb6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1269.141 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 13046b4a8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1269.141 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 19f588184

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1269.141 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 120151146

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1269.141 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 120151146

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1269.141 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 120151146

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1269.141 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 120151146

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1269.141 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d4683a78

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d4683a78

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1271.496 ; gain = 2.355
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.090. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1417df36c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1271.496 ; gain = 2.355
Phase 4.1 Post Commit Optimization | Checksum: 1417df36c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1271.496 ; gain = 2.355

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1417df36c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1271.496 ; gain = 2.355

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1417df36c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1271.496 ; gain = 2.355

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: a24789d7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1271.496 ; gain = 2.355
Phase 4 Post Placement Optimization and Clean-Up | Checksum: a24789d7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1271.496 ; gain = 2.355
Ending Placer Task | Checksum: 847a0585

Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1271.496 ; gain = 2.355
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 1271.496 ; gain = 2.355
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.219 . Memory (MB): peak = 1281.996 ; gain = 10.500
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.runs/impl_1/fpga_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file fpga_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1281.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file fpga_wrapper_utilization_placed.rpt -pb fpga_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1281.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fpga_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1281.996 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 52e7fbae ConstDB: 0 ShapeSum: 319209d7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16414f6e5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1343.230 ; gain = 61.234
Post Restoration Checksum: NetGraph: 9c6d8d25 NumContArr: c7a769c0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16414f6e5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1343.230 ; gain = 61.234

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16414f6e5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1349.270 ; gain = 67.273

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16414f6e5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1349.270 ; gain = 67.273
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15571307e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1356.023 ; gain = 74.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.182 | TNS=-75.211| WHS=-0.492 | THS=-19.155|

Phase 2 Router Initialization | Checksum: 10de7d5df

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1357.535 ; gain = 75.539

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2227d0b92

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1357.535 ; gain = 75.539

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 198
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.692 | TNS=-115.556| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2cea8f575

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1369.617 ; gain = 87.621

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.619 | TNS=-116.880| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10b1b7649

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1369.617 ; gain = 87.621

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.522 | TNS=-113.138| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 13297d749

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1369.617 ; gain = 87.621

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.667 | TNS=-117.119| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1eb9793dc

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1369.617 ; gain = 87.621
Phase 4 Rip-up And Reroute | Checksum: 1eb9793dc

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1369.617 ; gain = 87.621

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 291a88771

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1369.617 ; gain = 87.621
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.407 | TNS=-107.664| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1deb266f2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1369.617 ; gain = 87.621

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1deb266f2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1369.617 ; gain = 87.621
Phase 5 Delay and Skew Optimization | Checksum: 1deb266f2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1369.617 ; gain = 87.621

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 184cfabc9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1369.617 ; gain = 87.621
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.407 | TNS=-107.216| WHS=-0.306 | THS=-1.601 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1892c6f80

Time (s): cpu = 00:01:40 ; elapsed = 00:01:34 . Memory (MB): peak = 1603.922 ; gain = 321.926
Phase 6.1 Hold Fix Iter | Checksum: 1892c6f80

Time (s): cpu = 00:01:40 ; elapsed = 00:01:34 . Memory (MB): peak = 1603.922 ; gain = 321.926

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.407 | TNS=-107.216| WHS=-0.306 | THS=-1.492 |

Phase 6.2 Additional Hold Fix | Checksum: cb788bb0

Time (s): cpu = 00:02:32 ; elapsed = 00:02:27 . Memory (MB): peak = 1627.324 ; gain = 345.328
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
WARNING: [Route 35-468] The router encountered 3 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]_LDC/CLR
	fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]_LDC/CLR
	fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]_LDC/CLR

Phase 6 Post Hold Fix | Checksum: 243671627

Time (s): cpu = 00:02:37 ; elapsed = 00:02:31 . Memory (MB): peak = 1627.324 ; gain = 345.328

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.480997 %
  Global Horizontal Routing Utilization  = 0.771369 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 24.3243%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 28.8288%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1dee5333d

Time (s): cpu = 00:02:37 ; elapsed = 00:02:31 . Memory (MB): peak = 1627.324 ; gain = 345.328

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1dee5333d

Time (s): cpu = 00:02:37 ; elapsed = 00:02:31 . Memory (MB): peak = 1627.324 ; gain = 345.328

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d3f73e79

Time (s): cpu = 00:02:37 ; elapsed = 00:02:31 . Memory (MB): peak = 1627.324 ; gain = 345.328

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 222073d3f

Time (s): cpu = 00:02:37 ; elapsed = 00:02:31 . Memory (MB): peak = 1627.324 ; gain = 345.328
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.407 | TNS=-110.720| WHS=-0.306 | THS=-1.337 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 222073d3f

Time (s): cpu = 00:02:37 ; elapsed = 00:02:31 . Memory (MB): peak = 1627.324 ; gain = 345.328
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:37 ; elapsed = 00:02:31 . Memory (MB): peak = 1627.324 ; gain = 345.328

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:41 ; elapsed = 00:02:34 . Memory (MB): peak = 1627.324 ; gain = 345.328
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.638 . Memory (MB): peak = 1627.324 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.runs/impl_1/fpga_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fpga_wrapper_drc_routed.rpt -pb fpga_wrapper_drc_routed.pb -rpx fpga_wrapper_drc_routed.rpx
Command: report_drc -file fpga_wrapper_drc_routed.rpt -pb fpga_wrapper_drc_routed.pb -rpx fpga_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.runs/impl_1/fpga_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fpga_wrapper_methodology_drc_routed.rpt -pb fpga_wrapper_methodology_drc_routed.pb -rpx fpga_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file fpga_wrapper_methodology_drc_routed.rpt -pb fpga_wrapper_methodology_drc_routed.pb -rpx fpga_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.runs/impl_1/fpga_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fpga_wrapper_power_routed.rpt -pb fpga_wrapper_power_summary_routed.pb -rpx fpga_wrapper_power_routed.rpx
Command: report_power -file fpga_wrapper_power_routed.rpt -pb fpga_wrapper_power_summary_routed.pb -rpx fpga_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
87 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fpga_wrapper_route_status.rpt -pb fpga_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file fpga_wrapper_timing_summary_routed.rpt -pb fpga_wrapper_timing_summary_routed.pb -rpx fpga_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file fpga_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file fpga_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fpga_wrapper_bus_skew_routed.rpt -pb fpga_wrapper_bus_skew_routed.pb -rpx fpga_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force fpga_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]_LDC_i_1/O, cell fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]_LDC_i_1/O, cell fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]_LDC_i_1/O, cell fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[0]_P is a gated clock net sourced by a combinational pin fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[0]_LDC_i_1/O, cell fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[10]_P is a gated clock net sourced by a combinational pin fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[10]_LDC_i_1/O, cell fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[11]_P is a gated clock net sourced by a combinational pin fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[11]_LDC_i_1/O, cell fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[1]_P is a gated clock net sourced by a combinational pin fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[1]_LDC_i_1/O, cell fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[2]_P is a gated clock net sourced by a combinational pin fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[2]_LDC_i_1/O, cell fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[3]_P is a gated clock net sourced by a combinational pin fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[3]_LDC_i_1/O, cell fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[4]_P is a gated clock net sourced by a combinational pin fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[4]_LDC_i_1/O, cell fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[5]_P is a gated clock net sourced by a combinational pin fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[5]_LDC_i_1/O, cell fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[6]_P is a gated clock net sourced by a combinational pin fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[6]_LDC_i_1/O, cell fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[7]_P is a gated clock net sourced by a combinational pin fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[7]_LDC_i_1/O, cell fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[8]_P is a gated clock net sourced by a combinational pin fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[8]_LDC_i_1/O, cell fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[9]_P is a gated clock net sourced by a combinational pin fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[9]_LDC_i_1/O, cell fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 15 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./fpga_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 18 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1801.387 ; gain = 174.062
INFO: [Common 17-206] Exiting Vivado at Sat May  6 06:15:39 2023...
