*----------------------------------------------------------------------------------------
*	Innovus 21.19-s058_1 (64bit) 04/04/2024 09:59 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-May-04 13:59:35 (2025-May-04 10:59:35 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: audioport
*
*	Liberty Libraries used: 
*	        FuncMax: /research/cas/public/DT3_2025/lib/logic_lib/NangateOpenCellLibrary_typical.lib
*
*	Power Domain used: 
*              Rail:        VDD      Voltage:       1.08 
*
*       Power View : FuncMax
*
*       User-Defined Activity : N.A.
*
*	Switching Activity File used: 
*	        results/audioport_rtl.saif
*
*            Total Design annotation coverage: 1846/55044 = 3.353681% 

*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile reports/6_innovus_audioport_postlayout_power.txt
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:        5.91559897 	   49.7653%
Total Switching Power:       3.52356300 	   29.6422%
Total Leakage Power:         2.44782726 	   20.5925%
Total Power:                11.88698924 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         4.489      0.6362       1.629       6.754       56.82 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                      1.044       1.427      0.7822       3.253       27.37 
Clock (Combinational)            0.07141      0.4975    0.004554      0.5735       4.824 
Clock (Sequential)                 0.311      0.9629     0.03213       1.306       10.99 
-----------------------------------------------------------------------------------------
Total                              5.916       3.524       2.448       11.89         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      1.08      5.916       3.524       2.448       11.89         100 


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
mclk                            0.003124    0.006307   0.0007865     0.01022     0.08595 
clk                               0.3824        1.46     0.03667       1.879       15.81 
-----------------------------------------------------------------------------------------
Total (excluding duplicates)      0.3824        1.46     0.03668       1.879       15.81 
-----------------------------------------------------------------------------------------
Clock: mclk
Clock Period: 0.017500 usec 
Clock Toggle Rate:    36.8636 Mhz 
Clock Static Probability:  0.5000

Clock: clk
Clock Period: 0.017500 usec 
Clock Toggle Rate:   153.8461 Mhz 
Clock Static Probability:  0.5000



-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*                Highest Average Power: dsp_unit_1/dsp_unit_rtl_1_dsp_unit_dsp_proc_inst/clk_gate_data0_r_1_lpi_2_reg/latch_clone (CLKGATETST_X8):         0.009457 
*                Highest Leakage Power: i2s_unit_1/clk_gate_shift_reg_reg_1/latch_clone (CLKGATETST_X8):        0.0002166 
*          Total Cap:      4.00549e-10 F
*          Total instances in design: 39341
*          Total instances in design with no power:     0
*          Total instances in design with no activity:     0
*          Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

