<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Verilog::Netlist - Verilog Netlist</title>
    <style>
        body { font-family: monospace; margin: 20px; line-height: 1.4; }
        a { color: #0066cc; }
        pre { white-space: pre-wrap; }
    </style>
</head>
<body>
    <div id="main-content">
<section class="p-strip is-bordered">
<div class="row">
<div class="col-3 u-hide--small u-hide" id="toc">
</div>
<div id="tableWrapper">
<p id="distroAndSection"></p>

Provided by: <a href="https://launchpad.net/ubuntu/questing/+package/libverilog-perl">libverilog-perl_3.482-2_amd64</a> <br><br><pre>
</pre><h4><b>NAME</b></h4><pre>
       Verilog::Netlist - Verilog Netlist

</pre><h4><b>SYNOPSIS</b></h4><pre>
           use Verilog::Netlist;

           # Setup options so files can be found
           use Verilog::Getopt;
           my $opt = new Verilog::Getopt;
           $opt-&gt;parameter( "+incdir+verilog",
                            "-y","verilog",
                            );

           # Prepare netlist
           my $nl = new Verilog::Netlist(options =&gt; $opt,);
           foreach my $file ('testnetlist.v') {
               $nl-&gt;read_file(filename=&gt;$file);
           }
           # Read in any sub-modules
           $nl-&gt;link();
           #$nl-&gt;lint();  # Optional, see docs; probably not wanted
           $nl-&gt;exit_if_error();

           foreach my $mod ($nl-&gt;top_modules_sorted) {
               show_hier($mod, "  ", "", "");
           }

           sub show_hier {
               my $mod = shift;
               my $indent = shift;
               my $hier = shift;
               my $cellname = shift;
               if (!$cellname) {$hier = $mod-&gt;name;} #top modules get the design name
               else {$hier .= ".$cellname";} #append the cellname
               printf("%-45s %s\n", $indent."Module ".$mod-&gt;name,$hier);
               foreach my $sig ($mod-&gt;ports_sorted) {
                   printf($indent."      %sput %s\n", $sig-&gt;direction, $sig-&gt;name);
               }
               foreach my $cell ($mod-&gt;cells_sorted) {
                   printf($indent. "    Cell %s\n", $cell-&gt;name);
                   foreach my $pin ($cell-&gt;pins_sorted) {
                       printf($indent."     .%s(%s)\n", $pin-&gt;name, $pin-&gt;netname);
                   }
                   show_hier($cell-&gt;submod, $indent."   ", $hier, $cell-&gt;name) if $cell-&gt;submod;
               }
           }

</pre><h4><b>DESCRIPTION</b></h4><pre>
       Verilog::Netlist reads and holds interconnect information about a whole design database.

       See the "Which Package" section of Verilog::Language if you are unsure which parsing package to use for a
       new application.

       A Verilog::Netlist is composed of files, which contain the text read from each file.

       A file may contain modules, which are individual blocks that can be instantiated (designs, in Synopsys
       terminology.)

       Modules have ports, which are the interconnection between nets in that module and the outside world.
       Modules also have nets, (aka signals), which interconnect the logic inside that module.

       Modules can also instantiate other modules.  The instantiation of a module is a Cell.  Cells have pins
       that interconnect the referenced module's pin to a net in the module doing the instantiation.

       Each of these types, files, modules, ports, nets, cells and pins have a class.  For example
       Verilog::Netlist::Cell has the list of Verilog::Netlist::Pin(s) that interconnect that cell.

</pre><h4><b>FUNCTIONS</b></h4><pre>
       See also Verilog::Netlist::Subclass for additional accessors and methods.

       $netlist-&gt;lint
           Error  checks  the  entire  netlist structure.  Currently there are only two checks, that modules are
           bound to instantiations (which is also checked by $netlist-&gt;link), and that signals  aren't  multiply
           driven.   Note  that  as there is no elaboration you may get false errors about multiple drivers from
           generate statements that are mutually exclusive.  For this reason and the few lint checks you may not
           want to use this method.  Alternatively to avoid  pin  interconnect  checks,  set  the  $netlist-&gt;new
           (...use_vars=&gt;0...) option.

       $netlist-&gt;<b>link()</b>
           Resolves references between the different modules.

           If  link_read=&gt;1  is passed when netlist-&gt;new is called (it is by default), undefined modules will be
           searched for using the Verilog::Getopt package, passed by a reference in the creation of the netlist.
           To suppress errors in any missing references, set link_read_nonfatal=&gt;1 also.

       $netlist-&gt;new
           Creates a new netlist structure.  Pass optional parameters by name, with the following parameters:

           implicit_wires_ok =&gt; $true_or_false
                   Indicates whether to allow undeclared wires to be used.

           include_open_nonfatal =&gt; $true_or_false
                   Indicates that include files that do not exist should be ignored.

           keep_comments =&gt; $true_or_false
                   Indicates that  comment  fields  should  be  preserved  and  on  net  declarations  into  the
                   Vtest::Netlist::Net structures.  Otherwise all comments are stripped for speed.

           link_read =&gt; $true_or_false
                   Indicates whether or not the parser should automatically search for undefined modules through
                   the "options" object.

           link_read_nonfatal =&gt; $true_or_false
                   Indicates  that  modules that referenced but not found should be ignored, rather than causing
                   an error message.

           logger =&gt; object
                   Specify a message handler object to be used for  error  handling,  this  class  should  be  a
                   Verilog::Netlist::Logger    object,    or    derived    from    one.    If   unspecified,   a
                   Verilog::Netlist::Logger local to this netlist will be used.

           options =&gt; $opt_object
                   An optional pointer to a Verilog::Getopt object, to be used for locating files.

           parser =&gt; $package_name
                   The name of the parser class. Defaults to "Verilog::Netlist::File::Parser".

           preproc =&gt; $package_name
                   The name of the preprocessor class. Defaults to "Verilog::Preproc".

           synthesis =&gt; $true_or_false
                   With synthesis set, define SYNTHESIS, and ignore text between "ambit",  "pragma",  "synopsys"
                   or  "synthesis"  translate_off  and  translate_on  meta comments.  Note using metacomments is
                   discouraged  as  they  have   led   to   silicon   bugs   (versus   ifdef   SYNTHESIS);   see
                   &lt;https://www.veripool.org/papers/TenIPEdits_SNUGBos07_paper.pdf&gt;.

           use_pinselects =&gt; $true_or_false
                   Indicates   that   bit  selects  should  be  parsed  and  interpreted.   False  for  backward
                   compatibility, but true recommended in new applications.

           use_vars =&gt; $true_or_false
                   Indicates that signals, variables,  and  pin  interconnect  information  is  needed;  set  by
                   default.   If  clear  do not read it, nor report lint related pin warnings, which can greatly
                   improve performance.

       $netlist-&gt;dump
           Prints debugging information for the entire netlist structure.

</pre><h4><b>INTERFACE</b> <b>FUNCTIONS</b></h4><pre>
       $netlist-&gt;find_interface($name)
           Returns Verilog::Netlist::Interface matching given name.

       $netlist-&gt;interfaces
           Returns list of Verilog::Netlist::Interface.

       $netlist-&gt;interfaces_sorted
           Returns name sorted list of Verilog::Netlist::Interface.

       $netlist-&gt;new_interface
           Creates a new Verilog::Netlist::Interface.

</pre><h4><b>MODULE</b> <b>FUNCTIONS</b></h4><pre>
       $netlist-&gt;find_module($name)
           Returns Verilog::Netlist::Module matching given name.

       $netlist-&gt;modules
           Returns list of Verilog::Netlist::Module.

       $netlist-&gt;modules_sorted
           Returns name sorted list of Verilog::Netlist::Module.

       $netlist-&gt;modules_sorted_level
           Returns level sorted list of Verilog::Netlist::Module.  Leaf modules will  be  first,  the  top  most
           module will be last.

       $netlist-&gt;new_module
           Creates a new Verilog::Netlist::Module.

       $netlist-&gt;new_root_module
           Creates a new Verilog::Netlist::Module for $root, if one doesn't already exist.

       $netlist-&gt;top_modules_sorted
           Returns  name  sorted list of Verilog::Netlist::Module, only for those modules which have no children
           and are not unused library cells.

</pre><h4><b>FILE</b> <b>FUNCTIONS</b></h4><pre>
       $netlist-&gt;dependency_write(<u>filename</u>)
           Writes a dependency file for make, listing all input and output files.

       $netlist-&gt;defvalue_nowarn(<u>define</u>)
           Return the value of the specified define or undef.

       $netlist-&gt;dependency_in(<u>filename</u>)
           Adds an additional input dependency for dependency_write.

       $netlist-&gt;dependency_out(<u>filename</u>)
           Adds an additional output dependency for dependency_write.

       $netlist-&gt;delete
           Delete the netlist, reclaim memory.  Unfortunately netlists will not  disappear  simply  with  normal
           garbage  collection  from  leaving  of scope due to complications with reference counting and weaking
           Class::Struct structures; solutions welcome.

       $netlist-&gt;files
           Returns list of Verilog::Netlist::File.

       $netlist-&gt;files_sorted
           Returns a name sorted list of Verilog::Netlist::File.

       $netlist-&gt;find_file($name)
           Returns Verilog::Netlist::File matching given name.

       $netlist-&gt;read_file( filename=&gt;$name)
           Reads the given Verilog file, and returns a Verilog::Netlist::File reference.

           Generally called as $netlist-&gt;read_file.  Pass a hash of parameters.  Reads the filename=&gt; parameter,
           parsing all instantiations, ports, and signals, and creating Verilog::Netlist::Module structures.

       $netlist-&gt;<b>read_libraries()</b>
           Read any libraries  specified  in  the  options=&gt;  argument  passed  with  the  netlist  constructor.
           Automatically  invoked  when netlist linking results in a module that wasn't found, and thus might be
           inside the libraries.

       $netlist-&gt;remove_defines(<u>string</u>)
           Expand any `defines in the string and return the results.   Undefined  defines  will  remain  in  the
           returned string.

       $netlist-&gt;resolve_filename(<u>string</u>, [<u>lookup_type</u>])
           Convert  a  module name to a filename.  Optional lookup_type is 'module', 'include', or 'all', to use
           only module_dirs, incdirs, or both for the lookup.  Return undef if not found.

       $self-&gt;verilog_text
           Returns verilog code which represents the netlist.  The netlist must be already -&gt;link'ed for this to
           work correctly.

</pre><h4><b>BUGS</b></h4><pre>
       Cell instantiations without any arguments are not supported, a empty set  of  parenthesis  are  required.
       (Use "cell <b>cell()</b>;", not "cell cell;".)

       Order based pin interconnect is not supported, use name based connections.

</pre><h4><b>DISTRIBUTION</b></h4><pre>
       Verilog-Perl is part of the &lt;https://www.veripool.org/&gt; free Verilog EDA software tool suite.  The latest
       version is available from CPAN and from &lt;https://www.veripool.org/verilog-perl&gt;.

       Copyright  2000-2024  by  Wilson  Snyder.   This package is free software; you can redistribute it and/or
       modify it under the terms of either the GNU Lesser General Public License Version 3 or the Perl  Artistic
       License Version 2.0.

</pre><h4><b>AUTHORS</b></h4><pre>
       Wilson Snyder &lt;<a href="mailto:wsnyder@wsnyder.org">wsnyder@wsnyder.org</a>&gt;

</pre><h4><b>SEE</b> <b>ALSO</b></h4><pre>
       Verilog-Perl,      Verilog::Netlist::Cell,      Verilog::Netlist::File,      Verilog::Netlist::Interface,
       Verilog::Netlist::Logger,  Verilog::Netlist::ModPort,  Verilog::Netlist::Module,   Verilog::Netlist::Net,
       Verilog::Netlist::Pin, Verilog::Netlist::PinSelection, Verilog::Netlist::Port, Verilog::Netlist::Subclass

       And the &lt;https://www.veripool.org/verilog-mode&gt;Verilog-Mode package for Emacs.

perl v5.40.1                                       2025-04-20                                       <u><a href="../man3pm/Netlist.3pm.html">Netlist</a></u>(3pm)
</pre>
 </div>
</div></section>
</div>
</body>
</html>