# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 15:43:44 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.control
# Loading __work.dff
# Loading __work.mux4_1_3b
# Loading __work.regFile
# Loading __work.mux4_1_16b
# Loading __work.execute
# Loading __work.branch_cmd
# Loading __work.alu
# Loading __work.shifter
# Loading __work.rotate_lft
# Loading __work.shift_lft
# Loading __work.shift_rght_arithmetic
# Loading __work.shift_rght_logical
# Loading __work.memory
# Loading __work.wb
# ** Warning: (vsim-3008) [CNNODP] - Component name (write) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 131
# ** Error: (vsim-3043) Unresolved reference to 'write' in DUT.p0.decode0.regFile0.write.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 131
# ** Warning: (vsim-3008) [CNNODP] - Component name (halt) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 152
# ** Error: (vsim-3043) Unresolved reference to 'halt' in DUT.p0.memory0.halt.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 152
# ** Warning: (vsim-3008) [CNNODP] - Component name (memRead) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 140
# ** Error: (vsim-3043) Unresolved reference to 'memRead' in DUT.p0.memory0.memRead.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 140
# ** Warning: (vsim-3008) [CNNODP] - Component name (memReadorWrite) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 143
# ** Error: (vsim-3043) Unresolved reference to 'memReadorWrite' in DUT.p0.memory0.memReadorWrite.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 143
# ** Error: (vsim-3063) Port 'PC' not found in the connected module (4th connection).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/fetch0 File: proc.v Line: 71
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'err'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/fetch0 File: proc.v Line: 71
# ** Error: (vsim-3063) Port 'writeData' not found in the connected module (3rd connection).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/decode0/regFile0 File: decode.v Line: 53
# ** Error: (vsim-3063) Port 'writeRegSel' not found in the connected module (7th connection).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/decode0/regFile0 File: decode.v Line: 53
# Error loading design
# End time: 15:43:44 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 8, Warnings: 4
