// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module makePatches_ShadowQuilt_fromEdges_areWedgeSuperPointsEqual (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        wsp1_2_address0,
        wsp1_2_ce0,
        wsp1_2_q0,
        wsp1_2_address1,
        wsp1_2_ce1,
        wsp1_2_q1,
        wsp1,
        wsp11,
        wsp2,
        wsp23,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] wsp1_2_address0;
output   wsp1_2_ce0;
input  [63:0] wsp1_2_q0;
output  [11:0] wsp1_2_address1;
output   wsp1_2_ce1;
input  [63:0] wsp1_2_q1;
input  [7:0] wsp1;
input  [2:0] wsp11;
input  [7:0] wsp2;
input  [2:0] wsp23;
output  [0:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] wsp1_2_address0;
reg wsp1_2_ce0;
reg[11:0] wsp1_2_address1;
reg wsp1_2_ce1;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
wire    ap_block_state8_pp0_stage1_iter3;
wire    ap_block_state10_pp0_stage1_iter4;
wire    ap_block_state12_pp0_stage1_iter5;
wire    ap_block_state14_pp0_stage1_iter6;
wire    ap_block_state16_pp0_stage1_iter7;
wire    ap_block_state18_pp0_stage1_iter8;
wire    ap_block_state20_pp0_stage1_iter9;
wire    ap_block_state22_pp0_stage1_iter10;
wire    ap_block_state24_pp0_stage1_iter11;
wire    ap_block_state26_pp0_stage1_iter12;
wire    ap_block_state28_pp0_stage1_iter13;
wire    ap_block_state30_pp0_stage1_iter14;
wire    ap_block_state32_pp0_stage1_iter15;
wire    ap_block_state34_pp0_stage1_iter16;
wire    ap_block_state36_pp0_stage1_iter17;
wire    ap_block_state38_pp0_stage1_iter18;
wire    ap_block_state40_pp0_stage1_iter19;
wire    ap_block_state42_pp0_stage1_iter20;
wire    ap_block_state44_pp0_stage1_iter21;
wire    ap_block_state46_pp0_stage1_iter22;
wire    ap_block_state48_pp0_stage1_iter23;
wire    ap_block_state50_pp0_stage1_iter24;
wire    ap_block_state52_pp0_stage1_iter25;
wire    ap_block_state54_pp0_stage1_iter26;
wire    ap_block_state56_pp0_stage1_iter27;
wire    ap_block_state58_pp0_stage1_iter28;
wire    ap_block_state60_pp0_stage1_iter29;
wire    ap_block_state62_pp0_stage1_iter30;
wire    ap_block_state64_pp0_stage1_iter31;
wire    ap_block_state66_pp0_stage1_iter32;
wire    ap_block_state68_pp0_stage1_iter33;
wire    ap_block_pp0_stage1_11001;
reg   [2:0] wsp23_read_reg_819;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state11_pp0_stage0_iter5;
wire    ap_block_state13_pp0_stage0_iter6;
wire    ap_block_state15_pp0_stage0_iter7;
wire    ap_block_state17_pp0_stage0_iter8;
wire    ap_block_state19_pp0_stage0_iter9;
wire    ap_block_state21_pp0_stage0_iter10;
wire    ap_block_state23_pp0_stage0_iter11;
wire    ap_block_state25_pp0_stage0_iter12;
wire    ap_block_state27_pp0_stage0_iter13;
wire    ap_block_state29_pp0_stage0_iter14;
wire    ap_block_state31_pp0_stage0_iter15;
wire    ap_block_state33_pp0_stage0_iter16;
wire    ap_block_state35_pp0_stage0_iter17;
wire    ap_block_state37_pp0_stage0_iter18;
wire    ap_block_state39_pp0_stage0_iter19;
wire    ap_block_state41_pp0_stage0_iter20;
wire    ap_block_state43_pp0_stage0_iter21;
wire    ap_block_state45_pp0_stage0_iter22;
wire    ap_block_state47_pp0_stage0_iter23;
wire    ap_block_state49_pp0_stage0_iter24;
wire    ap_block_state51_pp0_stage0_iter25;
wire    ap_block_state53_pp0_stage0_iter26;
wire    ap_block_state55_pp0_stage0_iter27;
wire    ap_block_state57_pp0_stage0_iter28;
wire    ap_block_state59_pp0_stage0_iter29;
wire    ap_block_state61_pp0_stage0_iter30;
wire    ap_block_state63_pp0_stage0_iter31;
wire    ap_block_state65_pp0_stage0_iter32;
wire    ap_block_state67_pp0_stage0_iter33;
wire    ap_block_pp0_stage0_11001;
reg   [2:0] wsp23_read_reg_819_pp0_iter1_reg;
reg   [2:0] wsp23_read_reg_819_pp0_iter2_reg;
reg   [2:0] wsp23_read_reg_819_pp0_iter3_reg;
reg   [2:0] wsp23_read_reg_819_pp0_iter4_reg;
reg   [2:0] wsp23_read_reg_819_pp0_iter5_reg;
reg   [2:0] wsp23_read_reg_819_pp0_iter6_reg;
reg   [2:0] wsp23_read_reg_819_pp0_iter7_reg;
reg   [2:0] wsp23_read_reg_819_pp0_iter8_reg;
reg   [2:0] wsp23_read_reg_819_pp0_iter9_reg;
reg   [2:0] wsp23_read_reg_819_pp0_iter10_reg;
reg   [2:0] wsp23_read_reg_819_pp0_iter11_reg;
reg   [7:0] wsp2_read_reg_824;
reg   [7:0] wsp2_read_reg_824_pp0_iter1_reg;
reg   [7:0] wsp2_read_reg_824_pp0_iter2_reg;
reg   [7:0] wsp2_read_reg_824_pp0_iter3_reg;
reg   [7:0] wsp2_read_reg_824_pp0_iter4_reg;
reg   [7:0] wsp2_read_reg_824_pp0_iter5_reg;
reg   [7:0] wsp2_read_reg_824_pp0_iter6_reg;
reg   [7:0] wsp2_read_reg_824_pp0_iter7_reg;
reg   [7:0] wsp2_read_reg_824_pp0_iter8_reg;
reg   [7:0] wsp2_read_reg_824_pp0_iter9_reg;
reg   [7:0] wsp2_read_reg_824_pp0_iter10_reg;
reg   [7:0] wsp2_read_reg_824_pp0_iter11_reg;
reg   [7:0] wsp2_read_reg_824_pp0_iter12_reg;
reg   [2:0] wsp11_read_reg_830;
reg   [2:0] wsp11_read_reg_830_pp0_iter1_reg;
reg   [2:0] wsp11_read_reg_830_pp0_iter2_reg;
reg   [2:0] wsp11_read_reg_830_pp0_iter3_reg;
reg   [2:0] wsp11_read_reg_830_pp0_iter4_reg;
reg   [2:0] wsp11_read_reg_830_pp0_iter5_reg;
reg   [2:0] wsp11_read_reg_830_pp0_iter6_reg;
reg   [2:0] wsp11_read_reg_830_pp0_iter7_reg;
reg   [2:0] wsp11_read_reg_830_pp0_iter8_reg;
reg   [2:0] wsp11_read_reg_830_pp0_iter9_reg;
reg   [2:0] wsp11_read_reg_830_pp0_iter10_reg;
reg   [2:0] wsp11_read_reg_830_pp0_iter11_reg;
reg   [7:0] wsp1_read_reg_835;
reg   [7:0] wsp1_read_reg_835_pp0_iter1_reg;
reg   [7:0] wsp1_read_reg_835_pp0_iter2_reg;
reg   [7:0] wsp1_read_reg_835_pp0_iter3_reg;
reg   [7:0] wsp1_read_reg_835_pp0_iter4_reg;
reg   [7:0] wsp1_read_reg_835_pp0_iter5_reg;
reg   [7:0] wsp1_read_reg_835_pp0_iter6_reg;
reg   [7:0] wsp1_read_reg_835_pp0_iter7_reg;
reg   [7:0] wsp1_read_reg_835_pp0_iter8_reg;
reg   [7:0] wsp1_read_reg_835_pp0_iter9_reg;
reg   [7:0] wsp1_read_reg_835_pp0_iter10_reg;
reg   [7:0] wsp1_read_reg_835_pp0_iter11_reg;
reg   [7:0] wsp1_read_reg_835_pp0_iter12_reg;
wire   [10:0] add_ln23_5_fu_207_p2;
reg   [10:0] add_ln23_5_reg_841;
wire   [10:0] add_ln23_7_fu_239_p2;
reg   [10:0] add_ln23_7_reg_846;
wire   [31:0] lhs_fu_269_p1;
reg   [31:0] lhs_reg_861;
wire   [31:0] rhs_fu_273_p1;
reg   [31:0] rhs_reg_866;
wire   [32:0] ret_fu_283_p2;
reg   [32:0] ret_reg_871;
wire  signed [63:0] sext_ln277_fu_289_p1;
reg   [10:0] tmp_88_reg_881;
wire   [51:0] tmp_89_fu_307_p1;
reg   [51:0] tmp_89_reg_887;
reg   [51:0] tmp_89_reg_887_pp0_iter7_reg;
wire   [11:0] grp_fu_314_p2;
reg   [11:0] add_ln510_reg_897;
reg   [0:0] isNeg_reg_902;
reg   [0:0] isNeg_reg_902_pp0_iter8_reg;
reg   [0:0] isNeg_reg_902_pp0_iter9_reg;
reg   [0:0] isNeg_reg_902_pp0_iter10_reg;
reg   [0:0] isNeg_reg_902_pp0_iter11_reg;
wire   [10:0] grp_fu_320_p2;
reg   [10:0] sub_ln1311_reg_908;
wire   [11:0] ush_fu_336_p3;
reg   [11:0] ush_reg_913;
wire   [168:0] zext_ln15_fu_351_p1;
wire   [168:0] sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_358_p1;
wire   [168:0] grp_fu_362_p2;
reg   [168:0] r_V_reg_930;
wire   [168:0] grp_fu_368_p2;
reg   [168:0] r_V_11_reg_935;
wire   [0:0] icmp_ln23_fu_401_p2;
reg   [0:0] icmp_ln23_reg_940;
reg   [0:0] icmp_ln23_reg_940_pp0_iter12_reg;
reg   [0:0] icmp_ln23_reg_940_pp0_iter13_reg;
reg   [0:0] icmp_ln23_reg_940_pp0_iter14_reg;
reg   [0:0] icmp_ln23_reg_940_pp0_iter15_reg;
reg   [0:0] icmp_ln23_reg_940_pp0_iter16_reg;
reg   [0:0] icmp_ln23_reg_940_pp0_iter17_reg;
reg   [0:0] icmp_ln23_reg_940_pp0_iter18_reg;
reg   [0:0] icmp_ln23_reg_940_pp0_iter19_reg;
reg   [0:0] icmp_ln23_reg_940_pp0_iter20_reg;
reg   [0:0] icmp_ln23_reg_940_pp0_iter21_reg;
reg   [0:0] icmp_ln23_reg_940_pp0_iter22_reg;
reg   [0:0] icmp_ln23_reg_940_pp0_iter23_reg;
reg   [0:0] icmp_ln23_reg_940_pp0_iter24_reg;
reg   [0:0] icmp_ln23_reg_940_pp0_iter25_reg;
reg   [0:0] icmp_ln23_reg_940_pp0_iter26_reg;
reg   [0:0] icmp_ln23_reg_940_pp0_iter27_reg;
reg   [0:0] icmp_ln23_reg_940_pp0_iter28_reg;
reg   [0:0] icmp_ln23_reg_940_pp0_iter29_reg;
reg   [0:0] icmp_ln23_reg_940_pp0_iter30_reg;
reg   [0:0] icmp_ln23_reg_940_pp0_iter31_reg;
reg   [0:0] icmp_ln23_reg_940_pp0_iter32_reg;
wire   [15:0] grp_fu_429_p2;
reg   [15:0] add_ln23_2_reg_954;
wire   [15:0] grp_fu_457_p2;
reg   [15:0] add_ln23_3_reg_979;
wire   [17:0] grp_fu_477_p2;
reg   [17:0] add_ln23_reg_984;
reg   [17:0] add_ln23_reg_984_pp0_iter14_reg;
reg   [17:0] add_ln23_reg_984_pp0_iter15_reg;
reg   [17:0] add_ln23_reg_984_pp0_iter16_reg;
reg   [17:0] add_ln23_reg_984_pp0_iter17_reg;
reg   [17:0] add_ln23_reg_984_pp0_iter18_reg;
reg   [17:0] add_ln23_reg_984_pp0_iter19_reg;
reg   [10:0] trunc_ln_reg_989;
wire   [17:0] grp_fu_507_p2;
reg   [17:0] add_ln23_1_reg_1004;
reg   [17:0] add_ln23_1_reg_1004_pp0_iter14_reg;
reg   [17:0] add_ln23_1_reg_1004_pp0_iter15_reg;
reg   [17:0] add_ln23_1_reg_1004_pp0_iter16_reg;
reg   [17:0] add_ln23_1_reg_1004_pp0_iter17_reg;
reg   [17:0] add_ln23_1_reg_1004_pp0_iter18_reg;
reg   [10:0] trunc_ln23_1_reg_1009;
wire   [7:0] grp_fu_513_p2;
reg   [7:0] urem_ln23_reg_1024;
reg   [7:0] udiv_ln23_1_cast_reg_1029;
reg   [5:0] tmp_83_reg_1034;
reg   [7:0] udiv_ln_cast_reg_1039;
reg   [5:0] tmp_82_reg_1044;
wire   [7:0] grp_fu_528_p2;
reg   [7:0] urem_ln23_1_reg_1049;
wire   [7:0] add_ln23_9_fu_602_p2;
reg   [7:0] add_ln23_9_reg_1054;
wire   [7:0] add_ln23_11_fu_623_p2;
reg   [7:0] add_ln23_11_reg_1059;
wire   [31:0] lhs_9_fu_665_p1;
reg   [31:0] lhs_9_reg_1074;
wire   [31:0] rhs_14_fu_669_p1;
reg   [31:0] rhs_14_reg_1079;
wire   [32:0] ret_37_fu_679_p2;
reg   [32:0] ret_37_reg_1084;
wire  signed [63:0] sext_ln277_4_fu_685_p1;
reg   [10:0] tmp_90_reg_1094;
wire   [51:0] tmp_91_fu_703_p1;
reg   [51:0] tmp_91_reg_1100;
reg   [51:0] tmp_91_reg_1100_pp0_iter28_reg;
wire   [11:0] grp_fu_710_p2;
reg   [11:0] add_ln510_1_reg_1110;
reg   [0:0] isNeg_4_reg_1115;
reg   [0:0] isNeg_4_reg_1115_pp0_iter29_reg;
reg   [0:0] isNeg_4_reg_1115_pp0_iter30_reg;
reg   [0:0] isNeg_4_reg_1115_pp0_iter31_reg;
reg   [0:0] isNeg_4_reg_1115_pp0_iter32_reg;
wire   [10:0] grp_fu_716_p2;
reg   [10:0] sub_ln1311_4_reg_1121;
wire   [11:0] ush_4_fu_732_p3;
reg   [11:0] ush_4_reg_1126;
wire   [168:0] zext_ln15_2_fu_747_p1;
wire   [168:0] sh_prom_i_i_i_i_i196_cast_cast_cast_cast_fu_754_p1;
wire   [168:0] grp_fu_758_p2;
reg   [168:0] r_V_12_reg_1143;
wire   [168:0] grp_fu_764_p2;
reg   [168:0] r_V_13_reg_1148;
wire   [0:0] icmp_ln23_1_fu_797_p2;
reg   [0:0] icmp_ln23_1_reg_1153;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage1_subdone;
reg   [0:0] ap_phi_mux_empty_phi_fu_171_p4;
reg   [0:0] ap_phi_reg_pp0_iter33_empty_reg_167;
wire   [0:0] ap_phi_reg_pp0_iter0_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter1_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter2_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter3_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter4_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter5_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter6_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter7_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter8_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter9_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter10_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter11_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter12_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter13_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter14_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter15_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter16_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter17_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter18_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter19_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter20_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter21_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter22_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter23_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter24_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter25_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter26_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter27_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter28_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter29_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter30_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter31_empty_reg_167;
reg   [0:0] ap_phi_reg_pp0_iter32_empty_reg_167;
wire   [63:0] zext_ln23_10_fu_252_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln23_13_fu_264_p1;
wire   [63:0] zext_ln23_15_fu_642_p1;
wire   [63:0] zext_ln23_17_fu_660_p1;
reg  signed [63:0] grp_fu_178_p0;
wire   [9:0] tmp_fu_189_p3;
wire   [10:0] zext_ln23_5_fu_197_p1;
wire   [10:0] zext_ln23_4_fu_185_p1;
wire   [10:0] add_ln23_4_fu_201_p2;
wire   [10:0] wsp23_cast_fu_181_p1;
wire   [9:0] tmp_s_fu_221_p3;
wire   [10:0] zext_ln23_12_fu_229_p1;
wire   [10:0] zext_ln23_11_fu_217_p1;
wire   [10:0] add_ln23_6_fu_233_p2;
wire   [10:0] wsp11_cast_fu_213_p1;
wire   [14:0] tmp_76_fu_245_p3;
wire   [14:0] tmp_77_fu_257_p3;
wire  signed [32:0] ret_fu_283_p0;
wire  signed [32:0] ret_fu_283_p1;
wire   [63:0] grp_fu_178_p1;
wire   [63:0] data_V_fu_293_p1;
wire   [11:0] grp_fu_314_p0;
wire  signed [11:0] sext_ln1311_fu_333_p1;
wire   [53:0] mantissa_fu_342_p4;
wire  signed [31:0] sh_prom_i_i_i_i_i_cast_cast_cast_fu_355_p1;
wire   [0:0] tmp_81_fu_374_p3;
wire   [63:0] zext_ln662_fu_381_p1;
wire   [63:0] tmp_49_fu_385_p4;
wire   [63:0] val_fu_394_p3;
wire   [14:0] shl_ln23_3_fu_407_p3;
wire   [9:0] shl_ln_fu_418_p3;
wire   [15:0] grp_fu_429_p0;
wire   [15:0] grp_fu_429_p1;
wire   [14:0] shl_ln23_5_fu_435_p3;
wire   [9:0] shl_ln23_1_fu_446_p3;
wire   [15:0] grp_fu_457_p0;
wire   [15:0] grp_fu_457_p1;
wire   [16:0] shl_ln23_2_fu_463_p3;
wire   [17:0] grp_fu_477_p0;
wire   [17:0] grp_fu_477_p1;
wire   [16:0] shl_ln23_4_fu_493_p3;
wire   [17:0] grp_fu_507_p0;
wire   [17:0] grp_fu_507_p1;
wire   [3:0] grp_fu_513_p1;
wire   [3:0] grp_fu_528_p1;
wire   [17:0] or_ln23_1_fu_533_p2;
wire   [17:0] or_ln23_fu_542_p2;
wire   [36:0] grp_fu_803_p2;
wire   [36:0] grp_fu_811_p2;
wire   [7:0] tmp_150_cast_fu_587_p3;
wire   [7:0] add_ln23_8_fu_594_p2;
wire   [7:0] trunc_ln23_fu_599_p1;
wire   [7:0] tmp_154_cast_fu_608_p3;
wire   [7:0] add_ln23_10_fu_615_p2;
wire   [7:0] trunc_ln23_2_fu_620_p1;
wire   [11:0] tmp_152_cast_fu_629_p3;
wire   [11:0] or_ln23_2_fu_636_p2;
wire   [11:0] tmp_156_cast_fu_647_p3;
wire   [11:0] or_ln23_3_fu_654_p2;
wire  signed [32:0] ret_37_fu_679_p0;
wire  signed [32:0] ret_37_fu_679_p1;
wire   [63:0] data_V_11_fu_689_p1;
wire   [11:0] grp_fu_710_p0;
wire  signed [11:0] sext_ln1311_4_fu_729_p1;
wire   [53:0] mantissa_4_fu_738_p4;
wire  signed [31:0] sh_prom_i_i_i_i_i196_cast_cast_cast_fu_751_p1;
wire   [0:0] tmp_87_fu_770_p3;
wire   [63:0] zext_ln662_3_fu_777_p1;
wire   [63:0] tmp_51_fu_781_p4;
wire   [63:0] val_4_fu_790_p3;
wire   [17:0] grp_fu_803_p0;
wire   [19:0] grp_fu_803_p1;
wire   [17:0] grp_fu_811_p0;
wire   [19:0] grp_fu_811_p1;
reg   [1:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to33;
reg    ap_idle_pp0_0to32;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [36:0] grp_fu_803_p00;
wire   [36:0] grp_fu_811_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

makePatches_ShadowQuilt_fromEdges_sitodp_64s_64_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
sitodp_64s_64_7_no_dsp_1_U217(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_178_p0),
    .ce(1'b1),
    .dout(grp_fu_178_p1)
);

makePatches_ShadowQuilt_fromEdges_sub_33s_33s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
sub_33s_33s_33_1_1_U218(
    .din0(ret_fu_283_p0),
    .din1(ret_fu_283_p1),
    .dout(ret_fu_283_p2)
);

makePatches_ShadowQuilt_fromEdges_add_12ns_12s_12_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
add_12ns_12s_12_2_1_U219(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_314_p0),
    .din1(12'd3073),
    .ce(1'b1),
    .dout(grp_fu_314_p2)
);

makePatches_ShadowQuilt_fromEdges_sub_11ns_11ns_11_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
sub_11ns_11ns_11_2_1_U220(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(11'd1023),
    .din1(tmp_88_reg_881),
    .ce(1'b1),
    .dout(grp_fu_320_p2)
);

makePatches_ShadowQuilt_fromEdges_lshr_169ns_32ns_169_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 1 ),
    .din0_WIDTH( 169 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 169 ))
lshr_169ns_32ns_169_7_1_U221(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(zext_ln15_fu_351_p1),
    .din1(sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_358_p1),
    .ce(1'b1),
    .dout(grp_fu_362_p2)
);

makePatches_ShadowQuilt_fromEdges_shl_169ns_32ns_169_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 0 ),
    .din0_WIDTH( 169 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 169 ))
shl_169ns_32ns_169_7_1_U222(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(zext_ln15_fu_351_p1),
    .din1(sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_358_p1),
    .ce(1'b1),
    .dout(grp_fu_368_p2)
);

makePatches_ShadowQuilt_fromEdges_add_16ns_16ns_16_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
add_16ns_16ns_16_2_1_U223(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_429_p0),
    .din1(grp_fu_429_p1),
    .ce(1'b1),
    .dout(grp_fu_429_p2)
);

makePatches_ShadowQuilt_fromEdges_add_16ns_16ns_16_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
add_16ns_16ns_16_2_1_U224(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_457_p0),
    .din1(grp_fu_457_p1),
    .ce(1'b1),
    .dout(grp_fu_457_p2)
);

makePatches_ShadowQuilt_fromEdges_add_18ns_18ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
add_18ns_18ns_18_2_1_U225(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_477_p0),
    .din1(grp_fu_477_p1),
    .ce(1'b1),
    .dout(grp_fu_477_p2)
);

makePatches_ShadowQuilt_fromEdges_add_18ns_18ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
add_18ns_18ns_18_2_1_U226(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_507_p0),
    .din1(grp_fu_507_p1),
    .ce(1'b1),
    .dout(grp_fu_507_p2)
);

makePatches_ShadowQuilt_fromEdges_urem_11ns_4ns_8_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
urem_11ns_4ns_8_15_1_U227(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln_reg_989),
    .din1(grp_fu_513_p1),
    .ce(1'b1),
    .dout(grp_fu_513_p2)
);

makePatches_ShadowQuilt_fromEdges_urem_11ns_4ns_8_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
urem_11ns_4ns_8_15_1_U228(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln23_1_reg_1009),
    .din1(grp_fu_528_p1),
    .ce(1'b1),
    .dout(grp_fu_528_p2)
);

makePatches_ShadowQuilt_fromEdges_sub_33s_33s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
sub_33s_33s_33_1_1_U229(
    .din0(ret_37_fu_679_p0),
    .din1(ret_37_fu_679_p1),
    .dout(ret_37_fu_679_p2)
);

makePatches_ShadowQuilt_fromEdges_add_12ns_12s_12_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
add_12ns_12s_12_2_1_U230(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_710_p0),
    .din1(12'd3073),
    .ce(1'b1),
    .dout(grp_fu_710_p2)
);

makePatches_ShadowQuilt_fromEdges_sub_11ns_11ns_11_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
sub_11ns_11ns_11_2_1_U231(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(11'd1023),
    .din1(tmp_90_reg_1094),
    .ce(1'b1),
    .dout(grp_fu_716_p2)
);

makePatches_ShadowQuilt_fromEdges_lshr_169ns_32ns_169_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 1 ),
    .din0_WIDTH( 169 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 169 ))
lshr_169ns_32ns_169_7_1_U232(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(zext_ln15_2_fu_747_p1),
    .din1(sh_prom_i_i_i_i_i196_cast_cast_cast_cast_fu_754_p1),
    .ce(1'b1),
    .dout(grp_fu_758_p2)
);

makePatches_ShadowQuilt_fromEdges_shl_169ns_32ns_169_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 0 ),
    .din0_WIDTH( 169 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 169 ))
shl_169ns_32ns_169_7_1_U233(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(zext_ln15_2_fu_747_p1),
    .din1(sh_prom_i_i_i_i_i196_cast_cast_cast_cast_fu_754_p1),
    .ce(1'b1),
    .dout(grp_fu_764_p2)
);

makePatches_ShadowQuilt_fromEdges_mul_mul_18ns_20ns_37_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 37 ))
mul_mul_18ns_20ns_37_4_1_U234(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_803_p0),
    .din1(grp_fu_803_p1),
    .ce(1'b1),
    .dout(grp_fu_803_p2)
);

makePatches_ShadowQuilt_fromEdges_mul_mul_18ns_20ns_37_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 37 ))
mul_mul_18ns_20ns_37_4_1_U235(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_811_p0),
    .din1(grp_fu_811_p1),
    .ce(1'b1),
    .dout(grp_fu_811_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln23_reg_940 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter12_empty_reg_167 <= 1'd0;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter12_empty_reg_167 <= ap_phi_reg_pp0_iter11_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_940_pp0_iter20_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln23_11_reg_1059 <= add_ln23_11_fu_623_p2;
        add_ln23_9_reg_1054 <= add_ln23_9_fu_602_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_940_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln23_1_reg_1004 <= grp_fu_507_p2;
        trunc_ln23_1_reg_1009 <= {{grp_fu_507_p2[17:7]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln23_1_reg_1004_pp0_iter14_reg <= add_ln23_1_reg_1004;
        add_ln23_1_reg_1004_pp0_iter15_reg <= add_ln23_1_reg_1004_pp0_iter14_reg;
        add_ln23_1_reg_1004_pp0_iter16_reg <= add_ln23_1_reg_1004_pp0_iter15_reg;
        add_ln23_1_reg_1004_pp0_iter17_reg <= add_ln23_1_reg_1004_pp0_iter16_reg;
        add_ln23_1_reg_1004_pp0_iter18_reg <= add_ln23_1_reg_1004_pp0_iter17_reg;
        icmp_ln23_reg_940 <= icmp_ln23_fu_401_p2;
        icmp_ln23_reg_940_pp0_iter12_reg <= icmp_ln23_reg_940;
        icmp_ln23_reg_940_pp0_iter13_reg <= icmp_ln23_reg_940_pp0_iter12_reg;
        icmp_ln23_reg_940_pp0_iter14_reg <= icmp_ln23_reg_940_pp0_iter13_reg;
        icmp_ln23_reg_940_pp0_iter15_reg <= icmp_ln23_reg_940_pp0_iter14_reg;
        icmp_ln23_reg_940_pp0_iter16_reg <= icmp_ln23_reg_940_pp0_iter15_reg;
        icmp_ln23_reg_940_pp0_iter17_reg <= icmp_ln23_reg_940_pp0_iter16_reg;
        icmp_ln23_reg_940_pp0_iter18_reg <= icmp_ln23_reg_940_pp0_iter17_reg;
        icmp_ln23_reg_940_pp0_iter19_reg <= icmp_ln23_reg_940_pp0_iter18_reg;
        icmp_ln23_reg_940_pp0_iter20_reg <= icmp_ln23_reg_940_pp0_iter19_reg;
        icmp_ln23_reg_940_pp0_iter21_reg <= icmp_ln23_reg_940_pp0_iter20_reg;
        icmp_ln23_reg_940_pp0_iter22_reg <= icmp_ln23_reg_940_pp0_iter21_reg;
        icmp_ln23_reg_940_pp0_iter23_reg <= icmp_ln23_reg_940_pp0_iter22_reg;
        icmp_ln23_reg_940_pp0_iter24_reg <= icmp_ln23_reg_940_pp0_iter23_reg;
        icmp_ln23_reg_940_pp0_iter25_reg <= icmp_ln23_reg_940_pp0_iter24_reg;
        icmp_ln23_reg_940_pp0_iter26_reg <= icmp_ln23_reg_940_pp0_iter25_reg;
        icmp_ln23_reg_940_pp0_iter27_reg <= icmp_ln23_reg_940_pp0_iter26_reg;
        icmp_ln23_reg_940_pp0_iter28_reg <= icmp_ln23_reg_940_pp0_iter27_reg;
        icmp_ln23_reg_940_pp0_iter29_reg <= icmp_ln23_reg_940_pp0_iter28_reg;
        icmp_ln23_reg_940_pp0_iter30_reg <= icmp_ln23_reg_940_pp0_iter29_reg;
        icmp_ln23_reg_940_pp0_iter31_reg <= icmp_ln23_reg_940_pp0_iter30_reg;
        icmp_ln23_reg_940_pp0_iter32_reg <= icmp_ln23_reg_940_pp0_iter31_reg;
        isNeg_4_reg_1115_pp0_iter29_reg <= isNeg_4_reg_1115;
        isNeg_4_reg_1115_pp0_iter30_reg <= isNeg_4_reg_1115_pp0_iter29_reg;
        isNeg_4_reg_1115_pp0_iter31_reg <= isNeg_4_reg_1115_pp0_iter30_reg;
        isNeg_4_reg_1115_pp0_iter32_reg <= isNeg_4_reg_1115_pp0_iter31_reg;
        ret_reg_871 <= ret_fu_283_p2;
        tmp_91_reg_1100_pp0_iter28_reg <= tmp_91_reg_1100;
        ush_reg_913 <= ush_fu_336_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_940 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln23_2_reg_954 <= grp_fu_429_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_940 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln23_3_reg_979 <= grp_fu_457_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln23_5_reg_841 <= add_ln23_5_fu_207_p2;
        add_ln23_7_reg_846 <= add_ln23_7_fu_239_p2;
        add_ln23_reg_984_pp0_iter14_reg <= add_ln23_reg_984;
        add_ln23_reg_984_pp0_iter15_reg <= add_ln23_reg_984_pp0_iter14_reg;
        add_ln23_reg_984_pp0_iter16_reg <= add_ln23_reg_984_pp0_iter15_reg;
        add_ln23_reg_984_pp0_iter17_reg <= add_ln23_reg_984_pp0_iter16_reg;
        add_ln23_reg_984_pp0_iter18_reg <= add_ln23_reg_984_pp0_iter17_reg;
        add_ln23_reg_984_pp0_iter19_reg <= add_ln23_reg_984_pp0_iter18_reg;
        add_ln510_reg_897 <= grp_fu_314_p2;
        isNeg_reg_902 <= grp_fu_314_p2[32'd11];
        isNeg_reg_902_pp0_iter10_reg <= isNeg_reg_902_pp0_iter9_reg;
        isNeg_reg_902_pp0_iter11_reg <= isNeg_reg_902_pp0_iter10_reg;
        isNeg_reg_902_pp0_iter8_reg <= isNeg_reg_902;
        isNeg_reg_902_pp0_iter9_reg <= isNeg_reg_902_pp0_iter8_reg;
        lhs_reg_861 <= lhs_fu_269_p1;
        rhs_reg_866 <= rhs_fu_273_p1;
        sub_ln1311_reg_908 <= grp_fu_320_p2;
        tmp_88_reg_881 <= {{data_V_fu_293_p1[62:52]}};
        tmp_89_reg_887 <= tmp_89_fu_307_p1;
        tmp_89_reg_887_pp0_iter7_reg <= tmp_89_reg_887;
        wsp11_read_reg_830 <= wsp11;
        wsp11_read_reg_830_pp0_iter10_reg <= wsp11_read_reg_830_pp0_iter9_reg;
        wsp11_read_reg_830_pp0_iter11_reg <= wsp11_read_reg_830_pp0_iter10_reg;
        wsp11_read_reg_830_pp0_iter1_reg <= wsp11_read_reg_830;
        wsp11_read_reg_830_pp0_iter2_reg <= wsp11_read_reg_830_pp0_iter1_reg;
        wsp11_read_reg_830_pp0_iter3_reg <= wsp11_read_reg_830_pp0_iter2_reg;
        wsp11_read_reg_830_pp0_iter4_reg <= wsp11_read_reg_830_pp0_iter3_reg;
        wsp11_read_reg_830_pp0_iter5_reg <= wsp11_read_reg_830_pp0_iter4_reg;
        wsp11_read_reg_830_pp0_iter6_reg <= wsp11_read_reg_830_pp0_iter5_reg;
        wsp11_read_reg_830_pp0_iter7_reg <= wsp11_read_reg_830_pp0_iter6_reg;
        wsp11_read_reg_830_pp0_iter8_reg <= wsp11_read_reg_830_pp0_iter7_reg;
        wsp11_read_reg_830_pp0_iter9_reg <= wsp11_read_reg_830_pp0_iter8_reg;
        wsp1_read_reg_835 <= wsp1;
        wsp1_read_reg_835_pp0_iter10_reg <= wsp1_read_reg_835_pp0_iter9_reg;
        wsp1_read_reg_835_pp0_iter11_reg <= wsp1_read_reg_835_pp0_iter10_reg;
        wsp1_read_reg_835_pp0_iter12_reg <= wsp1_read_reg_835_pp0_iter11_reg;
        wsp1_read_reg_835_pp0_iter1_reg <= wsp1_read_reg_835;
        wsp1_read_reg_835_pp0_iter2_reg <= wsp1_read_reg_835_pp0_iter1_reg;
        wsp1_read_reg_835_pp0_iter3_reg <= wsp1_read_reg_835_pp0_iter2_reg;
        wsp1_read_reg_835_pp0_iter4_reg <= wsp1_read_reg_835_pp0_iter3_reg;
        wsp1_read_reg_835_pp0_iter5_reg <= wsp1_read_reg_835_pp0_iter4_reg;
        wsp1_read_reg_835_pp0_iter6_reg <= wsp1_read_reg_835_pp0_iter5_reg;
        wsp1_read_reg_835_pp0_iter7_reg <= wsp1_read_reg_835_pp0_iter6_reg;
        wsp1_read_reg_835_pp0_iter8_reg <= wsp1_read_reg_835_pp0_iter7_reg;
        wsp1_read_reg_835_pp0_iter9_reg <= wsp1_read_reg_835_pp0_iter8_reg;
        wsp23_read_reg_819 <= wsp23;
        wsp23_read_reg_819_pp0_iter10_reg <= wsp23_read_reg_819_pp0_iter9_reg;
        wsp23_read_reg_819_pp0_iter11_reg <= wsp23_read_reg_819_pp0_iter10_reg;
        wsp23_read_reg_819_pp0_iter1_reg <= wsp23_read_reg_819;
        wsp23_read_reg_819_pp0_iter2_reg <= wsp23_read_reg_819_pp0_iter1_reg;
        wsp23_read_reg_819_pp0_iter3_reg <= wsp23_read_reg_819_pp0_iter2_reg;
        wsp23_read_reg_819_pp0_iter4_reg <= wsp23_read_reg_819_pp0_iter3_reg;
        wsp23_read_reg_819_pp0_iter5_reg <= wsp23_read_reg_819_pp0_iter4_reg;
        wsp23_read_reg_819_pp0_iter6_reg <= wsp23_read_reg_819_pp0_iter5_reg;
        wsp23_read_reg_819_pp0_iter7_reg <= wsp23_read_reg_819_pp0_iter6_reg;
        wsp23_read_reg_819_pp0_iter8_reg <= wsp23_read_reg_819_pp0_iter7_reg;
        wsp23_read_reg_819_pp0_iter9_reg <= wsp23_read_reg_819_pp0_iter8_reg;
        wsp2_read_reg_824 <= wsp2;
        wsp2_read_reg_824_pp0_iter10_reg <= wsp2_read_reg_824_pp0_iter9_reg;
        wsp2_read_reg_824_pp0_iter11_reg <= wsp2_read_reg_824_pp0_iter10_reg;
        wsp2_read_reg_824_pp0_iter12_reg <= wsp2_read_reg_824_pp0_iter11_reg;
        wsp2_read_reg_824_pp0_iter1_reg <= wsp2_read_reg_824;
        wsp2_read_reg_824_pp0_iter2_reg <= wsp2_read_reg_824_pp0_iter1_reg;
        wsp2_read_reg_824_pp0_iter3_reg <= wsp2_read_reg_824_pp0_iter2_reg;
        wsp2_read_reg_824_pp0_iter4_reg <= wsp2_read_reg_824_pp0_iter3_reg;
        wsp2_read_reg_824_pp0_iter5_reg <= wsp2_read_reg_824_pp0_iter4_reg;
        wsp2_read_reg_824_pp0_iter6_reg <= wsp2_read_reg_824_pp0_iter5_reg;
        wsp2_read_reg_824_pp0_iter7_reg <= wsp2_read_reg_824_pp0_iter6_reg;
        wsp2_read_reg_824_pp0_iter8_reg <= wsp2_read_reg_824_pp0_iter7_reg;
        wsp2_read_reg_824_pp0_iter9_reg <= wsp2_read_reg_824_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_940_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln23_reg_984 <= grp_fu_477_p2;
        trunc_ln_reg_989 <= {{grp_fu_477_p2[17:7]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_940_pp0_iter27_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln510_1_reg_1110 <= grp_fu_710_p2;
        isNeg_4_reg_1115 <= grp_fu_710_p2[32'd11];
        sub_ln1311_4_reg_1121 <= grp_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter10_empty_reg_167 <= ap_phi_reg_pp0_iter9_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter11_empty_reg_167 <= ap_phi_reg_pp0_iter10_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter13_empty_reg_167 <= ap_phi_reg_pp0_iter12_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter14_empty_reg_167 <= ap_phi_reg_pp0_iter13_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter15_empty_reg_167 <= ap_phi_reg_pp0_iter14_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter16_empty_reg_167 <= ap_phi_reg_pp0_iter15_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter17_empty_reg_167 <= ap_phi_reg_pp0_iter16_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter18_empty_reg_167 <= ap_phi_reg_pp0_iter17_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter19_empty_reg_167 <= ap_phi_reg_pp0_iter18_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_empty_reg_167 <= ap_phi_reg_pp0_iter0_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter20_empty_reg_167 <= ap_phi_reg_pp0_iter19_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter21_empty_reg_167 <= ap_phi_reg_pp0_iter20_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter22_empty_reg_167 <= ap_phi_reg_pp0_iter21_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter23_empty_reg_167 <= ap_phi_reg_pp0_iter22_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter24_empty_reg_167 <= ap_phi_reg_pp0_iter23_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        ap_phi_reg_pp0_iter25_empty_reg_167 <= ap_phi_reg_pp0_iter24_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        ap_phi_reg_pp0_iter26_empty_reg_167 <= ap_phi_reg_pp0_iter25_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter26 == 1'b1))) begin
        ap_phi_reg_pp0_iter27_empty_reg_167 <= ap_phi_reg_pp0_iter26_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        ap_phi_reg_pp0_iter28_empty_reg_167 <= ap_phi_reg_pp0_iter27_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_phi_reg_pp0_iter29_empty_reg_167 <= ap_phi_reg_pp0_iter28_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_empty_reg_167 <= ap_phi_reg_pp0_iter1_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        ap_phi_reg_pp0_iter30_empty_reg_167 <= ap_phi_reg_pp0_iter29_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        ap_phi_reg_pp0_iter31_empty_reg_167 <= ap_phi_reg_pp0_iter30_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        ap_phi_reg_pp0_iter32_empty_reg_167 <= ap_phi_reg_pp0_iter31_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_phi_reg_pp0_iter33_empty_reg_167 <= ap_phi_reg_pp0_iter32_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter3_empty_reg_167 <= ap_phi_reg_pp0_iter2_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter4_empty_reg_167 <= ap_phi_reg_pp0_iter3_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter5_empty_reg_167 <= ap_phi_reg_pp0_iter4_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter6_empty_reg_167 <= ap_phi_reg_pp0_iter5_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter7_empty_reg_167 <= ap_phi_reg_pp0_iter6_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter8_empty_reg_167 <= ap_phi_reg_pp0_iter7_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter9_empty_reg_167 <= ap_phi_reg_pp0_iter8_empty_reg_167;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_940_pp0_iter32_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln23_1_reg_1153 <= icmp_ln23_1_fu_797_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_940_pp0_iter22_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        lhs_9_reg_1074 <= lhs_9_fu_665_p1;
        rhs_14_reg_1079 <= rhs_14_fu_669_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((isNeg_reg_902_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_V_11_reg_935 <= grp_fu_368_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((isNeg_4_reg_1115_pp0_iter31_reg == 1'd1) & (icmp_ln23_reg_940_pp0_iter31_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        r_V_12_reg_1143 <= grp_fu_758_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((isNeg_4_reg_1115_pp0_iter31_reg == 1'd0) & (icmp_ln23_reg_940_pp0_iter31_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        r_V_13_reg_1148 <= grp_fu_764_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((isNeg_reg_902_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_V_reg_930 <= grp_fu_362_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_940_pp0_iter23_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_37_reg_1084 <= ret_37_fu_679_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_940_pp0_iter20_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_82_reg_1044 <= {{grp_fu_811_p2[33:28]}};
        udiv_ln_cast_reg_1039 <= {{grp_fu_811_p2[35:28]}};
        urem_ln23_1_reg_1049 <= grp_fu_528_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_940_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_83_reg_1034 <= {{grp_fu_803_p2[33:28]}};
        udiv_ln23_1_cast_reg_1029 <= {{grp_fu_803_p2[35:28]}};
        urem_ln23_reg_1024 <= grp_fu_513_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_940_pp0_iter26_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_90_reg_1094 <= {{data_V_11_fu_689_p1[62:52]}};
        tmp_91_reg_1100 <= tmp_91_fu_703_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_940_pp0_iter28_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ush_4_reg_1126 <= ush_4_fu_732_p3;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter33 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0))) begin
        ap_idle_pp0_0to32 = 1'b1;
    end else begin
        ap_idle_pp0_0to32 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0))) begin
        ap_idle_pp0_1to33 = 1'b1;
    end else begin
        ap_idle_pp0_1to33 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln23_reg_940_pp0_iter32_reg == 1'd1)) begin
        ap_phi_mux_empty_phi_fu_171_p4 = icmp_ln23_1_reg_1153;
    end else begin
        ap_phi_mux_empty_phi_fu_171_p4 = ap_phi_reg_pp0_iter33_empty_reg_167;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to32 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        grp_fu_178_p0 = sext_ln277_4_fu_685_p1;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_178_p0 = sext_ln277_fu_289_p1;
    end else begin
        grp_fu_178_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        wsp1_2_address0 = zext_ln23_17_fu_660_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        wsp1_2_address0 = zext_ln23_10_fu_252_p1;
    end else begin
        wsp1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        wsp1_2_address1 = zext_ln23_15_fu_642_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        wsp1_2_address1 = zext_ln23_13_fu_264_p1;
    end else begin
        wsp1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        wsp1_2_ce0 = 1'b1;
    end else begin
        wsp1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        wsp1_2_ce1 = 1'b1;
    end else begin
        wsp1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to33 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b0)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln23_10_fu_615_p2 = (tmp_154_cast_fu_608_p3 + udiv_ln23_1_cast_reg_1029);

assign add_ln23_11_fu_623_p2 = (add_ln23_10_fu_615_p2 + trunc_ln23_2_fu_620_p1);

assign add_ln23_4_fu_201_p2 = (zext_ln23_5_fu_197_p1 + zext_ln23_4_fu_185_p1);

assign add_ln23_5_fu_207_p2 = (add_ln23_4_fu_201_p2 + wsp23_cast_fu_181_p1);

assign add_ln23_6_fu_233_p2 = (zext_ln23_12_fu_229_p1 + zext_ln23_11_fu_217_p1);

assign add_ln23_7_fu_239_p2 = (add_ln23_6_fu_233_p2 + wsp11_cast_fu_213_p1);

assign add_ln23_8_fu_594_p2 = (tmp_150_cast_fu_587_p3 + udiv_ln_cast_reg_1039);

assign add_ln23_9_fu_602_p2 = (add_ln23_8_fu_594_p2 + trunc_ln23_fu_599_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage1_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage1_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage1_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage1_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage1_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage1_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage1_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage1_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage1_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage1_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_empty_reg_167 = 'bx;

assign ap_return = ap_phi_mux_empty_phi_fu_171_p4;

assign data_V_11_fu_689_p1 = grp_fu_178_p1;

assign data_V_fu_293_p1 = grp_fu_178_p1;

assign grp_fu_314_p0 = tmp_88_reg_881;

assign grp_fu_429_p0 = shl_ln23_3_fu_407_p3;

assign grp_fu_429_p1 = shl_ln_fu_418_p3;

assign grp_fu_457_p0 = shl_ln23_5_fu_435_p3;

assign grp_fu_457_p1 = shl_ln23_1_fu_446_p3;

assign grp_fu_477_p0 = add_ln23_2_reg_954;

assign grp_fu_477_p1 = shl_ln23_2_fu_463_p3;

assign grp_fu_507_p0 = add_ln23_3_reg_979;

assign grp_fu_507_p1 = shl_ln23_4_fu_493_p3;

assign grp_fu_513_p1 = 11'd5;

assign grp_fu_528_p1 = 11'd5;

assign grp_fu_710_p0 = tmp_90_reg_1094;

assign grp_fu_803_p0 = grp_fu_803_p00;

assign grp_fu_803_p00 = or_ln23_1_fu_533_p2;

assign grp_fu_803_p1 = 37'd419431;

assign grp_fu_811_p0 = grp_fu_811_p00;

assign grp_fu_811_p00 = or_ln23_fu_542_p2;

assign grp_fu_811_p1 = 37'd419431;

assign icmp_ln23_1_fu_797_p2 = (($signed(val_4_fu_790_p3) < $signed(64'd100)) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_401_p2 = (($signed(val_fu_394_p3) < $signed(64'd100)) ? 1'b1 : 1'b0);

assign lhs_9_fu_665_p1 = wsp1_2_q1[31:0];

assign lhs_fu_269_p1 = wsp1_2_q1[31:0];

assign mantissa_4_fu_738_p4 = {{{{1'd1}, {tmp_91_reg_1100_pp0_iter28_reg}}}, {1'd0}};

assign mantissa_fu_342_p4 = {{{{1'd1}, {tmp_89_reg_887_pp0_iter7_reg}}}, {1'd0}};

assign or_ln23_1_fu_533_p2 = (18'd120 | add_ln23_1_reg_1004_pp0_iter18_reg);

assign or_ln23_2_fu_636_p2 = (tmp_152_cast_fu_629_p3 | 12'd15);

assign or_ln23_3_fu_654_p2 = (tmp_156_cast_fu_647_p3 | 12'd15);

assign or_ln23_fu_542_p2 = (18'd120 | add_ln23_reg_984_pp0_iter19_reg);

assign ret_37_fu_679_p0 = $signed(lhs_9_reg_1074);

assign ret_37_fu_679_p1 = $signed(rhs_14_reg_1079);

assign ret_fu_283_p0 = $signed(lhs_reg_861);

assign ret_fu_283_p1 = $signed(rhs_reg_866);

assign rhs_14_fu_669_p1 = wsp1_2_q0[31:0];

assign rhs_fu_273_p1 = wsp1_2_q0[31:0];

assign sext_ln1311_4_fu_729_p1 = $signed(sub_ln1311_4_reg_1121);

assign sext_ln1311_fu_333_p1 = $signed(sub_ln1311_reg_908);

assign sext_ln277_4_fu_685_p1 = $signed(ret_37_reg_1084);

assign sext_ln277_fu_289_p1 = $signed(ret_reg_871);

assign sh_prom_i_i_i_i_i196_cast_cast_cast_cast_fu_754_p1 = $unsigned(sh_prom_i_i_i_i_i196_cast_cast_cast_fu_751_p1);

assign sh_prom_i_i_i_i_i196_cast_cast_cast_fu_751_p1 = $signed(ush_4_reg_1126);

assign sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_358_p1 = $unsigned(sh_prom_i_i_i_i_i_cast_cast_cast_fu_355_p1);

assign sh_prom_i_i_i_i_i_cast_cast_cast_fu_355_p1 = $signed(ush_reg_913);

assign shl_ln23_1_fu_446_p3 = {{wsp23_read_reg_819_pp0_iter11_reg}, {7'd0}};

assign shl_ln23_2_fu_463_p3 = {{wsp1_read_reg_835_pp0_iter12_reg}, {9'd0}};

assign shl_ln23_3_fu_407_p3 = {{wsp1_read_reg_835_pp0_iter11_reg}, {7'd0}};

assign shl_ln23_4_fu_493_p3 = {{wsp2_read_reg_824_pp0_iter12_reg}, {9'd0}};

assign shl_ln23_5_fu_435_p3 = {{wsp2_read_reg_824_pp0_iter11_reg}, {7'd0}};

assign shl_ln_fu_418_p3 = {{wsp11_read_reg_830_pp0_iter11_reg}, {7'd0}};

assign tmp_150_cast_fu_587_p3 = {{tmp_82_reg_1044}, {2'd0}};

assign tmp_152_cast_fu_629_p3 = {{add_ln23_9_reg_1054}, {4'd0}};

assign tmp_154_cast_fu_608_p3 = {{tmp_83_reg_1034}, {2'd0}};

assign tmp_156_cast_fu_647_p3 = {{add_ln23_11_reg_1059}, {4'd0}};

assign tmp_49_fu_385_p4 = {{r_V_11_reg_935[116:53]}};

assign tmp_51_fu_781_p4 = {{r_V_13_reg_1148[116:53]}};

assign tmp_76_fu_245_p3 = {{add_ln23_5_reg_841}, {4'd0}};

assign tmp_77_fu_257_p3 = {{add_ln23_7_reg_846}, {4'd0}};

assign tmp_81_fu_374_p3 = r_V_reg_930[32'd53];

assign tmp_87_fu_770_p3 = r_V_12_reg_1143[32'd53];

assign tmp_89_fu_307_p1 = data_V_fu_293_p1[51:0];

assign tmp_91_fu_703_p1 = data_V_11_fu_689_p1[51:0];

assign tmp_fu_189_p3 = {{wsp2}, {2'd0}};

assign tmp_s_fu_221_p3 = {{wsp1}, {2'd0}};

assign trunc_ln23_2_fu_620_p1 = urem_ln23_1_reg_1049[7:0];

assign trunc_ln23_fu_599_p1 = urem_ln23_reg_1024[7:0];

assign ush_4_fu_732_p3 = ((isNeg_4_reg_1115[0:0] == 1'b1) ? sext_ln1311_4_fu_729_p1 : add_ln510_1_reg_1110);

assign ush_fu_336_p3 = ((isNeg_reg_902[0:0] == 1'b1) ? sext_ln1311_fu_333_p1 : add_ln510_reg_897);

assign val_4_fu_790_p3 = ((isNeg_4_reg_1115_pp0_iter32_reg[0:0] == 1'b1) ? zext_ln662_3_fu_777_p1 : tmp_51_fu_781_p4);

assign val_fu_394_p3 = ((isNeg_reg_902_pp0_iter11_reg[0:0] == 1'b1) ? zext_ln662_fu_381_p1 : tmp_49_fu_385_p4);

assign wsp11_cast_fu_213_p1 = wsp11;

assign wsp23_cast_fu_181_p1 = wsp23;

assign zext_ln15_2_fu_747_p1 = mantissa_4_fu_738_p4;

assign zext_ln15_fu_351_p1 = mantissa_fu_342_p4;

assign zext_ln23_10_fu_252_p1 = tmp_76_fu_245_p3;

assign zext_ln23_11_fu_217_p1 = wsp1;

assign zext_ln23_12_fu_229_p1 = tmp_s_fu_221_p3;

assign zext_ln23_13_fu_264_p1 = tmp_77_fu_257_p3;

assign zext_ln23_15_fu_642_p1 = or_ln23_2_fu_636_p2;

assign zext_ln23_17_fu_660_p1 = or_ln23_3_fu_654_p2;

assign zext_ln23_4_fu_185_p1 = wsp2;

assign zext_ln23_5_fu_197_p1 = tmp_fu_189_p3;

assign zext_ln662_3_fu_777_p1 = tmp_87_fu_770_p3;

assign zext_ln662_fu_381_p1 = tmp_81_fu_374_p3;

endmodule //makePatches_ShadowQuilt_fromEdges_areWedgeSuperPointsEqual
