

================================================================
== Synthesis Summary Report of 'systolic_fpga'
================================================================
+ General Information: 
    * Date:           Thu Apr 29 18:12:39 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        prj
    * Solution:       sol (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+----+-------------+-------------+-----+
    |       Modules       |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |          |    |             |             |     |
    |       & Loops       |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   | DSP|      FF     |     LUT     | URAM|
    +---------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+----+-------------+-------------+-----+
    |+ systolic_fpga      |  Timing|   0.00|    49528|  4.953e+05|         -|    49529|     -|        no|  248 (6%)|   -|  13820 (~0%)|  12902 (~0%)|    -|
    | o Loop 1            |       -|  -7.30|     4097|  4.097e+04|         3|        1|  4096|       yes|         -|   -|            -|            -|    -|
    | o VITIS_LOOP_89_1   |       -|  -7.30|     4096|  4.096e+04|         2|        1|  4096|       yes|         -|   -|            -|            -|    -|
    | o Loop 3            |       -|  -7.30|     4097|  4.097e+04|         3|        1|  4096|       yes|         -|   -|            -|            -|    -|
    | o Loop 4            |       -|  -7.30|     4097|  4.097e+04|         3|        1|  4096|       yes|         -|   -|            -|            -|    -|
    | o VITIS_LOOP_110_2  |       -|  -7.30|     4096|  4.096e+04|         2|        1|  4096|       yes|         -|   -|            -|            -|    -|
    | o Loop 6            |       -|  -7.30|     4097|  4.097e+04|         3|        1|  4096|       yes|         -|   -|            -|            -|    -|
    | o Loop 7            |       -|  -7.30|     4097|  4.097e+04|         3|        1|  4096|       yes|         -|   -|            -|            -|    -|
    | o VITIS_LOOP_131_3  |       -|  -7.30|     4096|  4.096e+04|         2|        1|  4096|       yes|         -|   -|            -|            -|    -|
    | o Loop 9            |       -|  -7.30|     4097|  4.097e+04|         3|        1|  4096|       yes|         -|   -|            -|            -|    -|
    | o Loop 10           |       -|  -7.30|     4097|  4.097e+04|         3|        1|  4096|       yes|         -|   -|            -|            -|    -|
    | o VITIS_LOOP_152_4  |       -|  -7.30|     4096|  4.096e+04|         2|        1|  4096|       yes|         -|   -|            -|            -|    -|
    | o Loop 12           |       -|  -7.30|     4097|  4.097e+04|         3|        1|  4096|       yes|         -|   -|            -|            -|    -|
    +---------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+----+-------------+-------------+-----+

