`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 03/02/2018 01:44:25 PM
// Design Name: S_REG
// Module Name: S_REG
// Project Name: Hercu-NES
// Description: Stack Pointer register implementation
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module S_REG(
    input logic [7:0] systemBus_IN,
    input logic systemBusWrite_EN,
    input logic systemBusRead_EN,
    input logic addressLowWrite_EN,
    input logic hold_EN,
    output logic systemBus_OUT,
    output logic addressLowBus_OUT);
    
    
endmodule
