$date
	Tue Nov  4 19:10:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_sequence_detector_1101 $end
$var wire 1 ! start_shifting $end
$var reg 1 " clk $end
$var reg 1 # data $end
$var reg 1 $ reset $end
$scope module fsm $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var wire 1 $ reset $end
$var parameter 3 % S0 $end
$var parameter 3 & S1 $end
$var parameter 3 ' S2 $end
$var parameter 3 ( S3 $end
$var parameter 3 ) S4 $end
$var reg 3 * next_state [2:0] $end
$var reg 1 ! start_shifting $end
$var reg 3 + state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx +
b0 *
1$
0#
0"
x!
$end
#5000
0!
b0 +
1"
#10000
0"
0$
#15000
1"
#20000
b1 *
0"
1#
#25000
b10 *
b1 +
1"
#30000
b0 *
0"
0#
#35000
b0 +
1"
#40000
b1 *
0"
1#
#45000
b10 *
b1 +
1"
#50000
0"
#55000
b10 +
1"
#60000
0"
#65000
1"
#70000
0"
#75000
1"
#80000
0"
#85000
1"
#90000
b11 *
0"
0#
#95000
b0 *
b11 +
1"
#100000
b100 *
0"
1#
#105000
b1 *
1!
b0 +
1"
#110000
0"
#115000
b10 *
b1 +
1"
#120000
b0 *
0"
0#
#125000
b0 +
1"
#130000
0"
#135000
1"
#140000
b1 *
0"
1$
1#
#145000
0!
1"
#150000
0"
#155000
1"
#160000
0"
#165000
1"
#170000
0"
#175000
1"
#180000
0"
