
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000349                       # Number of seconds simulated
sim_ticks                                   349070000                       # Number of ticks simulated
final_tick                                  349070000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  15569                       # Simulator instruction rate (inst/s)
host_op_rate                                    16960                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17965682                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680432                       # Number of bytes of host memory used
host_seconds                                    19.43                       # Real time elapsed on the host
sim_insts                                      302505                       # Number of instructions simulated
sim_ops                                        329520                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    349070000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           49216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          532544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             581760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        49216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       233600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          233600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             8321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          3650                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3650                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          140991778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         1525608044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1666599822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     140991778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        140991778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       669206749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            669206749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       669206749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         140991778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1525608044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2335806572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        9092                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7760                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9092                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7760                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 293440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  288448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  269888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  581888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               496640                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4507                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3512                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              912                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     349069000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9092                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 7760                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    393.168539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   240.772463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.568641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          384     26.97%     26.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          304     21.35%     48.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          158     11.10%     59.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          134      9.41%     68.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           84      5.90%     74.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           43      3.02%     77.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           30      2.11%     79.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      1.40%     81.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          267     18.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1424                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          255                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.874510                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.818245                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.307568                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               1      0.39%      0.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             31     12.16%     12.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            67     26.27%     38.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            78     30.59%     69.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            53     20.78%     90.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            14      5.49%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             3      1.18%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             2      0.78%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             1      0.39%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             2      0.78%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             1      0.39%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             1      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-115            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           255                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.537255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.499830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.176201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              197     77.25%     77.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               16      6.27%     83.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               20      7.84%     91.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      6.27%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.39%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.39%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      1.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           255                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     92409750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               178378500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   22925000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20154.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38904.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       840.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       773.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1666.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1422.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.64                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3481                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3886                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.48                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      20713.80                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5283600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2789325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                11523960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5543640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             44486790                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               551040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       108099930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         4997760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              210320205                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            602.515842                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            250129500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       222500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      11440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     13009250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      87278000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    237120250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4955160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2610960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                21205800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               16469100                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             56382120                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               582720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       101443470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy          554400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              231247890                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            662.468531                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            223895250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       299500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      1440250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     113435250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    222455000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    349070000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   71113                       # Number of BP lookups
system.cpu.branchPred.condPredicted             55021                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              4301                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                38686                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   34438                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             89.019283                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    5500                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                569                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2676                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1703                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              973                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          178                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    349070000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    349070000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    349070000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    349070000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    67                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       349070000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           698141                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              29630                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         425124                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       71113                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              41641                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        610486                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    8812                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  735                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           461                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          578                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    148672                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   380                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             646296                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.738524                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.110589                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   405836     62.79%     62.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   102941     15.93%     78.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    38193      5.91%     84.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    99326     15.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               646296                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.101861                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.608937                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    47600                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                439142                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    120680                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 35115                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3759                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                31051                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   675                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 397940                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 15001                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   3759                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    82029                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  212368                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          70618                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    119483                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                158039                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 381716                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  6228                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 10245                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   2188                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  41636                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  86513                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              388028                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1801318                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           444170                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                330188                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    57840                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                418                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            416                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    103037                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               133829                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               55874                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             56655                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            28814                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     375214                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 713                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    354068                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1376                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           46406                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       129344                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             35                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        646296                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.547842                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.854651                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              418321     64.73%     64.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              129640     20.06%     84.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               72715     11.25%     96.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               23482      3.63%     99.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2138      0.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          646296                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14877     17.82%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      2      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     17.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  61664     73.87%     91.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  6924      8.29%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                169553     47.89%     47.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   57      0.02%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               130775     36.93%     84.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               53667     15.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 354068                       # Type of FU issued
system.cpu.iq.rate                           0.507158                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       83474                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.235757                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1439243                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            422362                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       346221                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  39                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 437519                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      23                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            45517                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        11651                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         4682                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          256                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1469                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3759                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   24028                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 15973                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              375934                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                133829                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                55874                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                403                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    354                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 15390                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             45                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1179                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2616                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3795                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                349460                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                128893                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4608                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             7                       # number of nop insts executed
system.cpu.iew.exec_refs                       181963                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    48327                       # Number of branches executed
system.cpu.iew.exec_stores                      53070                       # Number of stores executed
system.cpu.iew.exec_rate                     0.500558                       # Inst execution rate
system.cpu.iew.wb_sent                         346569                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        346237                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    217373                       # num instructions producing a value
system.cpu.iew.wb_consumers                    321975                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.495941                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.675124                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           41089                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             678                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3654                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       639075                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.515620                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.322335                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       499029     78.09%     78.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        76254     11.93%     90.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        13897      2.17%     92.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        20984      3.28%     95.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4182      0.65%     96.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        15574      2.44%     98.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2131      0.33%     98.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1056      0.17%     99.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         5968      0.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       639075                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               302505                       # Number of instructions committed
system.cpu.commit.committedOps                 329520                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         173370                       # Number of memory references committed
system.cpu.commit.loads                        122178                       # Number of loads committed
system.cpu.commit.membars                         302                       # Number of memory barriers committed
system.cpu.commit.branches                      45509                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    290272                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2552                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           156146     47.39%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          122178     37.08%     84.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          51176     15.53%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            329520                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  5968                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1002858                       # The number of ROB reads
system.cpu.rob.rob_writes                      748442                       # The number of ROB writes
system.cpu.timesIdled                             888                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           51845                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      302505                       # Number of Instructions Simulated
system.cpu.committedOps                        329520                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.307866                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.307866                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.433301                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.433301                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   362552                       # number of integer regfile reads
system.cpu.int_regfile_writes                  210592                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                   1422998                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   133944                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  181713                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    619                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    349070000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              8305                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.981603                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              107325                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8321                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.898089                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            878000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.981603                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998850                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998850                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            530653                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           530653                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    349070000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        70075                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           70075                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        36638                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          36638                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          307                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          307                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          305                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          305                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        106713                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           106713                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       106713                       # number of overall hits
system.cpu.dcache.overall_hits::total          106713                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        10189                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10189                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        13058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13058                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            4                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data        23247                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          23247                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        23247                       # number of overall misses
system.cpu.dcache.overall_misses::total         23247                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    440555500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    440555500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    584887940                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    584887940                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       208500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       208500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1025443440                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1025443440                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1025443440                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1025443440                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        80264                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        80264                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        49696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          309                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          309                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       129960                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       129960                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       129960                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       129960                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.126944                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.126944                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.262758                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.262758                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.022293                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.022293                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.012945                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.012945                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.178878                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.178878                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.178878                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.178878                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 43238.345274                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43238.345274                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44791.540818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44791.540818                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 29785.714286                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 29785.714286                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 44110.785908                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44110.785908                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 44110.785908                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44110.785908                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           82                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        72362                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1126                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    64.264654                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         8305                       # number of writebacks
system.cpu.dcache.writebacks::total              8305                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         4540                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4540                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        10390                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10390                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        14930                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        14930                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        14930                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        14930                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         5649                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5649                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2668                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2668                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         8317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         8317                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8317                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    258117500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    258117500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    124013440                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    124013440                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        86000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        86000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    382130940                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    382130940                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    382130940                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    382130940                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.070380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.053686                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.053686                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.012739                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.012739                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.063997                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063997                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.063997                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063997                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 45692.600460                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45692.600460                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 46481.799100                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46481.799100                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        21500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        21500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 45945.766502                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45945.766502                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 45945.766502                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45945.766502                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    349070000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    349070000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    349070000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               397                       # number of replacements
system.cpu.icache.tags.tagsinuse           335.008331                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              147762                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               769                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            192.148244                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   335.008331                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.654313                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.654313                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            298103                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           298103                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    349070000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       147762                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          147762                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        147762                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           147762                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       147762                       # number of overall hits
system.cpu.icache.overall_hits::total          147762                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          905                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           905                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          905                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            905                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          905                       # number of overall misses
system.cpu.icache.overall_misses::total           905                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     53399487                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53399487                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     53399487                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53399487                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     53399487                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53399487                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       148667                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       148667                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       148667                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       148667                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       148667                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       148667                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.006087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006087                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.006087                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006087                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.006087                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006087                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 59004.958011                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59004.958011                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 59004.958011                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59004.958011                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 59004.958011                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59004.958011                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        12281                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               143                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    85.881119                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          397                       # number of writebacks
system.cpu.icache.writebacks::total               397                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          134                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          134                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          134                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          134                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          134                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          134                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          771                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          771                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          771                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          771                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          771                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          771                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     47447488                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47447488                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     47447488                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47447488                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     47447488                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47447488                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.005186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.005186                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005186                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.005186                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005186                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 61540.191958                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61540.191958                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 61540.191958                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61540.191958                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 61540.191958                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61540.191958                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    349070000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    349070000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests         17794                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         8703                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          942                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    349070000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6403                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3650                       # Transaction distribution
system.membus.trans_dist::WritebackClean         5052                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2687                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2687                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            771                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5634                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        24947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        74624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1064064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1138688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9092                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.103718                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.304911                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8149     89.63%     89.63% # Request fanout histogram
system.membus.snoop_fanout::1                     943     10.37%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                9092                       # Request fanout histogram
system.membus.reqLayer0.occupancy            54087500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4072993                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           42905732                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             12.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
