Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Sep 25 12:28:39 2025
| Host         : Peter-PC_Rig running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file gpio_system_top_timing_summary_routed.rpt -pb gpio_system_top_timing_summary_routed.pb -rpx gpio_system_top_timing_summary_routed.rpx -warn_on_violation
| Design       : gpio_system_top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  51          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (24)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (24)
-------------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.857        0.000                      0                 2252        0.051        0.000                      0                 2252        4.020        0.000                       0                  1006  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 5.000}        10.000          100.000         
clk_fpga_1   {0.000 162.500}      325.000         3.077           
sys_clk_pin  {0.000 4.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.857        0.000                      0                 2252        0.051        0.000                      0                 2252        4.020        0.000                       0                  1006  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 2.975ns (37.376%)  route 4.985ns (62.624%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 13.250 - 10.000 ) 
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.727     3.688    <hidden>
    SLICE_X0Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.478     4.166 r  <hidden>
                         net (fo=22, routed)          1.007     5.173    <hidden>
    SLICE_X0Y44          LUT4 (Prop_lut4_I2_O)        0.325     5.498 r  <hidden>
                         net (fo=1, routed)           0.415     5.912    <hidden>
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.323     6.235 r  <hidden>
                         net (fo=2, routed)           0.283     6.518    <hidden>
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.325     6.843 r  <hidden>
                         net (fo=2, routed)           0.670     7.513    <hidden>
    SLICE_X2Y44          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.615     8.128 r  <hidden>
                         net (fo=1, routed)           0.633     8.761    <hidden>
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.303     9.064 f  <hidden>
                         net (fo=1, routed)           0.661     9.725    <hidden>
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.124     9.849 f  <hidden>
                         net (fo=2, routed)           0.582    10.431    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I2_O)        0.150    10.581 r  <hidden>
                         net (fo=12, routed)          0.734    11.315    <hidden>
    SLICE_X3Y43          LUT6 (Prop_lut6_I1_O)        0.332    11.647 r  <hidden>
                         net (fo=1, routed)           0.000    11.647    <hidden>
    SLICE_X3Y43          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.554    13.250    <hidden>
    SLICE_X3Y43          FDRE                                         r  <hidden>
                         clock pessimism              0.380    13.630    
                         clock uncertainty           -0.154    13.476    
    SLICE_X3Y43          FDRE (Setup_fdre_C_D)        0.029    13.505    <hidden>
  -------------------------------------------------------------------
                         required time                         13.505    
                         arrival time                         -11.647    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 2.975ns (37.606%)  route 4.936ns (62.394%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 13.251 - 10.000 ) 
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.727     3.688    <hidden>
    SLICE_X0Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.478     4.166 r  <hidden>
                         net (fo=22, routed)          1.007     5.173    <hidden>
    SLICE_X0Y44          LUT4 (Prop_lut4_I2_O)        0.325     5.498 r  <hidden>
                         net (fo=1, routed)           0.415     5.912    <hidden>
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.323     6.235 r  <hidden>
                         net (fo=2, routed)           0.283     6.518    <hidden>
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.325     6.843 r  <hidden>
                         net (fo=2, routed)           0.670     7.513    <hidden>
    SLICE_X2Y44          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.615     8.128 r  <hidden>
                         net (fo=1, routed)           0.633     8.761    <hidden>
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.303     9.064 f  <hidden>
                         net (fo=1, routed)           0.661     9.725    <hidden>
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.124     9.849 f  <hidden>
                         net (fo=2, routed)           0.582    10.431    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I2_O)        0.150    10.581 r  <hidden>
                         net (fo=12, routed)          0.686    11.267    <hidden>
    SLICE_X2Y47          LUT5 (Prop_lut5_I1_O)        0.332    11.599 r  <hidden>
                         net (fo=1, routed)           0.000    11.599    <hidden>
    SLICE_X2Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.555    13.251    <hidden>
    SLICE_X2Y47          FDRE                                         r  <hidden>
                         clock pessimism              0.380    13.631    
                         clock uncertainty           -0.154    13.477    
    SLICE_X2Y47          FDRE (Setup_fdre_C_D)        0.031    13.508    <hidden>
  -------------------------------------------------------------------
                         required time                         13.508    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.929ns  (logic 2.975ns (37.522%)  route 4.954ns (62.478%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 13.250 - 10.000 ) 
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.727     3.688    <hidden>
    SLICE_X0Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.478     4.166 r  <hidden>
                         net (fo=22, routed)          1.007     5.173    <hidden>
    SLICE_X0Y44          LUT4 (Prop_lut4_I2_O)        0.325     5.498 r  <hidden>
                         net (fo=1, routed)           0.415     5.912    <hidden>
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.323     6.235 r  <hidden>
                         net (fo=2, routed)           0.283     6.518    <hidden>
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.325     6.843 r  <hidden>
                         net (fo=2, routed)           0.670     7.513    <hidden>
    SLICE_X2Y44          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.615     8.128 r  <hidden>
                         net (fo=1, routed)           0.633     8.761    <hidden>
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.303     9.064 f  <hidden>
                         net (fo=1, routed)           0.661     9.725    <hidden>
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.124     9.849 f  <hidden>
                         net (fo=2, routed)           0.582    10.431    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I2_O)        0.150    10.581 r  <hidden>
                         net (fo=12, routed)          0.703    11.284    <hidden>
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.332    11.616 r  <hidden>
                         net (fo=1, routed)           0.000    11.616    <hidden>
    SLICE_X4Y44          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.554    13.250    <hidden>
    SLICE_X4Y44          FDRE                                         r  <hidden>
                         clock pessimism              0.380    13.630    
                         clock uncertainty           -0.154    13.476    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)        0.081    13.557    <hidden>
  -------------------------------------------------------------------
                         required time                         13.557    
                         arrival time                         -11.616    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.923ns  (logic 2.975ns (37.549%)  route 4.948ns (62.451%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 13.250 - 10.000 ) 
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.727     3.688    <hidden>
    SLICE_X0Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.478     4.166 r  <hidden>
                         net (fo=22, routed)          1.007     5.173    <hidden>
    SLICE_X0Y44          LUT4 (Prop_lut4_I2_O)        0.325     5.498 r  <hidden>
                         net (fo=1, routed)           0.415     5.912    <hidden>
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.323     6.235 r  <hidden>
                         net (fo=2, routed)           0.283     6.518    <hidden>
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.325     6.843 r  <hidden>
                         net (fo=2, routed)           0.670     7.513    <hidden>
    SLICE_X2Y44          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.615     8.128 r  <hidden>
                         net (fo=1, routed)           0.633     8.761    <hidden>
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.303     9.064 f  <hidden>
                         net (fo=1, routed)           0.661     9.725    <hidden>
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.124     9.849 f  <hidden>
                         net (fo=2, routed)           0.582    10.431    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I2_O)        0.150    10.581 r  <hidden>
                         net (fo=12, routed)          0.698    11.279    <hidden>
    SLICE_X4Y43          LUT6 (Prop_lut6_I3_O)        0.332    11.611 r  <hidden>
                         net (fo=1, routed)           0.000    11.611    <hidden>
    SLICE_X4Y43          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.554    13.250    <hidden>
    SLICE_X4Y43          FDRE                                         r  <hidden>
                         clock pessimism              0.380    13.630    
                         clock uncertainty           -0.154    13.476    
    SLICE_X4Y43          FDRE (Setup_fdre_C_D)        0.077    13.553    <hidden>
  -------------------------------------------------------------------
                         required time                         13.553    
                         arrival time                         -11.611    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.914ns  (logic 2.975ns (37.594%)  route 4.939ns (62.406%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 13.250 - 10.000 ) 
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.727     3.688    <hidden>
    SLICE_X0Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.478     4.166 r  <hidden>
                         net (fo=22, routed)          1.007     5.173    <hidden>
    SLICE_X0Y44          LUT4 (Prop_lut4_I2_O)        0.325     5.498 r  <hidden>
                         net (fo=1, routed)           0.415     5.912    <hidden>
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.323     6.235 r  <hidden>
                         net (fo=2, routed)           0.283     6.518    <hidden>
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.325     6.843 r  <hidden>
                         net (fo=2, routed)           0.670     7.513    <hidden>
    SLICE_X2Y44          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.615     8.128 r  <hidden>
                         net (fo=1, routed)           0.633     8.761    <hidden>
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.303     9.064 f  <hidden>
                         net (fo=1, routed)           0.661     9.725    <hidden>
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.124     9.849 f  <hidden>
                         net (fo=2, routed)           0.582    10.431    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I2_O)        0.150    10.581 r  <hidden>
                         net (fo=12, routed)          0.688    11.269    <hidden>
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.332    11.601 r  <hidden>
                         net (fo=1, routed)           0.000    11.601    <hidden>
    SLICE_X4Y44          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.554    13.250    <hidden>
    SLICE_X4Y44          FDRE                                         r  <hidden>
                         clock pessimism              0.380    13.630    
                         clock uncertainty           -0.154    13.476    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)        0.077    13.553    <hidden>
  -------------------------------------------------------------------
                         required time                         13.553    
                         arrival time                         -11.601    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.874ns  (logic 2.975ns (37.780%)  route 4.899ns (62.220%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 13.250 - 10.000 ) 
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.727     3.688    <hidden>
    SLICE_X0Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.478     4.166 r  <hidden>
                         net (fo=22, routed)          1.007     5.173    <hidden>
    SLICE_X0Y44          LUT4 (Prop_lut4_I2_O)        0.325     5.498 r  <hidden>
                         net (fo=1, routed)           0.415     5.912    <hidden>
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.323     6.235 r  <hidden>
                         net (fo=2, routed)           0.283     6.518    <hidden>
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.325     6.843 r  <hidden>
                         net (fo=2, routed)           0.670     7.513    <hidden>
    SLICE_X2Y44          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.615     8.128 r  <hidden>
                         net (fo=1, routed)           0.633     8.761    <hidden>
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.303     9.064 f  <hidden>
                         net (fo=1, routed)           0.661     9.725    <hidden>
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.124     9.849 f  <hidden>
                         net (fo=2, routed)           0.582    10.431    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I2_O)        0.150    10.581 r  <hidden>
                         net (fo=12, routed)          0.649    11.230    <hidden>
    SLICE_X4Y46          LUT5 (Prop_lut5_I1_O)        0.332    11.562 r  <hidden>
                         net (fo=1, routed)           0.000    11.562    <hidden>
    SLICE_X4Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.554    13.250    <hidden>
    SLICE_X4Y46          FDRE                                         r  <hidden>
                         clock pessimism              0.380    13.630    
                         clock uncertainty           -0.154    13.476    
    SLICE_X4Y46          FDRE (Setup_fdre_C_D)        0.079    13.555    <hidden>
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -11.562    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.779ns  (logic 2.975ns (38.243%)  route 4.804ns (61.757%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 13.251 - 10.000 ) 
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.727     3.688    <hidden>
    SLICE_X0Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.478     4.166 r  <hidden>
                         net (fo=22, routed)          1.007     5.173    <hidden>
    SLICE_X0Y44          LUT4 (Prop_lut4_I2_O)        0.325     5.498 r  <hidden>
                         net (fo=1, routed)           0.415     5.912    <hidden>
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.323     6.235 r  <hidden>
                         net (fo=2, routed)           0.283     6.518    <hidden>
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.325     6.843 r  <hidden>
                         net (fo=2, routed)           0.670     7.513    <hidden>
    SLICE_X2Y44          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.615     8.128 r  <hidden>
                         net (fo=1, routed)           0.633     8.761    <hidden>
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.303     9.064 f  <hidden>
                         net (fo=1, routed)           0.661     9.725    <hidden>
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.124     9.849 f  <hidden>
                         net (fo=2, routed)           0.582    10.431    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I2_O)        0.150    10.581 r  <hidden>
                         net (fo=12, routed)          0.554    11.135    <hidden>
    SLICE_X2Y47          LUT5 (Prop_lut5_I3_O)        0.332    11.467 r  <hidden>
                         net (fo=1, routed)           0.000    11.467    <hidden>
    SLICE_X2Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.555    13.251    <hidden>
    SLICE_X2Y47          FDRE                                         r  <hidden>
                         clock pessimism              0.380    13.631    
                         clock uncertainty           -0.154    13.477    
    SLICE_X2Y47          FDRE (Setup_fdre_C_D)        0.031    13.508    <hidden>
  -------------------------------------------------------------------
                         required time                         13.508    
                         arrival time                         -11.467    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.807ns  (logic 2.975ns (38.105%)  route 4.832ns (61.895%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 13.246 - 10.000 ) 
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.727     3.688    <hidden>
    SLICE_X0Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.478     4.166 r  <hidden>
                         net (fo=22, routed)          1.007     5.173    <hidden>
    SLICE_X0Y44          LUT4 (Prop_lut4_I2_O)        0.325     5.498 r  <hidden>
                         net (fo=1, routed)           0.415     5.912    <hidden>
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.323     6.235 r  <hidden>
                         net (fo=2, routed)           0.283     6.518    <hidden>
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.325     6.843 r  <hidden>
                         net (fo=2, routed)           0.670     7.513    <hidden>
    SLICE_X2Y44          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.615     8.128 r  <hidden>
                         net (fo=1, routed)           0.633     8.761    <hidden>
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.303     9.064 f  <hidden>
                         net (fo=1, routed)           0.661     9.725    <hidden>
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.124     9.849 f  <hidden>
                         net (fo=2, routed)           0.582    10.431    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I2_O)        0.150    10.581 r  <hidden>
                         net (fo=12, routed)          0.582    11.163    <hidden>
    SLICE_X1Y45          LUT5 (Prop_lut5_I3_O)        0.332    11.495 r  <hidden>
                         net (fo=1, routed)           0.000    11.495    <hidden>
    SLICE_X1Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.550    13.246    <hidden>
    SLICE_X1Y45          FDRE                                         r  <hidden>
                         clock pessimism              0.416    13.662    
                         clock uncertainty           -0.154    13.508    
    SLICE_X1Y45          FDRE (Setup_fdre_C_D)        0.029    13.537    <hidden>
  -------------------------------------------------------------------
                         required time                         13.537    
                         arrival time                         -11.495    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 2.975ns (38.262%)  route 4.800ns (61.738%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 13.251 - 10.000 ) 
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.727     3.688    <hidden>
    SLICE_X0Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.478     4.166 r  <hidden>
                         net (fo=22, routed)          1.007     5.173    <hidden>
    SLICE_X0Y44          LUT4 (Prop_lut4_I2_O)        0.325     5.498 r  <hidden>
                         net (fo=1, routed)           0.415     5.912    <hidden>
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.323     6.235 r  <hidden>
                         net (fo=2, routed)           0.283     6.518    <hidden>
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.325     6.843 r  <hidden>
                         net (fo=2, routed)           0.670     7.513    <hidden>
    SLICE_X2Y44          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.615     8.128 r  <hidden>
                         net (fo=1, routed)           0.633     8.761    <hidden>
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.303     9.064 f  <hidden>
                         net (fo=1, routed)           0.661     9.725    <hidden>
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.124     9.849 f  <hidden>
                         net (fo=2, routed)           0.582    10.431    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I2_O)        0.150    10.581 r  <hidden>
                         net (fo=12, routed)          0.550    11.131    <hidden>
    SLICE_X2Y47          LUT5 (Prop_lut5_I2_O)        0.332    11.463 r  <hidden>
                         net (fo=1, routed)           0.000    11.463    <hidden>
    SLICE_X2Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.555    13.251    <hidden>
    SLICE_X2Y47          FDRE                                         r  <hidden>
                         clock pessimism              0.380    13.631    
                         clock uncertainty           -0.154    13.477    
    SLICE_X2Y47          FDRE (Setup_fdre_C_D)        0.029    13.506    <hidden>
  -------------------------------------------------------------------
                         required time                         13.506    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.783ns  (logic 2.975ns (38.225%)  route 4.808ns (61.775%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 13.250 - 10.000 ) 
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.727     3.688    <hidden>
    SLICE_X0Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.478     4.166 r  <hidden>
                         net (fo=22, routed)          1.007     5.173    <hidden>
    SLICE_X0Y44          LUT4 (Prop_lut4_I2_O)        0.325     5.498 r  <hidden>
                         net (fo=1, routed)           0.415     5.912    <hidden>
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.323     6.235 r  <hidden>
                         net (fo=2, routed)           0.283     6.518    <hidden>
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.325     6.843 r  <hidden>
                         net (fo=2, routed)           0.670     7.513    <hidden>
    SLICE_X2Y44          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.615     8.128 r  <hidden>
                         net (fo=1, routed)           0.633     8.761    <hidden>
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.303     9.064 f  <hidden>
                         net (fo=1, routed)           0.661     9.725    <hidden>
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.124     9.849 f  <hidden>
                         net (fo=2, routed)           0.582    10.431    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I2_O)        0.150    10.581 r  <hidden>
                         net (fo=12, routed)          0.557    11.138    <hidden>
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.332    11.470 r  <hidden>
                         net (fo=1, routed)           0.000    11.470    <hidden>
    SLICE_X4Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.554    13.250    <hidden>
    SLICE_X4Y45          FDRE                                         r  <hidden>
                         clock pessimism              0.380    13.630    
                         clock uncertainty           -0.154    13.476    
    SLICE_X4Y45          FDRE (Setup_fdre_C_D)        0.077    13.553    <hidden>
  -------------------------------------------------------------------
                         required time                         13.553    
                         arrival time                         -11.470    
  -------------------------------------------------------------------
                         slack                                  2.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.246ns (56.521%)  route 0.189ns (43.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.569     1.368    <hidden>
    SLICE_X10Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.148     1.516 r  <hidden>
                         net (fo=3, routed)           0.189     1.706    <hidden>
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.098     1.804 r  <hidden>
                         net (fo=1, routed)           0.000     1.804    <hidden>
    SLICE_X8Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.832     1.740    <hidden>
    SLICE_X8Y50          FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.632    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.121     1.753    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.246ns (56.263%)  route 0.191ns (43.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.569     1.368    <hidden>
    SLICE_X10Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.148     1.516 r  <hidden>
                         net (fo=3, routed)           0.191     1.708    <hidden>
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.098     1.806 r  <hidden>
                         net (fo=1, routed)           0.000     1.806    <hidden>
    SLICE_X8Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.832     1.740    <hidden>
    SLICE_X8Y50          FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.632    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.121     1.753    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.209ns (42.954%)  route 0.278ns (57.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.569     1.368    <hidden>
    SLICE_X10Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.532 r  <hidden>
                         net (fo=1, routed)           0.278     1.810    <hidden>
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.045     1.855 r  <hidden>
                         net (fo=1, routed)           0.000     1.855    <hidden>
    SLICE_X8Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.832     1.740    <hidden>
    SLICE_X8Y50          FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.632    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.121     1.753    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.560     1.359    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y38         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141     1.500 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[6]/Q
                         net (fo=1, routed)           0.056     1.556    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data[6]
    SLICE_X21Y38         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.830     1.738    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y38         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[6]/C
                         clock pessimism             -0.378     1.359    
    SLICE_X21Y38         FDRE (Hold_fdre_C_D)         0.078     1.437    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.560     1.359    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y38         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141     1.500 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[5]/Q
                         net (fo=1, routed)           0.056     1.556    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data[5]
    SLICE_X21Y38         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.830     1.738    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y38         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[5]/C
                         clock pessimism             -0.378     1.359    
    SLICE_X21Y38         FDRE (Hold_fdre_C_D)         0.076     1.435    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.569     1.368    <hidden>
    SLICE_X11Y47         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.141     1.509 r  <hidden>
                         net (fo=1, routed)           0.056     1.565    <hidden>
    SLICE_X11Y47         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.837     1.745    <hidden>
    SLICE_X11Y47         FDCE                                         r  <hidden>
                         clock pessimism             -0.376     1.368    
    SLICE_X11Y47         FDCE (Hold_fdce_C_D)         0.075     1.443    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.565     1.364    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X19Y43         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.505 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.561    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff[0]
    SLICE_X19Y43         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.833     1.741    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X19Y43         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[1]/C
                         clock pessimism             -0.376     1.364    
    SLICE_X19Y43         FDRE (Hold_fdre_C_D)         0.075     1.439    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.565     1.364    <hidden>
    SLICE_X9Y37          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.141     1.505 r  <hidden>
                         net (fo=1, routed)           0.056     1.561    <hidden>
    SLICE_X9Y37          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.832     1.740    <hidden>
    SLICE_X9Y37          FDCE                                         r  <hidden>
                         clock pessimism             -0.375     1.364    
    SLICE_X9Y37          FDCE (Hold_fdce_C_D)         0.075     1.439    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.568     1.367    <hidden>
    SLICE_X9Y43          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141     1.508 r  <hidden>
                         net (fo=1, routed)           0.056     1.564    <hidden>
    SLICE_X9Y43          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.836     1.744    <hidden>
    SLICE_X9Y43          FDCE                                         r  <hidden>
                         clock pessimism             -0.376     1.367    
    SLICE_X9Y43          FDCE (Hold_fdce_C_D)         0.075     1.442    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.566     1.365    <hidden>
    SLICE_X9Y39          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDCE (Prop_fdce_C_Q)         0.141     1.506 r  <hidden>
                         net (fo=1, routed)           0.056     1.562    <hidden>
    SLICE_X9Y39          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.834     1.742    <hidden>
    SLICE_X9Y39          FDCE                                         r  <hidden>
                         clock pessimism             -0.376     1.365    
    SLICE_X9Y39          FDCE (Hold_fdce_C_D)         0.075     1.440    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X19Y42    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X18Y43    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X18Y43    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X18Y43    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X21Y43    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X19Y43    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X21Y43    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X20Y44    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X20Y44    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y43    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y43    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y47    system/system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y47    system/system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X19Y42    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X19Y42    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X18Y43    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X18Y43    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X18Y43    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X18Y43    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y43    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y43    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y47    system/system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y47    system/system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X19Y42    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X19Y42    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X18Y43    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X18Y43    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X18Y43    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X18Y43    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.110ns  (logic 0.124ns (5.877%)  route 1.986ns (94.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system/system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.986     1.986    system/system_i/proc_sys_reset_0/U0/EXT_LPF/ext_reset_in
    SLICE_X16Y49         LUT1 (Prop_lut1_I0_O)        0.124     2.110 r  system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     2.110    system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X16Y49         FDRE                                         r  system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.504     3.200    system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X16Y49         FDRE                                         r  system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.922ns  (logic 0.045ns (4.881%)  route 0.877ns (95.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system/system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.877     0.877    system/system_i/proc_sys_reset_0/U0/EXT_LPF/ext_reset_in
    SLICE_X16Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.922 r  system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     0.922    system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X16Y49         FDRE                                         r  system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.834     1.742    system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X16Y49         FDRE                                         r  system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.197ns  (logic 0.580ns (18.144%)  route 2.617ns (81.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.676     3.637    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y42         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.456     4.093 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.910     6.003    <hidden>
    SLICE_X9Y39          LUT1 (Prop_lut1_I0_O)        0.124     6.127 f  <hidden>
                         net (fo=3, routed)           0.706     6.833    <hidden>
    SLICE_X10Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.506     3.202    <hidden>
    SLICE_X10Y37         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.197ns  (logic 0.580ns (18.144%)  route 2.617ns (81.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.676     3.637    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y42         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.456     4.093 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.910     6.003    <hidden>
    SLICE_X9Y39          LUT1 (Prop_lut1_I0_O)        0.124     6.127 f  <hidden>
                         net (fo=3, routed)           0.706     6.833    <hidden>
    SLICE_X10Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.506     3.202    <hidden>
    SLICE_X10Y37         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.197ns  (logic 0.580ns (18.144%)  route 2.617ns (81.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.676     3.637    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y42         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.456     4.093 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.910     6.003    <hidden>
    SLICE_X9Y39          LUT1 (Prop_lut1_I0_O)        0.124     6.127 f  <hidden>
                         net (fo=3, routed)           0.706     6.833    <hidden>
    SLICE_X10Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.506     3.202    <hidden>
    SLICE_X10Y37         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.151ns  (logic 0.605ns (19.198%)  route 2.546ns (80.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.676     3.637    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y42         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.456     4.093 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.910     6.003    <hidden>
    SLICE_X9Y39          LUT1 (Prop_lut1_I0_O)        0.149     6.152 f  <hidden>
                         net (fo=3, routed)           0.636     6.788    <hidden>
    SLICE_X9Y39          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.508     3.204    <hidden>
    SLICE_X9Y39          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.151ns  (logic 0.605ns (19.198%)  route 2.546ns (80.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.676     3.637    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y42         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.456     4.093 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.910     6.003    <hidden>
    SLICE_X9Y39          LUT1 (Prop_lut1_I0_O)        0.149     6.152 f  <hidden>
                         net (fo=3, routed)           0.636     6.788    <hidden>
    SLICE_X9Y39          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.508     3.204    <hidden>
    SLICE_X9Y39          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.151ns  (logic 0.605ns (19.198%)  route 2.546ns (80.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.676     3.637    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y42         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.456     4.093 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.910     6.003    <hidden>
    SLICE_X9Y39          LUT1 (Prop_lut1_I0_O)        0.149     6.152 f  <hidden>
                         net (fo=3, routed)           0.636     6.788    <hidden>
    SLICE_X9Y39          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.508     3.204    <hidden>
    SLICE_X9Y39          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.023ns  (logic 0.610ns (20.180%)  route 2.413ns (79.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.676     3.637    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y42         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.456     4.093 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.706     5.799    <hidden>
    SLICE_X9Y39          LUT1 (Prop_lut1_I0_O)        0.154     5.953 f  <hidden>
                         net (fo=3, routed)           0.707     6.660    <hidden>
    SLICE_X9Y43          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.510     3.206    <hidden>
    SLICE_X9Y43          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.023ns  (logic 0.610ns (20.180%)  route 2.413ns (79.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.676     3.637    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y42         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.456     4.093 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.706     5.799    <hidden>
    SLICE_X9Y39          LUT1 (Prop_lut1_I0_O)        0.154     5.953 f  <hidden>
                         net (fo=3, routed)           0.707     6.660    <hidden>
    SLICE_X9Y43          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.510     3.206    <hidden>
    SLICE_X9Y43          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.023ns  (logic 0.610ns (20.180%)  route 2.413ns (79.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.676     3.637    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y42         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.456     4.093 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.706     5.799    <hidden>
    SLICE_X9Y39          LUT1 (Prop_lut1_I0_O)        0.154     5.953 f  <hidden>
                         net (fo=3, routed)           0.707     6.660    <hidden>
    SLICE_X9Y43          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.510     3.206    <hidden>
    SLICE_X9Y43          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.852ns  (logic 0.580ns (20.338%)  route 2.272ns (79.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.207ns
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.676     3.637    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y42         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.456     4.093 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.407     5.500    <hidden>
    SLICE_X11Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.624 f  <hidden>
                         net (fo=3, routed)           0.865     6.489    <hidden>
    SLICE_X11Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.511     3.207    <hidden>
    SLICE_X11Y47         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.184ns (44.758%)  route 0.227ns (55.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.562     1.361    system/system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X21Y45         FDRE                                         r  system/system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.502 f  system/system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.227     1.729    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aresetn
    SLICE_X20Y44         LUT1 (Prop_lut1_I0_O)        0.043     1.772 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_i_1/O
                         net (fo=1, routed)           0.000     1.772    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/src_in
    SLICE_X20Y44         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.832     1.740    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X20Y44         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.574%)  route 0.571ns (75.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.564     1.363    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y42         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.504 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.275     1.779    <hidden>
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.824 f  <hidden>
                         net (fo=3, routed)           0.296     2.120    <hidden>
    SLICE_X14Y41         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.832     1.740    <hidden>
    SLICE_X14Y41         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.574%)  route 0.571ns (75.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.564     1.363    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y42         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.504 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.275     1.779    <hidden>
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.824 f  <hidden>
                         net (fo=3, routed)           0.296     2.120    <hidden>
    SLICE_X14Y41         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.832     1.740    <hidden>
    SLICE_X14Y41         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.574%)  route 0.571ns (75.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.564     1.363    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y42         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.504 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.275     1.779    <hidden>
    SLICE_X14Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.824 f  <hidden>
                         net (fo=3, routed)           0.296     2.120    <hidden>
    SLICE_X14Y41         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.832     1.740    <hidden>
    SLICE_X14Y41         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.601%)  route 0.675ns (78.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.564     1.363    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y42         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.504 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.530     2.034    <hidden>
    SLICE_X10Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.079 f  <hidden>
                         net (fo=3, routed)           0.145     2.224    <hidden>
    SLICE_X10Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.830     1.738    <hidden>
    SLICE_X10Y34         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.601%)  route 0.675ns (78.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.564     1.363    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y42         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.504 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.530     2.034    <hidden>
    SLICE_X10Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.079 f  <hidden>
                         net (fo=3, routed)           0.145     2.224    <hidden>
    SLICE_X10Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.830     1.738    <hidden>
    SLICE_X10Y34         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.601%)  route 0.675ns (78.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.564     1.363    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y42         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.504 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.530     2.034    <hidden>
    SLICE_X10Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.079 f  <hidden>
                         net (fo=3, routed)           0.145     2.224    <hidden>
    SLICE_X10Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.830     1.738    <hidden>
    SLICE_X10Y34         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.184ns (20.657%)  route 0.707ns (79.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.564     1.363    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y42         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.504 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.530     2.034    <hidden>
    SLICE_X10Y40         LUT1 (Prop_lut1_I0_O)        0.043     2.077 f  <hidden>
                         net (fo=3, routed)           0.177     2.254    <hidden>
    SLICE_X10Y40         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.835     1.743    <hidden>
    SLICE_X10Y40         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.184ns (20.657%)  route 0.707ns (79.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.564     1.363    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y42         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.504 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.530     2.034    <hidden>
    SLICE_X10Y40         LUT1 (Prop_lut1_I0_O)        0.043     2.077 f  <hidden>
                         net (fo=3, routed)           0.177     2.254    <hidden>
    SLICE_X10Y40         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.835     1.743    <hidden>
    SLICE_X10Y40         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.184ns (20.657%)  route 0.707ns (79.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.564     1.363    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X19Y42         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.504 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.530     2.034    <hidden>
    SLICE_X10Y40         LUT1 (Prop_lut1_I0_O)        0.043     2.077 f  <hidden>
                         net (fo=3, routed)           0.177     2.254    <hidden>
    SLICE_X10Y40         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.835     1.743    <hidden>
    SLICE_X10Y40         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GPIO[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.460ns  (logic 5.008ns (59.198%)  route 3.452ns (40.802%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  GPIO[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[0]_inst/IO
    F16                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  GPIO_IOBUF[0]_inst/IBUF/O
                         net (fo=2, routed)           3.452     4.911    GPIO_IBUF__0[0]
    N20                  OBUF (Prop_obuf_I_O)         3.549     8.460 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.460    LED[0]
    N20                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GPIO[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.477ns (60.462%)  route 0.966ns (39.538%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  GPIO[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[0]_inst/IO
    F16                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  GPIO_IOBUF[0]_inst/IBUF/O
                         net (fo=2, routed)           0.966     1.193    GPIO_IBUF__0[0]
    N20                  OBUF (Prop_obuf_I_O)         1.250     2.443 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.443    LED[0]
    N20                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_status_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.140ns  (logic 4.421ns (39.684%)  route 6.719ns (60.316%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.682     3.643    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X12Y40         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_status_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518     4.161 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_status_reg[13]/Q
                         net (fo=3, routed)           1.111     5.272    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_status_reg_n_0_[13]
    SLICE_X16Y40         LUT4 (Prop_lut4_I2_O)        0.124     5.396 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/intr_INST_0_i_4/O
                         net (fo=1, routed)           1.085     6.481    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/intr_INST_0_i_4_n_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I2_O)        0.124     6.605 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/intr_INST_0_i_2/O
                         net (fo=1, routed)           0.896     7.500    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/intr_INST_0_i_2_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.624 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/intr_INST_0/O
                         net (fo=2, routed)           3.628    11.252    RGB0_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.531    14.783 r  RGB0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.783    RGB0[1]
    W16                                                               r  RGB0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.579ns  (logic 4.263ns (44.509%)  route 5.315ns (55.491%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.677     3.638    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X15Y40         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.419     4.057 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[8]/Q
                         net (fo=2, routed)           1.136     5.193    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_24_in
    SLICE_X19Y41         LUT3 (Prop_lut3_I1_O)        0.297     5.490 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[8]_INST_0/O
                         net (fo=1, routed)           4.179     9.669    GPIO_IOBUF[8]_inst/T
    D19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.547    13.216 r  GPIO_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.216    GPIO[8]
    D19                                                               r  GPIO[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.579ns  (logic 4.240ns (44.267%)  route 5.339ns (55.733%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.675     3.636    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X15Y37         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.419     4.055 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[6]/Q
                         net (fo=2, routed)           1.003     5.057    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_18_in
    SLICE_X14Y39         LUT3 (Prop_lut3_I1_O)        0.296     5.353 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[6]_INST_0/O
                         net (fo=1, routed)           4.336     9.689    GPIO_IOBUF[6]_inst/T
    E17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.525    13.215 r  GPIO_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.215    GPIO[6]
    E17                                                               r  GPIO[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.577ns  (logic 4.125ns (43.075%)  route 5.452ns (56.925%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.677     3.638    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X15Y40         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     4.094 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[12]/Q
                         net (fo=2, routed)           1.136     5.230    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_36_in
    SLICE_X19Y41         LUT3 (Prop_lut3_I1_O)        0.124     5.354 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[12]_INST_0/O
                         net (fo=1, routed)           4.316     9.669    GPIO_IOBUF[12]_inst/T
    C20                  OBUFT (TriStatE_obuft_T_O)
                                                      3.545    13.215 r  GPIO_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.215    GPIO[12]
    C20                                                               r  GPIO[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.496ns  (logic 4.264ns (44.898%)  route 5.233ns (55.102%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.675     3.636    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X15Y37         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.419     4.055 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[5]/Q
                         net (fo=2, routed)           1.100     5.155    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_15_in
    SLICE_X15Y40         LUT3 (Prop_lut3_I1_O)        0.299     5.454 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[5]_INST_0/O
                         net (fo=1, routed)           4.132     9.586    GPIO_IOBUF[5]_inst/T
    E19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.546    13.132 r  GPIO_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.132    GPIO[5]
    E19                                                               r  GPIO[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.486ns  (logic 4.127ns (43.507%)  route 5.359ns (56.493%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.683     3.644    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X13Y41         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456     4.100 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[13]/Q
                         net (fo=2, routed)           1.007     5.107    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_41_in
    SLICE_X15Y41         LUT3 (Prop_lut3_I2_O)        0.124     5.231 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[13]_INST_0/O
                         net (fo=1, routed)           4.352     9.583    GPIO_IOBUF[13]_inst/T
    B20                  OBUFT (TriStatE_obuft_T_O)
                                                      3.547    13.130 r  GPIO_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.130    GPIO[13]
    B20                                                               r  GPIO[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.460ns  (logic 4.250ns (44.924%)  route 5.210ns (55.076%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.677     3.638    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X14Y40         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.419     4.057 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[4]/Q
                         net (fo=2, routed)           0.878     4.934    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_out[4]
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.299     5.233 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[4]_INST_0/O
                         net (fo=1, routed)           4.332     9.566    GPIO_IOBUF[4]_inst/T
    E18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.532    13.097 r  GPIO_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.097    GPIO[4]
    E18                                                               r  GPIO[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.396ns  (logic 4.268ns (45.428%)  route 5.127ns (54.572%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.677     3.638    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X15Y40         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.419     4.057 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[14]/Q
                         net (fo=2, routed)           0.869     4.926    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_42_in
    SLICE_X18Y41         LUT3 (Prop_lut3_I1_O)        0.299     5.225 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[14]_INST_0/O
                         net (fo=1, routed)           4.258     9.483    GPIO_IOBUF[14]_inst/T
    B19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.550    13.033 r  GPIO_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.033    GPIO[14]
    B19                                                               r  GPIO[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.285ns  (logic 4.263ns (45.916%)  route 5.022ns (54.084%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.677     3.638    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X15Y40         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.419     4.057 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[9]/Q
                         net (fo=2, routed)           1.015     5.071    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_27_in
    SLICE_X15Y41         LUT3 (Prop_lut3_I1_O)        0.299     5.370 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[9]_INST_0/O
                         net (fo=1, routed)           4.007     9.377    GPIO_IOBUF[9]_inst/T
    D20                  OBUFT (TriStatE_obuft_T_O)
                                                      3.545    12.922 r  GPIO_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.922    GPIO[9]
    D20                                                               r  GPIO[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.242ns  (logic 4.269ns (46.191%)  route 4.973ns (53.809%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.677     3.638    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X15Y40         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.419     4.057 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[15]/Q
                         net (fo=2, routed)           0.830     4.887    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_45_in
    SLICE_X20Y41         LUT3 (Prop_lut3_I1_O)        0.296     5.183 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[15]_INST_0/O
                         net (fo=1, routed)           4.143     9.326    GPIO_IOBUF[15]_inst/T
    A20                  OBUFT (TriStatE_obuft_T_O)
                                                      3.554    12.879 r  GPIO_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.879    GPIO[15]
    A20                                                               r  GPIO[15] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.356ns  (logic 1.010ns (42.864%)  route 1.346ns (57.136%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.565     1.364    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X17Y45         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.141     1.505 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[16]/Q
                         net (fo=2, routed)           0.153     1.658    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_48_in
    SLICE_X17Y43         LUT3 (Prop_lut3_I1_O)        0.045     1.703 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[16]_INST_0/O
                         net (fo=1, routed)           1.194     2.897    GPIO_IOBUF[16]_inst/T
    V15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.721 r  GPIO_IOBUF[16]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.721    GPIO[16]
    V15                                                               r  GPIO[16] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.458ns (61.433%)  route 0.916ns (38.567%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.562     1.361    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y44         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     1.502 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[17]/Q
                         net (fo=2, routed)           0.916     2.418    GPIO_IOBUF[17]_inst/I
    W15                  OBUFT (Prop_obuft_I_O)       1.317     3.735 r  GPIO_IOBUF[17]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.735    GPIO[17]
    W15                                                               r  GPIO[17] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.010ns (42.490%)  route 1.367ns (57.510%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.565     1.364    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X17Y44         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.505 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[19]/Q
                         net (fo=2, routed)           0.209     1.715    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_59_in
    SLICE_X17Y42         LUT3 (Prop_lut3_I2_O)        0.045     1.760 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[19]_INST_0/O
                         net (fo=1, routed)           1.158     2.917    GPIO_IOBUF[19]_inst/T
    T16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.741 r  GPIO_IOBUF[19]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.741    GPIO[19]
    T16                                                               r  GPIO[19] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.364ns (55.076%)  route 1.112ns (44.924%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.564     1.363    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X19Y41         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.504 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[11]/Q
                         net (fo=2, routed)           1.112     2.617    GPIO_IOBUF[11]_inst/I
    F20                  OBUFT (Prop_obuft_I_O)       1.223     3.839 r  GPIO_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.839    GPIO[11]
    F20                                                               r  GPIO[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.368ns (54.310%)  route 1.151ns (45.690%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.562     1.361    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y44         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     1.502 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[18]/Q
                         net (fo=2, routed)           1.151     2.653    GPIO_IOBUF[18]_inst/I
    V16                  OBUFT (Prop_obuft_I_O)       1.227     3.880 r  GPIO_IOBUF[18]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.880    GPIO[18]
    V16                                                               r  GPIO[18] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.548ns  (logic 1.365ns (53.561%)  route 1.183ns (46.439%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.564     1.363    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X14Y40         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.141     1.504 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[2]/Q
                         net (fo=2, routed)           1.183     2.688    GPIO_IOBUF[2]_inst/I
    G19                  OBUFT (Prop_obuft_I_O)       1.224     3.912 r  GPIO_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.912    GPIO[2]
    G19                                                               r  GPIO[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 1.364ns (53.358%)  route 1.192ns (46.642%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.564     1.363    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X19Y41         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.504 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[10]/Q
                         net (fo=2, routed)           1.192     2.697    GPIO_IOBUF[10]_inst/I
    F19                  OBUFT (Prop_obuft_I_O)       1.223     3.920 r  GPIO_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.920    GPIO[10]
    F19                                                               r  GPIO[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.559ns  (logic 1.362ns (53.219%)  route 1.197ns (46.781%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.564     1.363    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X14Y40         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.141     1.504 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[3]/Q
                         net (fo=2, routed)           1.197     2.702    GPIO_IOBUF[3]_inst/I
    G20                  OBUFT (Prop_obuft_I_O)       1.221     3.923 r  GPIO_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.923    GPIO[3]
    G20                                                               r  GPIO[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.716ns  (logic 1.010ns (37.193%)  route 1.706ns (62.807%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.566     1.365    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X17Y47         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.506 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[20]/Q
                         net (fo=2, routed)           0.105     1.612    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_out[20]
    SLICE_X16Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.657 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[20]_INST_0/O
                         net (fo=1, routed)           1.600     3.257    GPIO_IOBUF[20]_inst/T
    M19                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.081 r  GPIO_IOBUF[20]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.081    GPIO[20]
    M19                                                               r  GPIO[20] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.753ns  (logic 1.010ns (36.692%)  route 1.743ns (63.308%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.563     1.362    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X14Y39         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.141     1.503 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[1]/Q
                         net (fo=2, routed)           0.066     1.569    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg_n_0_[1]
    SLICE_X15Y39         LUT3 (Prop_lut3_I2_O)        0.045     1.614 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[1]_INST_0/O
                         net (fo=1, routed)           1.677     3.291    GPIO_IOBUF[1]_inst/T
    F17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.115 r  GPIO_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.115    GPIO[1]
    F17                                                               r  GPIO[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GPIO[4]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.076ns  (logic 1.462ns (28.792%)  route 3.615ns (71.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  GPIO[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[4]_inst/IO
    E18                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  GPIO_IOBUF[4]_inst/IBUF/O
                         net (fo=1, routed)           3.615     5.076    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[4]
    SLICE_X12Y38         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.507     3.203    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X12Y38         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[4]/C

Slack:                    inf
  Source:                 GPIO[15]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.954ns  (logic 1.484ns (29.953%)  route 3.470ns (70.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  GPIO[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[15]_inst/IO
    A20                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  GPIO_IOBUF[15]_inst/IBUF/O
                         net (fo=1, routed)           3.470     4.954    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[15]
    SLICE_X19Y42         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.502     3.198    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X19Y42         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[15]/C

Slack:                    inf
  Source:                 GPIO[9]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.935ns  (logic 1.475ns (29.888%)  route 3.460ns (70.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  GPIO[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[9]_inst/IO
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  GPIO_IOBUF[9]_inst/IBUF/O
                         net (fo=1, routed)           3.460     4.935    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[9]
    SLICE_X20Y38         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.499     3.195    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X20Y38         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[9]/C

Slack:                    inf
  Source:                 GPIO[14]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.888ns  (logic 1.480ns (30.279%)  route 3.408ns (69.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  GPIO[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[14]_inst/IO
    B19                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  GPIO_IOBUF[14]_inst/IBUF/O
                         net (fo=1, routed)           3.408     4.888    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[14]
    SLICE_X21Y39         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.500     3.196    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y39         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[14]/C

Slack:                    inf
  Source:                 GPIO[12]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.840ns  (logic 1.475ns (30.478%)  route 3.365ns (69.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C20                                               0.000     0.000 r  GPIO[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[12]_inst/IO
    C20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  GPIO_IOBUF[12]_inst/IBUF/O
                         net (fo=1, routed)           3.365     4.840    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[12]
    SLICE_X21Y39         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.500     3.196    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y39         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[12]/C

Slack:                    inf
  Source:                 GPIO[13]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.711ns  (logic 1.477ns (31.352%)  route 3.234ns (68.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B20                                               0.000     0.000 r  GPIO[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[13]_inst/IO
    B20                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  GPIO_IOBUF[13]_inst/IBUF/O
                         net (fo=1, routed)           3.234     4.711    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[13]
    SLICE_X19Y42         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.502     3.198    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X19Y42         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[13]/C

Slack:                    inf
  Source:                 GPIO[1]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.700ns  (logic 1.456ns (30.986%)  route 3.244ns (69.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  GPIO[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[1]_inst/IO
    F17                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  GPIO_IOBUF[1]_inst/IBUF/O
                         net (fo=1, routed)           3.244     4.700    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[1]
    SLICE_X21Y38         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.499     3.195    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y38         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[1]/C

Slack:                    inf
  Source:                 GPIO[6]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.682ns  (logic 1.455ns (31.083%)  route 3.227ns (68.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  GPIO[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[6]_inst/IO
    E17                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  GPIO_IOBUF[6]_inst/IBUF/O
                         net (fo=1, routed)           3.227     4.682    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[6]
    SLICE_X21Y38         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.499     3.195    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y38         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[6]/C

Slack:                    inf
  Source:                 GPIO[21]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.607ns  (logic 1.431ns (31.057%)  route 3.176ns (68.943%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G14                                               0.000     0.000 r  GPIO[21] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[21]_inst/IO
    G14                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  GPIO_IOBUF[21]_inst/IBUF/O
                         net (fo=1, routed)           3.176     4.607    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[21]
    SLICE_X17Y48         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.504     3.200    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X17Y48         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[21]/C

Slack:                    inf
  Source:                 GPIO[20]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.600ns  (logic 1.546ns (33.612%)  route 3.054ns (66.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  GPIO[20] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[20]_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         1.546     1.546 r  GPIO_IOBUF[20]_inst/IBUF/O
                         net (fo=1, routed)           3.054     4.600    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[20]
    SLICE_X17Y48         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        1.504     3.200    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X17Y48         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GPIO[23]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.157ns  (logic 0.220ns (19.057%)  route 0.937ns (80.943%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  GPIO[23] (INOUT)
                         net (fo=0)                   0.000     0.000    GPIO[23]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  GPIO_IBUF[23]_inst/O
                         net (fo=1, routed)           0.937     1.157    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[23]
    SLICE_X17Y48         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.834     1.742    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X17Y48         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[23]/C

Slack:                    inf
  Source:                 GPIO[16]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.336ns (27.175%)  route 0.901ns (72.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  GPIO[16] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[16]_inst/IO
    V15                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  GPIO_IOBUF[16]_inst/IBUF/O
                         net (fo=1, routed)           0.901     1.237    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[16]
    SLICE_X22Y42         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.829     1.737    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X22Y42         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[16]/C

Slack:                    inf
  Source:                 GPIO[19]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.296ns (23.338%)  route 0.971ns (76.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  GPIO[19] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[19]_inst/IO
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  GPIO_IOBUF[19]_inst/IBUF/O
                         net (fo=1, routed)           0.971     1.266    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[19]
    SLICE_X18Y42         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.832     1.740    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X18Y42         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[19]/C

Slack:                    inf
  Source:                 GPIO[22]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.316ns  (logic 0.239ns (18.188%)  route 1.076ns (81.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  GPIO[22] (INOUT)
                         net (fo=0)                   0.000     0.000    GPIO[22]
    G17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  GPIO_IBUF[22]_inst/O
                         net (fo=1, routed)           1.076     1.316    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[22]
    SLICE_X17Y48         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.834     1.742    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X17Y48         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[22]/C

Slack:                    inf
  Source:                 GPIO[17]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.330ns (24.168%)  route 1.034ns (75.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  GPIO[17] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[17]_inst/IO
    W15                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  GPIO_IOBUF[17]_inst/IBUF/O
                         net (fo=1, routed)           1.034     1.364    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[17]
    SLICE_X18Y45         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.833     1.741    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X18Y45         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[17]/C

Slack:                    inf
  Source:                 GPIO[3]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.233ns (16.413%)  route 1.188ns (83.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G20                                               0.000     0.000 r  GPIO[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[3]_inst/IO
    G20                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  GPIO_IOBUF[3]_inst/IBUF/O
                         net (fo=1, routed)           1.188     1.421    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[3]
    SLICE_X17Y35         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.828     1.736    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X17Y35         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[3]/C

Slack:                    inf
  Source:                 GPIO[2]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.427ns  (logic 0.236ns (16.545%)  route 1.191ns (83.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 r  GPIO[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[2]_inst/IO
    G19                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  GPIO_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           1.191     1.427    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[2]
    SLICE_X17Y35         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.828     1.736    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X17Y35         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[2]/C

Slack:                    inf
  Source:                 GPIO[18]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.453ns  (logic 0.239ns (16.452%)  route 1.214ns (83.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  GPIO[18] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[18]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  GPIO_IOBUF[18]_inst/IBUF/O
                         net (fo=1, routed)           1.214     1.453    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[18]
    SLICE_X18Y42         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.832     1.740    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X18Y42         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[18]/C

Slack:                    inf
  Source:                 GPIO[11]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.453ns  (logic 0.235ns (16.173%)  route 1.218ns (83.827%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  GPIO[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[11]_inst/IO
    F20                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  GPIO_IOBUF[11]_inst/IBUF/O
                         net (fo=1, routed)           1.218     1.453    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[11]
    SLICE_X21Y39         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.830     1.738    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y39         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[11]/C

Slack:                    inf
  Source:                 GPIO[0]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.227ns (15.638%)  route 1.227ns (84.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  GPIO[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[0]_inst/IO
    F16                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  GPIO_IOBUF[0]_inst/IBUF/O
                         net (fo=2, routed)           1.227     1.454    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[0]
    SLICE_X17Y35         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1006, routed)        0.828     1.736    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X17Y35         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[0]/C





