{
  "BRAM_INT_INTERFACE_L_X6Y0": {
    "bits": {},
    "grid_x": 20,
    "grid_y": 155,
    "pin_functions": {},
    "prohibited_sites": [],
    "sites": {},
    "type": "BRAM_INT_INTERFACE_L"
  },
  "VFRAME_X47Y150": {
    "bits": {},
    "grid_x": 47,
    "grid_y": 6,
    "pin_functions": {},
    "prohibited_sites": [],
    "sites": {},
    "type": "VFRAME"
  },
  "BRAM_L_X6Y5": {
    "bits": {
      "BLOCK_RAM": {
        "baseaddr": "0x00C00000",
        "frames": 128,
        "offset": 10,
        "words": 10
      },
      "CLB_IO_CLK": {
        "baseaddr": "0x00400300",
        "frames": 28,
        "offset": 10,
        "words": 10
      }
    },
    "clock_region": "X0Y0",
    "grid_x": 19,
    "grid_y": 150,
    "pin_functions": {
      "IOB_X1Y95": "IO_L2N_T0_AD12N_35",
      "IOB_X1Y96": "IO_L2P_T0_AD12P_35"
    },
    "prohibited_sites": [],
    "sites": {
      "RAMB18_X0Y2": "FIFO18E1",
      "RAMB18_X0Y3": "RAMB18E1",
      "RAMB36_X0Y1": "RAMBFIFO36E1"
    },
    "type": "BRAM_L"
  },
  "HCLK_L_BOT_UTURN_X72Y130": {
    "bits": {
      "CLB_IO_CLK": {
        "alias": {
          "sites": {},
          "start_offset": 0,
          "type": "HCLK_L"
        },
        "baseaddr": "0x00020E00",
        "frames": 26,
        "offset": 50,
        "words": 1
      }
    },
    "grid_x": 72,
    "grid_y": 26,
    "pin_functions": {},
    "prohibited_sites": [],
    "sites": {},
    "type": "HCLK_L_BOT_UTURN"
  },
  "LIOB33_SING_X0Y0": {
    "bits": {
      "CLB_IO_CLK": {
        "alias": {
          "sites": {
            "IOB33_Y0": "IOB33_Y0"
          },
          "start_offset": 2,
          "type": "LIOB33"
        },
        "baseaddr": "0x00400000",
        "frames": 42,
        "offset": 0,
        "words": 2
      }
    },
    "clock_region": "X0Y0",
    "grid_x": 0,
    "grid_y": 155,
    "pin_functions": {
      "IOB_X0Y0": "IO_25_14"
    },
    "prohibited_sites": [],
    "sites": {
      "IOB_X0Y0": "IOB33"
    },
    "type": "LIOB33_SING"
  }
}
