\doxysection{Class Hierarchy}
This inheritance list is sorted roughly, but not completely, alphabetically\+:\begin{DoxyCompactList}
\item \contentsline{section}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}{\pageref{struct_____d_m_a___handle_type_def}}{}
\item \contentsline{section}{\+\_\+\+\_\+\+SPI\+\_\+\+Handle\+Type\+Def}{\pageref{struct_____s_p_i___handle_type_def}}{}
\item \contentsline{section}{ADC\+\_\+\+Analog\+WDGConf\+Type\+Def}{\pageref{struct_a_d_c___analog_w_d_g_conf_type_def}}{}
\item \contentsline{section}{ADC\+\_\+\+Channel\+Conf\+Type\+Def}{\pageref{struct_a_d_c___channel_conf_type_def}}{}
\item \contentsline{section}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}{\pageref{struct_a_d_c___common___type_def}}{}
\item \contentsline{section}{ADC\+\_\+\+Handle\+Type\+Def}{\pageref{struct_a_d_c___handle_type_def}}{}
\item \contentsline{section}{ADC\+\_\+\+Init\+Type\+Def}{\pageref{struct_a_d_c___init_type_def}}{}
\item \contentsline{section}{ADC\+\_\+\+Injection\+Conf\+Type\+Def}{\pageref{struct_a_d_c___injection_conf_type_def}}{}
\item \contentsline{section}{ADC\+\_\+\+Multi\+Mode\+Type\+Def}{\pageref{struct_a_d_c___multi_mode_type_def}}{}
\item \contentsline{section}{ADC\+\_\+\+Type\+Def}{\pageref{struct_a_d_c___type_def}}{}
\item \contentsline{section}{analogin\+\_\+s}{\pageref{structanalogin__s}}{}
\item \contentsline{section}{APSR\+\_\+\+Type}{\pageref{union_a_p_s_r___type}}{}
\item \contentsline{section}{mbed\+::Bus\+In}{\pageref{classmbed_1_1_bus_in}}{}
\item \contentsline{section}{mbed\+::Bus\+In\+Out}{\pageref{classmbed_1_1_bus_in_out}}{}
\item \contentsline{section}{mbed\+::Bus\+Out}{\pageref{classmbed_1_1_bus_out}}{}
\item \contentsline{section}{mbed\+::Call\+Chain}{\pageref{classmbed_1_1_call_chain}}{}
\item \contentsline{section}{CONTROL\+\_\+\+Type}{\pageref{union_c_o_n_t_r_o_l___type}}{}
\item \contentsline{section}{Core\+Debug\+\_\+\+Type}{\pageref{struct_core_debug___type}}{}
\item \contentsline{section}{CRC\+\_\+\+Handle\+Type\+Def}{\pageref{struct_c_r_c___handle_type_def}}{}
\item \contentsline{section}{CRC\+\_\+\+Type\+Def}{\pageref{struct_c_r_c___type_def}}{}
\item \contentsline{section}{DBGMCU\+\_\+\+Type\+Def}{\pageref{struct_d_b_g_m_c_u___type_def}}{}
\item \contentsline{section}{mbed\+::Digital\+In}{\pageref{classmbed_1_1_digital_in}}{}
\item \contentsline{section}{mbed\+::Digital\+In\+Out}{\pageref{classmbed_1_1_digital_in_out}}{}
\item \contentsline{section}{mbed\+::Digital\+Out}{\pageref{classmbed_1_1_digital_out}}{}
\item \contentsline{section}{dirent}{\pageref{structdirent}}{}
\item \contentsline{section}{mbed\+::Dir\+Handle}{\pageref{classmbed_1_1_dir_handle}}{}
\item \contentsline{section}{DMA\+\_\+\+Init\+Type\+Def}{\pageref{struct_d_m_a___init_type_def}}{}
\item \contentsline{section}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}{\pageref{struct_d_m_a___stream___type_def}}{}
\item \contentsline{section}{DMA\+\_\+\+Type\+Def}{\pageref{struct_d_m_a___type_def}}{}
\item \contentsline{section}{DS1631}{\pageref{class_d_s1631}}{}
\item \contentsline{section}{DWT\+\_\+\+Type}{\pageref{struct_d_w_t___type}}{}
\item \contentsline{section}{EXTI\+\_\+\+Type\+Def}{\pageref{struct_e_x_t_i___type_def}}{}
\item \contentsline{section}{mbed\+::File\+Base}{\pageref{classmbed_1_1_file_base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{mbed\+::File\+Like}{\pageref{classmbed_1_1_file_like}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{mbed\+::Stream}{\pageref{classmbed_1_1_stream}}{}
\end{DoxyCompactList}
\item \contentsline{section}{mbed\+::File\+System\+Like}{\pageref{classmbed_1_1_file_system_like}}{}
\end{DoxyCompactList}
\item \contentsline{section}{mbed\+::File\+Handle}{\pageref{classmbed_1_1_file_handle}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{mbed\+::File\+Like}{\pageref{classmbed_1_1_file_like}}{}
\end{DoxyCompactList}
\item \contentsline{section}{mbed\+::File\+Path}{\pageref{classmbed_1_1_file_path}}{}
\item \contentsline{section}{FLASH\+\_\+\+Adv\+OBProgram\+Init\+Type\+Def}{\pageref{struct_f_l_a_s_h___adv_o_b_program_init_type_def}}{}
\item \contentsline{section}{FLASH\+\_\+\+Erase\+Init\+Type\+Def}{\pageref{struct_f_l_a_s_h___erase_init_type_def}}{}
\item \contentsline{section}{FLASH\+\_\+\+OBProgram\+Init\+Type\+Def}{\pageref{struct_f_l_a_s_h___o_b_program_init_type_def}}{}
\item \contentsline{section}{FLASH\+\_\+\+Process\+Type\+Def}{\pageref{struct_f_l_a_s_h___process_type_def}}{}
\item \contentsline{section}{FLASH\+\_\+\+Type\+Def}{\pageref{struct_f_l_a_s_h___type_def}}{}
\item \contentsline{section}{mbed\+::Function\+Pointer}{\pageref{classmbed_1_1_function_pointer}}{}
\item \contentsline{section}{GPIO\+\_\+\+Init\+Type\+Def}{\pageref{struct_g_p_i_o___init_type_def}}{}
\item \contentsline{section}{gpio\+\_\+irq\+\_\+s}{\pageref{structgpio__irq__s}}{}
\item \contentsline{section}{gpio\+\_\+t}{\pageref{structgpio__t}}{}
\item \contentsline{section}{GPIO\+\_\+\+Type\+Def}{\pageref{struct_g_p_i_o___type_def}}{}
\item \contentsline{section}{HAL\+\_\+\+SD\+\_\+\+Card\+Info\+Typedef}{\pageref{struct_h_a_l___s_d___card_info_typedef}}{}
\item \contentsline{section}{HAL\+\_\+\+SD\+\_\+\+Card\+Status\+Typedef}{\pageref{struct_h_a_l___s_d___card_status_typedef}}{}
\item \contentsline{section}{HAL\+\_\+\+SD\+\_\+\+CIDTypedef}{\pageref{struct_h_a_l___s_d___c_i_d_typedef}}{}
\item \contentsline{section}{HAL\+\_\+\+SD\+\_\+\+CSDTypedef}{\pageref{struct_h_a_l___s_d___c_s_d_typedef}}{}
\item \contentsline{section}{HCD\+\_\+\+Handle\+Type\+Def}{\pageref{struct_h_c_d___handle_type_def}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Handle\+Type\+Def}{\pageref{struct_i2_c___handle_type_def}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Init\+Type\+Def}{\pageref{struct_i2_c___init_type_def}}{}
\item \contentsline{section}{i2c\+\_\+s}{\pageref{structi2c__s}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Type\+Def}{\pageref{struct_i2_c___type_def}}{}
\item \contentsline{section}{I2\+S\+\_\+\+Handle\+Type\+Def}{\pageref{struct_i2_s___handle_type_def}}{}
\item \contentsline{section}{I2\+S\+\_\+\+Init\+Type\+Def}{\pageref{struct_i2_s___init_type_def}}{}
\item \contentsline{section}{mbed\+::Interrupt\+Manager}{\pageref{classmbed_1_1_interrupt_manager}}{}
\item \contentsline{section}{IPSR\+\_\+\+Type}{\pageref{union_i_p_s_r___type}}{}
\item \contentsline{section}{IRDA\+\_\+\+Handle\+Type\+Def}{\pageref{struct_i_r_d_a___handle_type_def}}{}
\item \contentsline{section}{IRDA\+\_\+\+Init\+Type\+Def}{\pageref{struct_i_r_d_a___init_type_def}}{}
\item \contentsline{section}{ITM\+\_\+\+Type}{\pageref{struct_i_t_m___type}}{}
\item \contentsline{section}{IWDG\+\_\+\+Handle\+Type\+Def}{\pageref{struct_i_w_d_g___handle_type_def}}{}
\item \contentsline{section}{IWDG\+\_\+\+Init\+Type\+Def}{\pageref{struct_i_w_d_g___init_type_def}}{}
\item \contentsline{section}{IWDG\+\_\+\+Type\+Def}{\pageref{struct_i_w_d_g___type_def}}{}
\item \contentsline{section}{NHD\+\_\+0216\+HZ}{\pageref{class_n_h_d__0216_h_z}}{}
\item \contentsline{section}{NVIC\+\_\+\+Type}{\pageref{struct_n_v_i_c___type}}{}
\item \contentsline{section}{PCD\+\_\+\+Handle\+Type\+Def}{\pageref{struct_p_c_d___handle_type_def}}{}
\item \contentsline{section}{Pin\+Map}{\pageref{struct_pin_map}}{}
\item \contentsline{section}{port\+\_\+s}{\pageref{structport__s}}{}
\item \contentsline{section}{pwmout\+\_\+s}{\pageref{structpwmout__s}}{}
\item \contentsline{section}{PWR\+\_\+\+PVDType\+Def}{\pageref{struct_p_w_r___p_v_d_type_def}}{}
\item \contentsline{section}{PWR\+\_\+\+Type\+Def}{\pageref{struct_p_w_r___type_def}}{}
\item \contentsline{section}{RCC\+\_\+\+Clk\+Init\+Type\+Def}{\pageref{struct_r_c_c___clk_init_type_def}}{}
\item \contentsline{section}{RCC\+\_\+\+Osc\+Init\+Type\+Def}{\pageref{struct_r_c_c___osc_init_type_def}}{}
\item \contentsline{section}{RCC\+\_\+\+Periph\+CLKInit\+Type\+Def}{\pageref{struct_r_c_c___periph_c_l_k_init_type_def}}{}
\item \contentsline{section}{RCC\+\_\+\+PLLI2\+SInit\+Type\+Def}{\pageref{struct_r_c_c___p_l_l_i2_s_init_type_def}}{}
\item \contentsline{section}{RCC\+\_\+\+PLLInit\+Type\+Def}{\pageref{struct_r_c_c___p_l_l_init_type_def}}{}
\item \contentsline{section}{RCC\+\_\+\+Type\+Def}{\pageref{struct_r_c_c___type_def}}{}
\item \contentsline{section}{RNG\+\_\+\+Handle\+Type\+Def}{\pageref{struct_r_n_g___handle_type_def}}{}
\item \contentsline{section}{RTC\+\_\+\+Alarm\+Type\+Def}{\pageref{struct_r_t_c___alarm_type_def}}{}
\item \contentsline{section}{RTC\+\_\+\+Date\+Type\+Def}{\pageref{struct_r_t_c___date_type_def}}{}
\item \contentsline{section}{RTC\+\_\+\+Handle\+Type\+Def}{\pageref{struct_r_t_c___handle_type_def}}{}
\item \contentsline{section}{RTC\+\_\+\+Init\+Type\+Def}{\pageref{struct_r_t_c___init_type_def}}{}
\item \contentsline{section}{RTC\+\_\+\+Tamper\+Type\+Def}{\pageref{struct_r_t_c___tamper_type_def}}{}
\item \contentsline{section}{RTC\+\_\+\+Time\+Type\+Def}{\pageref{struct_r_t_c___time_type_def}}{}
\item \contentsline{section}{RTC\+\_\+\+Type\+Def}{\pageref{struct_r_t_c___type_def}}{}
\item \contentsline{section}{SCB\+\_\+\+Type}{\pageref{struct_s_c_b___type}}{}
\item \contentsline{section}{SCn\+SCB\+\_\+\+Type}{\pageref{struct_s_cn_s_c_b___type}}{}
\item \contentsline{section}{SD\+\_\+\+Handle\+Type\+Def}{\pageref{struct_s_d___handle_type_def}}{}
\item \contentsline{section}{SDIO\+\_\+\+Cmd\+Init\+Type\+Def}{\pageref{struct_s_d_i_o___cmd_init_type_def}}{}
\item \contentsline{section}{SDIO\+\_\+\+Data\+Init\+Type\+Def}{\pageref{struct_s_d_i_o___data_init_type_def}}{}
\item \contentsline{section}{SDIO\+\_\+\+Init\+Type\+Def}{\pageref{struct_s_d_i_o___init_type_def}}{}
\item \contentsline{section}{SDIO\+\_\+\+Type\+Def}{\pageref{struct_s_d_i_o___type_def}}{}
\item \contentsline{section}{serial\+\_\+s}{\pageref{structserial__s}}{}
\item \contentsline{section}{SMARTCARD\+\_\+\+Handle\+Type\+Def}{\pageref{struct_s_m_a_r_t_c_a_r_d___handle_type_def}}{}
\item \contentsline{section}{SMARTCARD\+\_\+\+Init\+Type\+Def}{\pageref{struct_s_m_a_r_t_c_a_r_d___init_type_def}}{}
\item \contentsline{section}{SPI\+\_\+\+Init\+Type\+Def}{\pageref{struct_s_p_i___init_type_def}}{}
\item \contentsline{section}{spi\+\_\+s}{\pageref{structspi__s}}{}
\item \contentsline{section}{SPI\+\_\+\+Type\+Def}{\pageref{struct_s_p_i___type_def}}{}
\item \contentsline{section}{SYSCFG\+\_\+\+Type\+Def}{\pageref{struct_s_y_s_c_f_g___type_def}}{}
\item \contentsline{section}{Sys\+Tick\+\_\+\+Type}{\pageref{struct_sys_tick___type}}{}
\item \contentsline{section}{ticker\+\_\+event\+\_\+s}{\pageref{structticker__event__s}}{}
\item \contentsline{section}{TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def}{\pageref{struct_t_i_m___base___init_type_def}}{}
\item \contentsline{section}{TIM\+\_\+\+Break\+Dead\+Time\+Config\+Type\+Def}{\pageref{struct_t_i_m___break_dead_time_config_type_def}}{}
\item \contentsline{section}{TIM\+\_\+\+Clear\+Input\+Config\+Type\+Def}{\pageref{struct_t_i_m___clear_input_config_type_def}}{}
\item \contentsline{section}{TIM\+\_\+\+Clock\+Config\+Type\+Def}{\pageref{struct_t_i_m___clock_config_type_def}}{}
\item \contentsline{section}{TIM\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def}{\pageref{struct_t_i_m___encoder___init_type_def}}{}
\item \contentsline{section}{TIM\+\_\+\+Hall\+Sensor\+\_\+\+Init\+Type\+Def}{\pageref{struct_t_i_m___hall_sensor___init_type_def}}{}
\item \contentsline{section}{TIM\+\_\+\+Handle\+Type\+Def}{\pageref{struct_t_i_m___handle_type_def}}{}
\item \contentsline{section}{TIM\+\_\+\+IC\+\_\+\+Init\+Type\+Def}{\pageref{struct_t_i_m___i_c___init_type_def}}{}
\item \contentsline{section}{TIM\+\_\+\+Master\+Config\+Type\+Def}{\pageref{struct_t_i_m___master_config_type_def}}{}
\item \contentsline{section}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}{\pageref{struct_t_i_m___o_c___init_type_def}}{}
\item \contentsline{section}{TIM\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def}{\pageref{struct_t_i_m___one_pulse___init_type_def}}{}
\item \contentsline{section}{TIM\+\_\+\+Slave\+Config\+Type\+Def}{\pageref{struct_t_i_m___slave_config_type_def}}{}
\item \contentsline{section}{TIM\+\_\+\+Type\+Def}{\pageref{struct_t_i_m___type_def}}{}
\item \contentsline{section}{mbed\+::Timer}{\pageref{classmbed_1_1_timer}}{}
\item \contentsline{section}{mbed\+::Timer\+Event}{\pageref{classmbed_1_1_timer_event}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{mbed\+::Ticker}{\pageref{classmbed_1_1_ticker}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{mbed\+::Timeout}{\pageref{classmbed_1_1_timeout}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{TPI\+\_\+\+Type}{\pageref{struct_t_p_i___type}}{}
\item \contentsline{section}{UART\+\_\+\+Handle\+Type\+Def}{\pageref{struct_u_a_r_t___handle_type_def}}{}
\item \contentsline{section}{UART\+\_\+\+Init\+Type\+Def}{\pageref{struct_u_a_r_t___init_type_def}}{}
\item \contentsline{section}{USART\+\_\+\+Handle\+Type\+Def}{\pageref{struct_u_s_a_r_t___handle_type_def}}{}
\item \contentsline{section}{USART\+\_\+\+Init\+Type\+Def}{\pageref{struct_u_s_a_r_t___init_type_def}}{}
\item \contentsline{section}{USART\+\_\+\+Type\+Def}{\pageref{struct_u_s_a_r_t___type_def}}{}
\item \contentsline{section}{USB\+\_\+\+OTG\+\_\+\+Cfg\+Type\+Def}{\pageref{struct_u_s_b___o_t_g___cfg_type_def}}{}
\item \contentsline{section}{USB\+\_\+\+OTG\+\_\+\+Device\+Type\+Def}{\pageref{struct_u_s_b___o_t_g___device_type_def}}{}
\item \contentsline{section}{USB\+\_\+\+OTG\+\_\+\+EPType\+Def}{\pageref{struct_u_s_b___o_t_g___e_p_type_def}}{}
\item \contentsline{section}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}{\pageref{struct_u_s_b___o_t_g___global_type_def}}{}
\item \contentsline{section}{USB\+\_\+\+OTG\+\_\+\+HCType\+Def}{\pageref{struct_u_s_b___o_t_g___h_c_type_def}}{}
\item \contentsline{section}{USB\+\_\+\+OTG\+\_\+\+Host\+Channel\+Type\+Def}{\pageref{struct_u_s_b___o_t_g___host_channel_type_def}}{}
\item \contentsline{section}{USB\+\_\+\+OTG\+\_\+\+Host\+Type\+Def}{\pageref{struct_u_s_b___o_t_g___host_type_def}}{}
\item \contentsline{section}{USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def}{\pageref{struct_u_s_b___o_t_g___i_n_endpoint_type_def}}{}
\item \contentsline{section}{USB\+\_\+\+OTG\+\_\+\+OUTEndpoint\+Type\+Def}{\pageref{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}}{}
\item \contentsline{section}{WWDG\+\_\+\+Handle\+Type\+Def}{\pageref{struct_w_w_d_g___handle_type_def}}{}
\item \contentsline{section}{WWDG\+\_\+\+Init\+Type\+Def}{\pageref{struct_w_w_d_g___init_type_def}}{}
\item \contentsline{section}{WWDG\+\_\+\+Type\+Def}{\pageref{struct_w_w_d_g___type_def}}{}
\item \contentsline{section}{x\+PSR\+\_\+\+Type}{\pageref{unionx_p_s_r___type}}{}
\end{DoxyCompactList}
