
---------- Begin Simulation Statistics ----------
final_tick                               605093198000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  76531                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702660                       # Number of bytes of host memory used
host_op_rate                                    76785                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8004.00                       # Real time elapsed on the host
host_tick_rate                               75598829                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612551037                       # Number of instructions simulated
sim_ops                                     614588631                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.605093                       # Number of seconds simulated
sim_ticks                                605093198000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            77.881656                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               80645146                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           103548319                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12161959                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        123654616                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11558906                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11789393                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          230487                       # Number of indirect misses.
system.cpu0.branchPred.lookups              158610661                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062468                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018199                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7563170                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143207229                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18223484                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058500                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       56771623                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580287937                       # Number of instructions committed
system.cpu0.commit.committedOps             581307430                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1079740126                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.538377                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.344979                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    807434960     74.78%     74.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    161386264     14.95%     89.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     39719644      3.68%     93.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33274937      3.08%     96.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11235603      1.04%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3429658      0.32%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2470539      0.23%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2565037      0.24%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18223484      1.69%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1079740126                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887805                       # Number of function calls committed.
system.cpu0.commit.int_insts                561285129                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179953337                       # Number of loads committed
system.cpu0.commit.membars                    2037588                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037597      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322231545     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135846      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017777      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180971524     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70913076     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581307430                       # Class of committed instruction
system.cpu0.commit.refs                     251884635                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580287937                       # Number of Instructions Simulated
system.cpu0.committedOps                    581307430                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.064963                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.064963                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            193487094                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4609193                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            79809796                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             656391978                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               424293160                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                463002122                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7571096                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9553403                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3920390                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  158610661                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                118374882                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    663712960                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2902756                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          185                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     672413237                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 254                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          369                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               24339884                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.132366                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         416390152                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          92204052                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.561152                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1092273862                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.616543                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.868711                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               605797724     55.46%     55.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               366168822     33.52%     88.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                72660134      6.65%     95.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                35862411      3.28%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6733350      0.62%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3914642      0.36%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  110834      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021702      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4243      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1092273862                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      34                       # number of floating regfile writes
system.cpu0.idleCycles                      105999482                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7634970                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               150251848                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.525852                       # Inst execution rate
system.cpu0.iew.exec_refs                   281970349                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  78220428                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              157369828                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            204765863                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021698                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5355123                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            79028799                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          638061847                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            203749921                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3251354                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            630114400                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1043789                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3894920                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7571096                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6133165                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        80595                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11241594                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29487                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8431                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3278705                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     24812526                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7097501                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8431                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       851003                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6783967                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                265636396                       # num instructions consuming a value
system.cpu0.iew.wb_count                    623118354                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.852680                       # average fanout of values written-back
system.cpu0.iew.wb_producers                226502778                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.520014                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     623173187                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               766937417                       # number of integer regfile reads
system.cpu0.int_regfile_writes              399239279                       # number of integer regfile writes
system.cpu0.ipc                              0.484270                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.484270                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038518      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            342827833     54.13%     54.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139573      0.65%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018073      0.16%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           205885126     32.51%     87.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           77456563     12.23%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             633365755                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     72                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                141                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           68                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                83                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1316238                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002078                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 248010     18.84%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                918247     69.76%     88.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               149978     11.39%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             632643403                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2360406132                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    623118286                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        694823671                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 635002355                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                633365755                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059492                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       56754413                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            84664                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           992                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16069480                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1092273862                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.579860                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.801895                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          627639183     57.46%     57.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          331135151     30.32%     87.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          107589321      9.85%     97.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           19980631      1.83%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3628276      0.33%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1504932      0.14%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             576029      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             146581      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              73758      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1092273862                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.528565                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9624592                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1839568                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           204765863                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           79028799                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    895                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1198273344                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11913819                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              171451821                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370571888                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6481001                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               434312552                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6892337                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                20032                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            791717736                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             650016609                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          419729284                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                456332757                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8815159                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7571096                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             22432739                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                49157391                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       791717680                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        172897                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2852                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14283933                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2851                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1699584710                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1288702548                       # The number of ROB writes
system.cpu0.timesIdled                       12381051                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  851                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.770535                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4537916                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5111962                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           802838                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7789638                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            258272                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         393547                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          135275                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8767826                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3185                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017926                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           477324                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095536                       # Number of branches committed
system.cpu1.commit.bw_lim_events               811136                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054442                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4374065                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263100                       # Number of instructions committed
system.cpu1.commit.committedOps              33281201                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    200262352                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.166188                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.810520                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    186500416     93.13%     93.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6918897      3.45%     96.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2272292      1.13%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2025576      1.01%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       522350      0.26%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       180750      0.09%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       957791      0.48%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        73144      0.04%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       811136      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    200262352                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320820                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047873                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248581                       # Number of loads committed
system.cpu1.commit.membars                    2035977                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035977      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082709     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266507     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895870      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281201                       # Class of committed instruction
system.cpu1.commit.refs                      12162389                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263100                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281201                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.241993                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.241993                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            180165541                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               328815                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4354282                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39633804                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5386272                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12774429                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                477546                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               613834                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2312939                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8767826                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5000422                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    194815504                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                56013                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40527558                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1606120                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.043537                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5498162                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4796188                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.201243                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         201116727                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.206578                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.646166                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               176197994     87.61%     87.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14559765      7.24%     94.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6080276      3.02%     97.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2826983      1.41%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  993385      0.49%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  378895      0.19%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   79217      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      58      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     154      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           201116727                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         269317                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              508787                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7726220                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.180400                       # Inst execution rate
system.cpu1.iew.exec_refs                    12969559                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2945018                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              155311320                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10087227                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018634                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           578864                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2977941                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37647609                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10024541                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           571754                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36329985                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                963343                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2120329                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                477546                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4215173                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        18904                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          149574                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4483                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          175                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          383                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       838646                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        64133                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           175                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        91535                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        417252                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21165704                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36061183                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.871217                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18439919                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.179065                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36070854                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44662671                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24577736                       # number of integer regfile writes
system.cpu1.ipc                              0.160205                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.160205                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036081      5.52%      5.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21826100     59.15%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  44      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11104639     30.09%     94.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1934777      5.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36901739                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1103402                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029901                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 201715     18.28%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                809688     73.38%     91.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                91996      8.34%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35969045                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         276093843                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36061171                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42014134                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34592889                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36901739                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054720                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4366407                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            70263                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           278                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1437759                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    201116727                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.183484                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.641651                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          178816140     88.91%     88.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14361610      7.14%     96.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4452187      2.21%     98.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1478030      0.73%     99.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1379410      0.69%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             252693      0.13%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             248875      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              94946      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              32836      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      201116727                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.183239                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6173271                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          531973                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10087227                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2977941                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    104                       # number of misc regfile reads
system.cpu1.numCycles                       201386044                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1008792375                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              167009940                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412916                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6355106                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6465811                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1743305                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                12096                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47791683                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38760143                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26681644                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13542502                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5328449                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                477546                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13595011                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4268728                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47791671                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25917                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               633                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13150309                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           633                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   237106235                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76166963                       # The number of ROB writes
system.cpu1.timesIdled                           3818                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6356797                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              5457244                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            12695858                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              17363                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1026865                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7050044                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14061027                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        88538                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        49692                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36593838                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2759753                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     73162825                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2809445                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 605093198000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5653381                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1651301                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5359592                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              390                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            276                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1395501                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1395495                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5653382                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           585                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     21109903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21109903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    556811328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               556811328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              553                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7050134                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7050134    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7050134                       # Request fanout histogram
system.membus.respLayer1.occupancy        36290743576                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22202788868                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   605093198000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 605093198000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 605093198000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 605093198000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 605093198000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   605093198000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 605093198000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 605093198000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 605093198000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 605093198000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    850987571.428571                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1190819149.844986                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3240967500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   599136285000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5956913000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 605093198000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    101588569                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       101588569                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    101588569                       # number of overall hits
system.cpu0.icache.overall_hits::total      101588569                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     16786310                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      16786310                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     16786310                       # number of overall misses
system.cpu0.icache.overall_misses::total     16786310                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 233018716997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 233018716997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 233018716997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 233018716997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    118374879                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    118374879                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    118374879                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    118374879                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.141806                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.141806                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.141806                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.141806                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13881.473474                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13881.473474                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13881.473474                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13881.473474                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4308                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               81                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.185185                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     15254334                       # number of writebacks
system.cpu0.icache.writebacks::total         15254334                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1531942                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1531942                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1531942                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1531942                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     15254368                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     15254368                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     15254368                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     15254368                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 204311992998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 204311992998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 204311992998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 204311992998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.128865                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.128865                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.128865                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.128865                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13393.671439                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13393.671439                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13393.671439                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13393.671439                       # average overall mshr miss latency
system.cpu0.icache.replacements              15254334                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    101588569                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      101588569                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     16786310                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     16786310                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 233018716997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 233018716997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    118374879                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    118374879                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.141806                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.141806                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13881.473474                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13881.473474                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1531942                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1531942                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     15254368                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     15254368                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 204311992998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 204311992998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.128865                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.128865                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13393.671439                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13393.671439                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 605093198000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999918                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          116842579                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         15254334                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.659632                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999918                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        252004124                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       252004124                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 605093198000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    231754549                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       231754549                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    231754549                       # number of overall hits
system.cpu0.dcache.overall_hits::total      231754549                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28084133                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28084133                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28084133                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28084133                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 730452384189                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 730452384189                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 730452384189                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 730452384189                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    259838682                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    259838682                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    259838682                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    259838682                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.108083                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.108083                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.108083                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.108083                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26009.433305                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26009.433305                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26009.433305                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26009.433305                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4760734                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       203291                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           102310                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2368                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.532441                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.849240                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     20240352                       # number of writebacks
system.cpu0.dcache.writebacks::total         20240352                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8237761                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8237761                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8237761                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8237761                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19846372                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19846372                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19846372                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19846372                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 350124259747                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 350124259747                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 350124259747                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 350124259747                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076380                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076380                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076380                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076380                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17641.726143                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17641.726143                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17641.726143                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17641.726143                       # average overall mshr miss latency
system.cpu0.dcache.replacements              20240352                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    167056824                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167056824                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     21870612                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     21870612                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 464048469500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 464048469500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    188927436                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    188927436                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115762                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115762                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21217.900510                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21217.900510                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4697582                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4697582                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17173030                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17173030                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 255798346500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 255798346500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090897                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090897                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14895.353150                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14895.353150                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64697725                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64697725                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6213521                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6213521                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 266403914689                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 266403914689                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70911246                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70911246                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.087624                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.087624                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42874.871540                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42874.871540                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3540179                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3540179                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2673342                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2673342                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  94325913247                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  94325913247                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037700                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037700                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35283.893062                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35283.893062                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1112                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1112                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          790                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          790                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     52809500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     52809500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.415352                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.415352                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 66847.468354                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 66847.468354                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          775                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          775                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       952000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       952000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007886                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007886                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 63466.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63466.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       598000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       598000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1852                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1852                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.077754                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.077754                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4152.777778                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4152.777778                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       456000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       456000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.076674                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.076674                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3211.267606                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3211.267606                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611529                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611529                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406670                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406670                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  32050916500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  32050916500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018199                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018199                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399401                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399401                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 78813.083089                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 78813.083089                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406670                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406670                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31644246500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31644246500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399401                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399401                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 77813.083089                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 77813.083089                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 605093198000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.964762                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          252618873                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         20252742                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.473317                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.964762                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998899                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998899                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        541974044                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       541974044                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 605093198000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            15061516                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18970084                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2439                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              219093                       # number of demand (read+write) hits
system.l2.demand_hits::total                 34253132                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           15061516                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18970084                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2439                       # number of overall hits
system.l2.overall_hits::.cpu1.data             219093                       # number of overall hits
system.l2.overall_hits::total                34253132                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            192850                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1268165                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2303                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            848228                       # number of demand (read+write) misses
system.l2.demand_misses::total                2311546                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           192850                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1268165                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2303                       # number of overall misses
system.l2.overall_misses::.cpu1.data           848228                       # number of overall misses
system.l2.overall_misses::total               2311546                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  15994149493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 128902181465                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    212320997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  91480322935                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     236588974890                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  15994149493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 128902181465                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    212320997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  91480322935                       # number of overall miss cycles
system.l2.overall_miss_latency::total    236588974890                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        15254366                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        20238249                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4742                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1067321                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36564678                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       15254366                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       20238249                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4742                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1067321                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36564678                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.012642                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.062662                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.485660                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.794726                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063218                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.012642                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.062662                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.485660                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.794726                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063218                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82935.698693                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101644.645188                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92193.224924                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107848.742243                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102350.969823                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82935.698693                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101644.645188                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92193.224924                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107848.742243                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102350.969823                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             375055                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     10361                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      36.198726                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4532408                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1651301                       # number of writebacks
system.l2.writebacks::total                   1651301                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            206                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         105070                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          40576                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              145896                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           206                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        105070                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         40576                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             145896                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       192644                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1163095                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       807652                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2165650                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       192644                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1163095                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       807652                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4965454                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7131104                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  14056365493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 109009337687                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    187569498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  79455484085                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 202708756763                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  14056365493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 109009337687                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    187569498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  79455484085                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 449647552456                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 652356309219                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.012629                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.057470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.476381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.756710                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059228                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.012629                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.057470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.476381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.756710                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.195027                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72965.498500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93723.502970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83032.092961                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98378.366035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93601.808585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72965.498500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93723.502970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83032.092961                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98378.366035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90555.174301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91480.408815                       # average overall mshr miss latency
system.l2.replacements                        9714356                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4943092                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4943092                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4943092                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4943092                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     31537291                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         31537291                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     31537291                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     31537291                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4965454                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4965454                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 449647552456                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 449647552456                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90555.174301                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90555.174301                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            89                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 95                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       149000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       149000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           97                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              103                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.917526                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.922330                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1674.157303                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1568.421053                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           89                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1781000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       121500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1902500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.917526                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.922330                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20011.235955                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20026.315789                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.956522                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.958333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       445500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       465000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.956522                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.958333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20217.391304                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2250411                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            94727                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2345138                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         815223                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         649937                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1465160                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  80841661967                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  67176344258                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  148018006225                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3065634                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       744664                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3810298                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.265923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.872792                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.384526                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99165.089757                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103358.239734                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101025.148260                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        51441                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        20121                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            71562                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       763782                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       629816                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1393598                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  68778724044                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  58729571805                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 127508295849                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.249143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.845772                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.365745                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90050.202864                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93248.777111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91495.751177                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      15061516                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2439                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           15063955                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       192850                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2303                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           195153                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  15994149493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    212320997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  16206470490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     15254366                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4742                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       15259108                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.012642                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.485660                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012789                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82935.698693                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92193.224924                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83044.946734                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          206                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           250                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       192644                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2259                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       194903                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  14056365493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    187569498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  14243934991                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.012629                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.476381                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.012773                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72965.498500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83032.092961                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73082.174164                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     16719673                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       124366                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16844039                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       452942                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       198291                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          651233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  48060519498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  24303978677                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  72364498175                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17172615                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       322657                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17495272                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.026376                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.614557                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.037223                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106107.447527                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 122567.230368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111119.212594                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        53629                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        20455                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        74084                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       399313                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       177836                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       577149                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  40230613643                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  20725912280                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  60956525923                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023253                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.551161                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.032989                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100749.571497                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 116545.088059                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105616.618799                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          146                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           21                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               167                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          833                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           77                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             910                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     24474481                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       959494                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     25433975                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          979                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           98                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1077                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.850868                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.785714                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.844940                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 29381.129652                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 12460.961039                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 27949.423077                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          319                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           12                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          331                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          514                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           65                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          579                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     10271982                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1350490                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11622472                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.525026                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.663265                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.537604                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19984.400778                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20776.769231                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20073.354059                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 605093198000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 605093198000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999858                       # Cycle average of tags in use
system.l2.tags.total_refs                    77782377                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9714848                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.006546                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.866875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.352857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.499654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.917627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.357589                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.435420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.021138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.164057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.364962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 594085040                       # Number of tag accesses
system.l2.tags.data_accesses                594085040                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 605093198000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      12329280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      74578560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        144576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      51736064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    312339584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          451128064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     12329280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       144576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12473856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    105683264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       105683264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         192645                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1165290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         808376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4880306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7048876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1651301                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1651301                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         20375836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        123251361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           238932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         85500984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    516184259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             745551372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     20375836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       238932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20614768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      174656176                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            174656176                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      174656176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        20375836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       123251361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          238932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        85500984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    516184259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            920207548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1588991.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    192645.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1089713.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    791391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4870244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003705087250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97213                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97213                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12193923                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1497065                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7048877                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1651301                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7048877                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1651301                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 102625                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 62310                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            323081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            320965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            370525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            751979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            514947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            645246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            559859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            468470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            491292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            409400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           396750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           350340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           346228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           334821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           330924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           331425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            130263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            143986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            190485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            148246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            94475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68071                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 278717739655                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                34731260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            408959964655                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40124.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58874.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5674328                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1012965                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7048877                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1651301                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1248240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1169300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  821200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  608400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  411491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  384456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  357605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  321138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  263708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  199571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 210057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 406375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 200443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  96675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  82780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  71100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  56870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  31821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  86121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  92497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  95521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  97302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  98690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 100364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 107938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 101755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 100034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  97692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  96168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  95875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  95708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1847931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    295.603176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.329877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.481314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       565336     30.59%     30.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       591808     32.03%     62.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       159056      8.61%     71.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       108424      5.87%     77.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       129887      7.03%     84.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        66719      3.61%     87.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        33603      1.82%     89.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19525      1.06%     90.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       173573      9.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1847931                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      71.453746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.529859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    334.523351                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        97208     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-102399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97213                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97213                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.345273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.322351                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.909518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            82627     85.00%     85.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2192      2.25%     87.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8186      8.42%     95.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2676      2.75%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              981      1.01%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              348      0.36%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              142      0.15%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               40      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               16      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97213                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              444560128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6568000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101694272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               451128128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            105683264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       734.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    745.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    174.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  605093186000                       # Total gap between requests
system.mem_ctrls.avgGap                      69549.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     12329280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     69741632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       144576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     50649024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    311695616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101694272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 20375836.384794395417                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 115257669.778003349900                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 238931.788487895043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 83704500.674291163683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 515120012.966994166374                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 168063816.179272264242                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       192645                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1165290                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2259                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       808376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4880307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1651301                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6121530232                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  61413992289                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     93044609                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  46007724933                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 295323672592                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14474515171188                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31776.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52702.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41188.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56913.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60513.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8765521.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6137679660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3262254105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         21357025200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3714562440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     47765518320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     121426207950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     130102139520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       333765387195                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.593355                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 336872069979                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20205380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 248015748021                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7056554820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3750644040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         28239214080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4579876620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     47765518320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     203342510220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      61119990240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       355854308340                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        588.098345                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 156785982896                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20205380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 428101835104                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5929854441.176471                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28588521418.395638                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     96.47%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 228694641500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   101055570500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 504037627500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 605093198000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4994383                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4994383                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4994383                       # number of overall hits
system.cpu1.icache.overall_hits::total        4994383                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6039                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6039                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6039                       # number of overall misses
system.cpu1.icache.overall_misses::total         6039                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    306764500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    306764500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    306764500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    306764500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5000422                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5000422                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5000422                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5000422                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001208                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001208                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001208                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001208                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 50797.234641                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50797.234641                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 50797.234641                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50797.234641                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           92                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    30.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4710                       # number of writebacks
system.cpu1.icache.writebacks::total             4710                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1297                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1297                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1297                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1297                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4742                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4742                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4742                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4742                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    246900000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    246900000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    246900000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    246900000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000948                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000948                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000948                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000948                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 52066.638549                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52066.638549                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 52066.638549                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52066.638549                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4710                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4994383                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4994383                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6039                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6039                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    306764500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    306764500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5000422                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5000422                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001208                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001208                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 50797.234641                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50797.234641                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1297                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1297                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4742                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4742                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    246900000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    246900000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000948                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000948                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 52066.638549                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52066.638549                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 605093198000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.201766                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4741989                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4710                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1006.791720                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        362665500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.201766                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975055                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975055                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10005586                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10005586                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 605093198000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9347540                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9347540                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9347540                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9347540                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2350733                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2350733                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2350733                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2350733                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 232378395748                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 232378395748                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 232378395748                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 232378395748                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11698273                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11698273                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11698273                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11698273                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.200947                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.200947                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.200947                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.200947                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 98853.589816                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98853.589816                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 98853.589816                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98853.589816                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1147288                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        93909                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20874                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            875                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.962537                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   107.324571                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1066832                       # number of writebacks
system.cpu1.dcache.writebacks::total          1066832                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1695767                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1695767                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1695767                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1695767                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       654966                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       654966                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       654966                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       654966                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  60262061552                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  60262061552                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  60262061552                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  60262061552                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055988                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055988                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055988                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055988                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 92007.923391                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92007.923391                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 92007.923391                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92007.923391                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1066832                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8405430                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8405430                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1397396                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1397396                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 124832292000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 124832292000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9802826                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9802826                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.142550                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.142550                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 89332.080527                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89332.080527                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1073836                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1073836                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       323560                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       323560                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  26416904500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  26416904500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033007                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033007                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 81644.531153                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81644.531153                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       942110                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        942110                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       953337                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       953337                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 107546103748                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 107546103748                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895447                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895447                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.502962                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.502962                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 112810.164452                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 112810.164452                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       621931                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       621931                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       331406                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       331406                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33845157052                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33845157052                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.174843                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.174843                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102125.963477                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102125.963477                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          149                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          149                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5015000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5015000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.323913                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.323913                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 33657.718121                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 33657.718121                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          147                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          147                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004348                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004348                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          298                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          298                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          135                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          135                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1187000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1187000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.311778                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.311778                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8792.592593                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8792.592593                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          135                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          135                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1052000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1052000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.311778                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.311778                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7792.592593                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7792.592593                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592308                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592308                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425618                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425618                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36241680500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36241680500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418123                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418123                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 85150.723184                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 85150.723184                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425618                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425618                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35816062500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35816062500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418123                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418123                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 84150.723184                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 84150.723184                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 605093198000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.347932                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11020045                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1080444                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.199552                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        362677000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.347932                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.948373                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.948373                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26514656                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26514656                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 605093198000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          32755703                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6594393                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     31623117                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8063055                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8281817                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             397                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           277                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            674                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3835574                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3835574                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      15259109                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17496595                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1077                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1077                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     45763066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     60732866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3214995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             109725121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1952556736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2590629760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       604928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    136585408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4680376832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18023322                       # Total snoops (count)
system.tol2bus.snoopTraffic                 107385792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         54591114                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.054470                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.230919                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               51667242     94.64%     94.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2874178      5.26%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  49694      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           54591114                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        73149335059                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30379922939                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22886128323                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1621171626                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7129966                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2568322166500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67470                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704508                       # Number of bytes of host memory used
host_op_rate                                    67536                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 36585.19                       # Real time elapsed on the host
host_tick_rate                               53661847                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2468399327                       # Number of instructions simulated
sim_ops                                    2470832129                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.963229                       # Number of seconds simulated
sim_ticks                                1963228968500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.629752                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              163629701                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           164237788                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12870217                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185364012                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            309911                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         325804                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15893                       # Number of indirect misses.
system.cpu0.branchPred.lookups              195579547                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10246                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        197584                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12853261                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 123988275                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33172797                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         599882                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      249601567                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           927349943                       # Number of instructions committed
system.cpu0.commit.committedOps             927547644                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3872708938                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.239509                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.176820                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3646737458     94.17%     94.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     79084103      2.04%     96.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20167332      0.52%     96.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9287485      0.24%     96.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8895064      0.23%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5568236      0.14%     97.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     37112631      0.96%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     32683832      0.84%     99.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33172797      0.86%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3872708938                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 317258685                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              672837                       # Number of function calls committed.
system.cpu0.commit.int_insts                760769273                       # Number of committed integer instructions.
system.cpu0.commit.loads                    246272232                       # Number of loads committed
system.cpu0.commit.membars                     391776                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       392787      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       468151332     50.47%     50.51% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          13631      0.00%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1994      0.00%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     117671922     12.69%     63.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     63.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      36510775      3.94%     67.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      8365202      0.90%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12142129      1.31%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12183395      1.31%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      141019438     15.20%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        709777      0.08%     85.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    105450378     11.37%     97.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     24933890      2.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        927547644                       # Class of committed instruction
system.cpu0.commit.refs                     272113483                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  927349943                       # Number of Instructions Simulated
system.cpu0.committedOps                    927547644                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.233650                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.233650                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3457088849                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                17157                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           143198321                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1277605517                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               100096789                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                271379516                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13605956                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                26120                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             69858662                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  195579547                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 78226730                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3812747467                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1625384                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          174                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1457257116                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 224                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          690                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27246034                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.049816                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          85658200                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         163939612                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.371174                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3912029772                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.372583                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.972898                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              3072793438     78.55%     78.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               602072214     15.39%     93.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                43795507      1.12%     95.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               130909122      3.35%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5895657      0.15%     98.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  622918      0.02%     98.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                43134487      1.10%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12791951      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   14478      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3912029772                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                357998040                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               314685106                       # number of floating regfile writes
system.cpu0.idleCycles                       14045091                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14940523                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               145992929                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.395982                       # Inst execution rate
system.cpu0.iew.exec_refs                   816917481                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  27848240                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1546422914                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            309704489                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            261856                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         17354567                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            32719794                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1175475050                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            789069241                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12816947                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1554655457                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              12949094                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1007561227                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13605956                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1034129359                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     52206675                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          388089                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          309                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       915592                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     63432257                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6878543                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        915592                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      6987345                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7953178                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                824554823                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1029502873                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840275                       # average fanout of values written-back
system.cpu0.iew.wb_producers                692852762                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.262222                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1033726341                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1607675452                       # number of integer regfile reads
system.cpu0.int_regfile_writes              545591102                       # number of integer regfile writes
system.cpu0.ipc                              0.236203                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.236203                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           395808      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            539967619     34.45%     34.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14242      0.00%     34.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1998      0.00%     34.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          124611770      7.95%     42.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1013      0.00%     42.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           47558038      3.03%     45.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           8775075      0.56%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     46.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12142129      0.77%     46.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          13508403      0.86%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           485985455     31.00%     78.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             722941      0.05%     78.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      306782785     19.57%     98.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      27005127      1.72%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1567472403                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              634699620                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1175613657                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    341397363                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         515334801                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  194764603                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.124254                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                6822247      3.50%      3.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%      3.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                66261      0.03%      3.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               130821      0.07%      3.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               49130      0.03%      3.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             60949844     31.29%     34.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              219165      0.11%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     35.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              93617294     48.07%     83.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9781      0.01%     83.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         32895050     16.89%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            5009      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1127141578                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        6070038749                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    688105510                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        908981641                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1174715580                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1567472403                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             759470                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      247927409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3913224                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        159588                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    203783609                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3912029772                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.400680                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.151710                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3311331037     84.64%     84.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          227743284      5.82%     90.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111963779      2.86%     93.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           68708158      1.76%     95.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          108037922      2.76%     97.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           53443643      1.37%     99.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           14372174      0.37%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            7364060      0.19%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            9065715      0.23%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3912029772                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.399247                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17510292                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10783512                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           309704489                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           32719794                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              363252252                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             186874417                       # number of misc regfile writes
system.cpu0.numCycles                      3926074863                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      383174                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2765627723                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            777963810                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             167952937                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               132623238                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             600483251                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              8383298                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1743035629                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1232363192                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1034168858                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                293565693                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2541641                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13605956                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            706072174                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               256205053                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        490991332                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1252044297                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        534988                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11771                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                420332096                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11716                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5016636329                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2393667945                       # The number of ROB writes
system.cpu0.timesIdled                         160918                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2906                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.708808                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              163796695                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           164275051                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12685996                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        184934105                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            279477                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         287825                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8348                       # Number of indirect misses.
system.cpu1.branchPred.lookups              195119322                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4465                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        194918                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12677410                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 124135957                       # Number of branches committed
system.cpu1.commit.bw_lim_events             32921242                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         595464                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      247591688                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           928498347                       # Number of instructions committed
system.cpu1.commit.committedOps             928695854                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   3868401914                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.240072                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.179231                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3643193891     94.18%     94.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     78279464      2.02%     96.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     19960925      0.52%     96.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9209069      0.24%     96.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8839185      0.23%     97.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      5498314      0.14%     97.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     36849681      0.95%     98.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     33650143      0.87%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     32921242      0.85%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   3868401914                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 317660090                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              608387                       # Number of function calls committed.
system.cpu1.commit.int_insts                761841004                       # Number of committed integer instructions.
system.cpu1.commit.loads                    246771147                       # Number of loads committed
system.cpu1.commit.membars                     390856                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       390856      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       469171653     50.52%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     118009054     12.71%     63.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      36345344      3.91%     67.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      8261038      0.89%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12142080      1.31%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12101152      1.30%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      141015939     15.18%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        455668      0.05%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    105950126     11.41%     97.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     24851296      2.68%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        928695854                       # Class of committed instruction
system.cpu1.commit.refs                     272273029                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  928498347                       # Number of Instructions Simulated
system.cpu1.committedOps                    928695854                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.211999                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.211999                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3456100497                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8604                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           143494775                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1275491804                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                96870104                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                271200664                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13420669                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                18471                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             69790599                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  195119322                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 77695807                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   3811648891                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1597838                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1453312495                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               26858510                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.049892                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          82304387                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         164076172                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.371612                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        3907382533                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.372016                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.970500                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              3069004650     78.54%     78.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               601697653     15.40%     93.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43659087      1.12%     95.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               131334189      3.36%     98.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5770327      0.15%     98.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  607213      0.02%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                42697147      1.09%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12607668      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4599      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          3907382533                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                358252030                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               315188215                       # number of floating regfile writes
system.cpu1.idleCycles                        3451384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            14755670                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               146041187                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.396301                       # Inst execution rate
system.cpu1.iew.exec_refs                   811591099                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  27523809                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1557526805                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            309638970                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            257666                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         17088086                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            32348491                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1174639732                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            784067290                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         12655882                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1549865459                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              13112727                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            999140767                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13420669                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1025951287                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     51708673                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          377698                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          278                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       904527                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     62867823                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      6846609                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        904527                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6892875                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       7862795                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                825321944                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1030100725                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.841302                       # average fanout of values written-back
system.cpu1.iew.wb_producers                694345072                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.263397                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1034304428                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1603136039                       # number of integer regfile reads
system.cpu1.int_regfile_writes              545906511                       # number of integer regfile writes
system.cpu1.ipc                              0.237417                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.237417                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           393130      0.03%      0.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            540405547     34.59%     34.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 981      0.00%     34.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          124980759      8.00%     42.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           47366719      3.03%     45.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           8665562      0.55%     46.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     46.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12142080      0.78%     46.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          13440205      0.86%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     47.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           482368355     30.87%     78.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             461184      0.03%     78.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      305354745     19.54%     98.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      26941402      1.72%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1562521341                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              632804014                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1172215579                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    341834885                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         514439568                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  193464508                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.123816                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                6897714      3.57%      3.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                66827      0.03%      3.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               130680      0.07%      3.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               50804      0.03%      3.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             60859451     31.46%     35.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              221074      0.11%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              92654039     47.89%     83.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  213      0.00%     83.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         32578752     16.84%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            4954      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1122788705                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        6057540398                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    688265840                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        907046855                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1173886453                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1562521341                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             753279                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      245943878                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3866254                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        157815                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    201824072                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   3907382533                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.399890                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.150959                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3308206441     84.67%     84.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          227537733      5.82%     90.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          111810717      2.86%     93.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           68638949      1.76%     95.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          107188065      2.74%     97.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           53061079      1.36%     99.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           14351767      0.37%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            7425186      0.19%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            9162596      0.23%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     3907382533                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.399537                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         17383786                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10707508                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           309638970                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           32348491                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              363517042                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             186858668                       # number of misc regfile writes
system.cpu1.numCycles                      3910833917                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15509368                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2767985648                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            779269332                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             166851220                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               129281846                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             597144291                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              8304820                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1740957270                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1230828078                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1033151065                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                293428950                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2565516                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13420669                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            702898828                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               253881733                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        489913373                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1251043897                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        366592                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11000                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                419649983                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         10998                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  5011734947                       # The number of ROB reads
system.cpu1.rob.rob_writes                 2391603928                       # The number of ROB writes
system.cpu1.timesIdled                          36350                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        167237205                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             43026237                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           227276121                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull           10189859                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              11216495                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    245162911                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     485456390                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8541849                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4494399                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    139632866                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    115616561                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    279271940                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      120110960                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1963228968500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          243593849                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4288538                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1889                       # Transaction distribution
system.membus.trans_dist::CleanEvict        236008273                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           303819                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5507                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1254513                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1252955                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     243593848                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             3                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    730303194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              730303194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  15944782784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             15944782784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           238911                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         245157690                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               245157690    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           245157690                       # Request fanout histogram
system.membus.respLayer1.occupancy       1257380132966                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             64.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        573067039907                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              29.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1963228968500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1963228968500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1963228968500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1963228968500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1963228968500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1963228968500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1963228968500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1963228968500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1963228968500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1963228968500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                998                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          499                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    384441.883768                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   304395.537421                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          499    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      3240500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            499                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1963037132000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    191836500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1963228968500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     78059730                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        78059730                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     78059730                       # number of overall hits
system.cpu0.icache.overall_hits::total       78059730                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       166997                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        166997                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       166997                       # number of overall misses
system.cpu0.icache.overall_misses::total       166997                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10814490999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10814490999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10814490999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10814490999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     78226727                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     78226727                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     78226727                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     78226727                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002135                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002135                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002135                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002135                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 64758.594460                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64758.594460                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 64758.594460                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64758.594460                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         9783                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              151                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.788079                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       151987                       # number of writebacks
system.cpu0.icache.writebacks::total           151987                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        15011                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        15011                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        15011                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        15011                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       151986                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       151986                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       151986                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       151986                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9928604999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9928604999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9928604999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9928604999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001943                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001943                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001943                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001943                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 65325.786579                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65325.786579                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 65325.786579                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65325.786579                       # average overall mshr miss latency
system.cpu0.icache.replacements                151987                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     78059730                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       78059730                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       166997                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       166997                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10814490999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10814490999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     78226727                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     78226727                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002135                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002135                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 64758.594460                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64758.594460                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        15011                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        15011                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       151986                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       151986                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9928604999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9928604999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001943                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001943                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 65325.786579                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65325.786579                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1963228968500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           78212073                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           152019                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           514.488801                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        156605441                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       156605441                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1963228968500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    151870821                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       151870821                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    151870821                       # number of overall hits
system.cpu0.dcache.overall_hits::total      151870821                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    153142102                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     153142102                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    153142102                       # number of overall misses
system.cpu0.dcache.overall_misses::total    153142102                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 12447855571360                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 12447855571360                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 12447855571360                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 12447855571360                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    305012923                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    305012923                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    305012923                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    305012923                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.502084                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.502084                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.502084                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.502084                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81283.039796                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81283.039796                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81283.039796                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81283.039796                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2569975071                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       650738                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         53304317                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          10756                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.213263                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    60.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     69588721                       # number of writebacks
system.cpu0.dcache.writebacks::total         69588721                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     83345913                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     83345913                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     83345913                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     83345913                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     69796189                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     69796189                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     69796189                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     69796189                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 6486250922509                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6486250922509                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 6486250922509                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6486250922509                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.228830                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.228830                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.228830                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.228830                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 92931.304924                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92931.304924                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 92931.304924                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92931.304924                       # average overall mshr miss latency
system.cpu0.dcache.replacements              69588628                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    132548018                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      132548018                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    146827843                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    146827843                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 12074838549000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 12074838549000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    279375861                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    279375861                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.525557                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.525557                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 82238.070807                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82238.070807                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     78410809                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     78410809                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     68417034                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     68417034                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 6394951337500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6394951337500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.244892                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.244892                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 93470.163256                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93470.163256                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     19322803                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      19322803                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6314259                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6314259                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 373017022360                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 373017022360                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     25637062                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     25637062                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.246294                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.246294                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 59075.343973                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59075.343973                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4935104                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4935104                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1379155                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1379155                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  91299585009                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  91299585009                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053795                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053795                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 66199.654868                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66199.654868                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5576                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5576                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1722                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1722                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     70857500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     70857500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.235955                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.235955                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 41148.373984                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41148.373984                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1565                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1565                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          157                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          157                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1446000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1446000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.021513                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.021513                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9210.191083                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9210.191083                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4024                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4024                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2508                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2508                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     11997000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     11997000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6532                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6532                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.383956                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.383956                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4783.492823                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4783.492823                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2507                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2507                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      9490000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      9490000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.383803                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.383803                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3785.400878                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3785.400878                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         6576                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           6576                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191008                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191008                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   4423161998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   4423161998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       197584                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       197584                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.966718                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.966718                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 23156.946295                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 23156.946295                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191008                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191008                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   4232153998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   4232153998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.966718                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.966718                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 22156.946295                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 22156.946295                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1963228968500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.950044                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          222039055                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         69849718                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.178811                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.950044                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998439                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998439                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        680298360                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       680298360                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1963228968500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               42932                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10038473                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9973                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            10053506                       # number of demand (read+write) hits
system.l2.demand_hits::total                 20144884                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              42932                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10038473                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9973                       # number of overall hits
system.l2.overall_hits::.cpu1.data           10053506                       # number of overall hits
system.l2.overall_hits::total                20144884                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            109055                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          59554138                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             28107                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          59257099                       # number of demand (read+write) misses
system.l2.demand_misses::total              118948399                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           109055                       # number of overall misses
system.l2.overall_misses::.cpu0.data         59554138                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            28107                       # number of overall misses
system.l2.overall_misses::.cpu1.data         59257099                       # number of overall misses
system.l2.overall_misses::total             118948399                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9225001451                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 6235790805032                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2539914446                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 6201560868312                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     12449116589241                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9225001451                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 6235790805032                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2539914446                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 6201560868312                       # number of overall miss cycles
system.l2.overall_miss_latency::total    12449116589241                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          151987                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        69592611                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           38080                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        69310605                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            139093283                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         151987                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       69592611                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          38080                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       69310605                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           139093283                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.717528                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.855754                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.738104                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.854950                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.855170                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.717528                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.855754                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.738104                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.854950                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.855170                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84590.357627                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104707.934905                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90365.903369                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104655.154791                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104659.807899                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84590.357627                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104707.934905                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90365.903369                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104655.154791                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104659.807899                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           20169053                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    784113                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.722126                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 133569812                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4288468                       # number of writebacks
system.l2.writebacks::total                   4288468                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            948                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        6748137                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            444                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        6827350                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            13576879                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           948                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       6748137                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           444                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       6827350                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           13576879                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       108107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     52806001                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        27663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     52429749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         105371520                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       108107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     52806001                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        27663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     52429749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    144320384                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        249691904                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8088927454                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5273561445520                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2241071449                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5238146729060                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 10522038173483                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8088927454                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5273561445520                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2241071449                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5238146729060                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 12609541651346                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 23131579824829                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.711291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.758787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.726444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.756446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.757560                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.711291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.758787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.726444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.756446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.795140                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74823.345889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99866.707299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81013.319199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99907.911614                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99856.566304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74823.345889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99866.707299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81013.319199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99907.911614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87371.868768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92640.487954                       # average overall mshr miss latency
system.l2.replacements                      355215354                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5326987                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5326987                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           70                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             70                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5327057                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5327057                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000013                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000013                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           70                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           70                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000013                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000013                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    125645640                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        125645640                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         1889                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           1889                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    125647529                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    125647529                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000015                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000015                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         1889                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         1889                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000015                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000015                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    144320384                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      144320384                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 12609541651346                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 12609541651346                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87371.868768                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87371.868768                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           15200                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           15250                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                30450                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         37130                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         35627                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              72757                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    268308000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    267537999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    535845999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        52330                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        50877                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           103207                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.709536                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.700257                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.704962                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7226.178292                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7509.416987                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7364.872095                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         2745                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         2722                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            5467                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        34385                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        32905                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         67290                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    789503616                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    758646102                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1548149718                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.657080                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.646756                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.651991                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 22960.698444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 23055.648139                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23007.129113                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 43                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           58                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          168                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              226                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       213000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       364000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       577000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           69                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          200                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            269                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.840580                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.840000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.840149                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3672.413793                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2166.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2553.097345                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           55                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          166                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          221                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1186500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3426000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4612500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.797101                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.830000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.821561                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21572.727273                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20638.554217                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20871.040724                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           461151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           421693                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                882844                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         870728                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         861414                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1732142                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  83560305030                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  82897049341                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  166457354371                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1331879                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1283107                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2614986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.653759                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.671350                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.662391                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95966.025016                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 96233.691745                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96099.138737                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       243355                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       239192                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           482547                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       627373                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       622222                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1249595                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  61684551525                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  61154212367                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 122838763892                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.471044                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.484934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.477859                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98321.973571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98283.590691                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98302.861241                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         42932                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9973                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              52905                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       109055                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        28107                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           137162                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9225001451                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2539914446                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11764915897                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       151987                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        38080                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         190067                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.717528                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.738104                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.721651                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84590.357627                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90365.903369                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85773.872479                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          948                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          444                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1392                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       108107                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        27663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       135770                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8088927454                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2241071449                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10329998903                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.711291                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.726444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.714327                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74823.345889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81013.319199                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76084.546682                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9577322                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      9631813                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19209135                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     58683410                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     58395685                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       117079095                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 6152230500002                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 6118663818971                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 12270894318973                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     68260732                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     68027498                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     136288230                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.859695                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.858413                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.859055                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104837.644915                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104779.382569                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104808.585333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      6504782                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      6588158                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     13092940                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     52178628                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     51807527                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    103986155                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 5211876893995                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5176992516693                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 10388869410688                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.764402                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.761567                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.762987                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99885.280502                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99927.420135                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99906.275126                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               8                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data        78999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       261996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       340995                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.833333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.888889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data        26333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 52399.200000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 42624.375000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        43499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        20500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        63999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.166667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21749.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        21333                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1963228968500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1963228968500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   396001086                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 355215424                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.114820                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.889879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.019860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.390502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.386771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    28.306358                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.326404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.115477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.115418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.442287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2516621968                       # Number of tag accesses
system.l2.tags.data_accesses               2516621968                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1963228968500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6918848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3386461632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1770432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3362516288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   8912528256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        15670195456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6918848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1770432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8689280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    274466432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       274466432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         108107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       52913463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          27663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       52539317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    139258254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           244846804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4288538                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4288538                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3524219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1724944816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           901796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1712747897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4539729394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7981848122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3524219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       901796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4426015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      139803577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            139803577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      139803577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3524219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1724944816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          901796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1712747897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4539729394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8121651699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3267896.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    108107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  52375929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     27663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  51996777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 139015313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004610974250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       203799                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       203799                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           343018195                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3085021                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   244846803                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4290427                       # Number of write requests accepted
system.mem_ctrls.readBursts                 244846803                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4290427                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1323014                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1022531                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           8536973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           7719203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           7356721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           6964002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6777453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7276618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          42266575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          34433218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          28863941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          21812763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         16100951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         13510975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         11418775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         10656720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          9358323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         10470578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            169195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            216403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            247321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            255895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            209299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            209969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            252367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            254039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           267070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           173318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           168794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           169035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168663                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 9792442087520                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1217618945000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            14358513131270                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40211.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58961.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                212168821                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3002840                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             244846803                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4290427                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3988876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7605950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                12138561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                18053744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                23856757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                26631637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                24783234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                21798182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                19243911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                17098401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               17002247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               22284975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               14410636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                5648624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                4008622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                2706039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1547449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 585806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  91787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  38351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  84391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 105091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 110643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 113774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 116152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 118255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 120198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 122079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 124236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 126916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 126252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 126814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 127833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 128724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 129402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 130112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  17282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  17050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  17195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  40814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  68749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  82455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  85889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  85356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  84262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  83022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  81861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  81001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  79858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  79016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  77926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  76842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  75903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  74895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  77237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     31620009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    499.514854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   335.922787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   384.105378                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2917599      9.23%      9.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      9011228     28.50%     37.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      3662298     11.58%     49.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2410373      7.62%     56.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1765760      5.58%     62.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1165884      3.69%     66.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       946108      2.99%     69.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       816990      2.58%     71.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      8923769     28.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     31620009                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       203799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1194.921349                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    335.820048                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3676.925498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       183985     90.28%     90.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095         7700      3.78%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         3361      1.65%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         1362      0.67%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         1426      0.70%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         1220      0.60%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335          728      0.36%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383          680      0.33%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          590      0.29%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          362      0.18%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          440      0.22%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          544      0.27%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          431      0.21%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          272      0.13%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          118      0.06%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          125      0.06%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          153      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863           75      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911           39      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           24      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           55      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055           54      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103           37      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151           18      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        203799                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       203799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.034882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.032627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.283805                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           200088     98.18%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1226      0.60%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1852      0.91%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              457      0.22%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              119      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               31      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        203799                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            15585522496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                84672896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               209145152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             15670195392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            274587328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7938.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       106.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7981.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    139.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        62.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    62.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1963228848000                       # Total gap between requests
system.mem_ctrls.avgGap                       7880.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6918848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3352059456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1770432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3327793728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   8896980032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    209145152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3524218.576138028409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1707421553.870577096939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 901795.984272121917                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1695061442.854825258255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4531809674.139902114868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 106531207.187614396214                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       108107                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     52913463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        27663                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     52539317                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    139258253                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4290427                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3609679845                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 3073664194138                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1089971331                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 3053906552383                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 8226242733573                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 51214280811328                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33389.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58088.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39401.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58126.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59071.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11936872.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         119894565840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          63725454045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        872458205640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8466458940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     154975329600.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     887369572110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6621336960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2113510923135                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1076.548358                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9397905275                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  65556400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1888274663225                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         105872384100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          56272480110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        866301647820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8591942520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     154975329600.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     887494819920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6515865120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2086024469190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1062.547722                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9011658806                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  65556400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1888660909694                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2266                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6889397.266314                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   7976520.796142                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1134    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     61315500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1955416392000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7812576500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1963228968500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     77654428                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        77654428                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     77654428                       # number of overall hits
system.cpu1.icache.overall_hits::total       77654428                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        41379                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         41379                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        41379                       # number of overall misses
system.cpu1.icache.overall_misses::total        41379                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2938844000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2938844000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2938844000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2938844000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     77695807                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     77695807                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     77695807                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     77695807                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000533                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000533                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000533                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000533                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71022.596003                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71022.596003                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71022.596003                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71022.596003                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          275                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    68.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        38080                       # number of writebacks
system.cpu1.icache.writebacks::total            38080                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3299                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3299                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3299                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3299                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        38080                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        38080                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        38080                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        38080                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2711578500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2711578500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2711578500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2711578500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000490                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000490                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000490                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000490                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71207.418592                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71207.418592                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71207.418592                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71207.418592                       # average overall mshr miss latency
system.cpu1.icache.replacements                 38080                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     77654428                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       77654428                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        41379                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        41379                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2938844000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2938844000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     77695807                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     77695807                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000533                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000533                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71022.596003                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71022.596003                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3299                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3299                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        38080                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        38080                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2711578500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2711578500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000490                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000490                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71207.418592                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71207.418592                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1963228968500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           77949644                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            38112                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2045.278233                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        155429694                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       155429694                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1963228968500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    150473204                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       150473204                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    150473204                       # number of overall hits
system.cpu1.dcache.overall_hits::total      150473204                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    154414133                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     154414133                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    154414133                       # number of overall misses
system.cpu1.dcache.overall_misses::total    154414133                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 12521340381400                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 12521340381400                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 12521340381400                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 12521340381400                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    304887337                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    304887337                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    304887337                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    304887337                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.506463                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.506463                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.506463                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.506463                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81089.341617                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81089.341617                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81089.341617                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81089.341617                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2547636947                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       652178                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         52809639                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          10561                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    48.241893                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    61.753432                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     69296704                       # number of writebacks
system.cpu1.dcache.writebacks::total         69296704                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     84904070                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     84904070                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     84904070                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     84904070                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     69510063                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     69510063                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     69510063                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     69510063                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 6451259507323                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 6451259507323                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 6451259507323                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6451259507323                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.227986                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.227986                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.227986                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.227986                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 92810.439653                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92810.439653                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 92810.439653                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92810.439653                       # average overall mshr miss latency
system.cpu1.dcache.replacements              69296605                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    131421123                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      131421123                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    148166666                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    148166666                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 12148731523500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 12148731523500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    279587789                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    279587789                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.529947                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.529947                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81993.688941                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81993.688941                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     79981785                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     79981785                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     68184881                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     68184881                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 6361378330000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 6361378330000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.243876                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.243876                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93296.024525                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93296.024525                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     19052081                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      19052081                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6247467                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6247467                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 372608857900                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 372608857900                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25299548                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25299548                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.246940                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.246940                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 59641.588807                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59641.588807                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4922285                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4922285                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1325182                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1325182                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  89881177323                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  89881177323                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052380                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052380                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 67825.534397                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67825.534397                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6506                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6506                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1474                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1474                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     66901500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     66901500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         7980                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7980                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.184712                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.184712                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45387.720488                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45387.720488                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1191                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1191                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          283                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          283                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2768000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2768000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.035464                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.035464                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9780.918728                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9780.918728                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4236                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4236                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3046                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3046                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     17555500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     17555500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7282                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7282                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.418292                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.418292                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5763.460276                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5763.460276                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3046                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3046                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     14509500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14509500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.418292                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.418292                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4763.460276                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4763.460276                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3980                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3980                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       190938                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       190938                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   4443373498                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   4443373498                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       194918                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       194918                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.979581                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.979581                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 23271.289623                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 23271.289623                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       190938                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       190938                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   4252435498                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   4252435498                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.979581                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.979581                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 22271.289623                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 22271.289623                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1963228968500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.928714                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          220356892                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         69564557                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.167660                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.928714                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997772                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997772                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        679759563                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       679759563                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1963228968500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         136792503                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9615525                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    133747945                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       350927147                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        213854848                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             148                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          335276                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5553                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         340829                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2811962                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2811962                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        190067                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    136602436                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            9                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            9                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       455961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    209253906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       114240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    208393114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             418217221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19454336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8907592512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4874240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8870858624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17802779712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       569819146                       # Total snoops (count)
system.tol2bus.snoopTraffic                 307187072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        709158707                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.188368                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.406892                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              580070014     81.80%     81.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1              124594294     17.57%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4494399      0.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          709158707                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       278845781349                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      105065073183                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         228340279                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      104638900995                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          57285668                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           222071                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
