static inline T_1 F_1 ( void )\r\n{\r\nreturn F_2 ( sizeof( struct V_1 ) )\r\n+ F_3 ( V_2 )\r\n+ F_3 ( V_3 )\r\n+ F_3 ( 4 )\r\n+ F_3 ( 4 )\r\n+ F_3 ( 4 )\r\n+ F_3 ( 1 )\r\n+ F_3 ( 1 ) ;\r\n}\r\nstatic int F_4 ( struct V_4 * V_5 , const struct V_6 * V_7 ,\r\nT_2 V_8 , T_2 V_9 , int V_10 , unsigned int V_11 )\r\n{\r\nconst struct V_12 * V_13 = V_7 -> V_13 ;\r\nconst struct V_14 * V_15 = V_7 -> V_15 ;\r\nstruct V_1 * V_16 ;\r\nstruct V_17 * V_18 ;\r\nT_3 V_19 = F_5 ( V_15 ) ? V_15 -> V_19 : V_20 ;\r\nF_6 ( V_13 , L_1 ,\r\nV_10 , V_15 -> V_21 , V_13 -> V_15 -> V_21 ) ;\r\nV_18 = F_7 ( V_5 , V_8 , V_9 , V_10 , sizeof( * V_16 ) , V_11 ) ;\r\nif ( V_18 == NULL )\r\nreturn - V_22 ;\r\nV_16 = F_8 ( V_18 ) ;\r\nV_16 -> V_23 = V_24 ;\r\nV_16 -> V_25 = 0 ;\r\nV_16 -> V_26 = V_15 -> type ;\r\nV_16 -> V_27 = V_15 -> V_28 ;\r\nV_16 -> V_29 = F_9 ( V_15 ) ;\r\nV_16 -> V_30 = 0 ;\r\nif ( F_10 ( V_5 , V_31 , V_15 -> V_21 ) ||\r\nF_11 ( V_5 , V_32 , V_13 -> V_15 -> V_28 ) ||\r\nF_11 ( V_5 , V_33 , V_15 -> V_34 ) ||\r\nF_12 ( V_5 , V_35 , V_19 ) ||\r\n( V_15 -> V_36 &&\r\nF_13 ( V_5 , V_37 , V_15 -> V_36 , V_15 -> V_38 ) ) ||\r\n( V_15 -> V_28 != V_15 -> V_39 &&\r\nF_11 ( V_5 , V_40 , V_15 -> V_39 ) ) ||\r\n( V_10 == V_41 &&\r\nF_12 ( V_5 , V_42 , V_7 -> V_43 ) ) )\r\ngoto V_44;\r\nreturn F_14 ( V_5 , V_18 ) ;\r\nV_44:\r\nF_15 ( V_5 , V_18 ) ;\r\nreturn - V_22 ;\r\n}\r\nvoid F_16 ( int V_10 , struct V_6 * V_7 )\r\n{\r\nstruct V_45 * V_45 = F_17 ( V_7 -> V_15 ) ;\r\nstruct V_4 * V_5 ;\r\nint V_46 = - V_47 ;\r\nF_6 ( V_7 -> V_13 , L_2 ,\r\n( unsigned int ) V_7 -> V_48 , V_7 -> V_15 -> V_21 , V_10 ) ;\r\nV_5 = F_18 ( F_1 () , V_49 ) ;\r\nif ( V_5 == NULL )\r\ngoto V_50;\r\nV_46 = F_4 ( V_5 , V_7 , 0 , 0 , V_10 , 0 ) ;\r\nif ( V_46 < 0 ) {\r\nF_19 ( V_46 == - V_22 ) ;\r\nF_20 ( V_5 ) ;\r\ngoto V_50;\r\n}\r\nF_21 ( V_5 , V_45 , 0 , V_51 , NULL , V_49 ) ;\r\nreturn;\r\nV_50:\r\nif ( V_46 < 0 )\r\nF_22 ( V_45 , V_51 , V_46 ) ;\r\n}\r\nstatic int F_23 ( struct V_4 * V_5 , struct V_52 * V_53 )\r\n{\r\nstruct V_45 * V_45 = F_24 ( V_5 -> V_54 ) ;\r\nstruct V_14 * V_15 ;\r\nint V_55 ;\r\nV_55 = 0 ;\r\nF_25 () ;\r\nF_26 (net, dev) {\r\nstruct V_6 * V_7 = F_27 ( V_15 ) ;\r\nif ( ! V_7 || V_55 < V_53 -> args [ 0 ] )\r\ngoto V_56;\r\nif ( F_4 ( V_5 , V_7 ,\r\nF_28 ( V_53 -> V_5 ) . V_8 ,\r\nV_53 -> V_18 -> V_57 , V_41 ,\r\nV_58 ) < 0 )\r\nbreak;\r\nV_56:\r\n++ V_55 ;\r\n}\r\nF_29 () ;\r\nV_53 -> args [ 0 ] = V_55 ;\r\nreturn V_5 -> V_59 ;\r\n}\r\nstatic int F_30 ( struct V_4 * V_5 , struct V_17 * V_18 , void * V_60 )\r\n{\r\nstruct V_45 * V_45 = F_24 ( V_5 -> V_54 ) ;\r\nstruct V_1 * V_61 ;\r\nstruct V_62 * V_63 ;\r\nstruct V_14 * V_15 ;\r\nstruct V_6 * V_64 ;\r\nT_3 V_65 ;\r\nif ( F_31 ( V_18 ) < sizeof( * V_61 ) )\r\nreturn - V_66 ;\r\nV_61 = F_8 ( V_18 ) ;\r\nif ( V_61 -> V_23 != V_24 )\r\nreturn - V_67 ;\r\nV_63 = F_32 ( V_18 , sizeof( * V_61 ) , V_42 ) ;\r\nif ( ! V_63 || F_33 ( V_63 ) < sizeof( T_3 ) )\r\nreturn - V_66 ;\r\nV_65 = F_34 ( V_63 ) ;\r\nif ( V_65 > V_68 )\r\nreturn - V_66 ;\r\nV_15 = F_35 ( V_45 , V_61 -> V_27 ) ;\r\nif ( ! V_15 )\r\nreturn - V_69 ;\r\nV_64 = F_36 ( V_15 ) ;\r\nif ( ! V_64 )\r\nreturn - V_66 ;\r\nif ( V_64 -> V_13 -> V_70 == V_71 )\r\nreturn - V_72 ;\r\nif ( ! F_5 ( V_15 ) ||\r\n( ! F_37 ( V_15 ) && V_65 != V_73 ) )\r\nreturn - V_74 ;\r\nV_64 -> V_43 = V_65 ;\r\nF_38 ( V_64 ) ;\r\nF_39 ( & V_64 -> V_13 -> V_75 ) ;\r\nF_40 ( V_64 -> V_13 ) ;\r\nF_41 ( & V_64 -> V_13 -> V_75 ) ;\r\nF_16 ( V_41 , V_64 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_42 ( struct V_62 * V_76 [] , struct V_62 * V_77 [] )\r\n{\r\nif ( V_76 [ V_37 ] ) {\r\nif ( F_33 ( V_76 [ V_37 ] ) != V_78 )\r\nreturn - V_66 ;\r\nif ( ! F_43 ( F_44 ( V_76 [ V_37 ] ) ) )\r\nreturn - V_79 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint T_4 F_45 ( void )\r\n{\r\nint V_46 ;\r\nV_46 = F_46 ( & V_80 ) ;\r\nif ( V_46 < 0 )\r\ngoto V_81;\r\nV_46 = F_47 ( V_82 , V_83 , NULL ,\r\nF_23 , NULL ) ;\r\nif ( V_46 )\r\ngoto V_84;\r\nV_46 = F_47 ( V_82 , V_85 ,\r\nF_30 , NULL , NULL ) ;\r\nif ( V_46 )\r\ngoto V_86;\r\nreturn 0 ;\r\nV_86:\r\nF_48 ( V_82 ) ;\r\nV_84:\r\nF_49 ( & V_80 ) ;\r\nV_81:\r\nreturn V_46 ;\r\n}\r\nvoid T_5 F_50 ( void )\r\n{\r\nF_49 ( & V_80 ) ;\r\nF_48 ( V_82 ) ;\r\n}
