[file:.\..\DAC_SPI_Out.v]
Enabled=1
[file:.\..\ADC_SPI_In.v]
Enabled=1
[file:.\..\SineLUT.v]
Enabled=1
[file:.\..\OscPll.v]
Enabled=1
[file:.\..\top.v]
Enabled=1
[file:.\..\TestBench_Top.v]
Enabled=1
[View]
Entity=TestBench_Top
Architecture=
TopLevelType=3
[file:.\sample_output_list.awc]
Enabled=1
[file:.\..\Sin_qlut.v]
Enabled=1
[file:.\..\sample_pos_RAM.v]
Enabled=1
[file:.\src\osc_waveform.awc]
Enabled=1
[file:.\..\Fraction.v]
Enabled=1
