[2025-09-18 01:04:37] START suite=cs trace=streaming_phase2_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2599247 heartbeat IPC: 3.847 cumulative IPC: 3.847 (Simulation time: 00 hr 00 min 32 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5299581 cumulative IPC: 3.774 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5299581 cumulative IPC: 3.774 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5299582 heartbeat IPC: 3.703 cumulative IPC: 5 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 17140383 heartbeat IPC: 0.8445 cumulative IPC: 0.8445 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 30401675 heartbeat IPC: 0.7541 cumulative IPC: 0.7967 (Simulation time: 00 hr 03 min 51 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 44966554 heartbeat IPC: 0.6866 cumulative IPC: 0.7563 (Simulation time: 00 hr 05 min 17 sec)
Heartbeat CPU 0 instructions: 60000019 cycles: 60392180 heartbeat IPC: 0.6483 cumulative IPC: 0.7261 (Simulation time: 00 hr 06 min 45 sec)
Heartbeat CPU 0 instructions: 70000023 cycles: 74801584 heartbeat IPC: 0.694 cumulative IPC: 0.7194 (Simulation time: 00 hr 08 min 06 sec)
Heartbeat CPU 0 instructions: 80000023 cycles: 88037021 heartbeat IPC: 0.7555 cumulative IPC: 0.7252 (Simulation time: 00 hr 09 min 20 sec)
Heartbeat CPU 0 instructions: 90000027 cycles: 101785289 heartbeat IPC: 0.7274 cumulative IPC: 0.7255 (Simulation time: 00 hr 10 min 33 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000030 cycles: 117766270 heartbeat IPC: 0.6257 cumulative IPC: 0.7113 (Simulation time: 00 hr 12 min 03 sec)
Heartbeat CPU 0 instructions: 110000031 cycles: 131013339 heartbeat IPC: 0.7549 cumulative IPC: 0.7159 (Simulation time: 00 hr 13 min 12 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 142363853 cumulative IPC: 0.7024 (Simulation time: 00 hr 14 min 47 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 142363853 cumulative IPC: 0.7024 (Simulation time: 00 hr 14 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7024 instructions: 100000000 cycles: 142363853
CPU 0 Branch Prediction Accuracy: 97.41% MPKI: 0.2596 Average ROB Occupancy at Mispredict: 3528
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00858
BRANCH_INDIRECT: 0.2396
BRANCH_CONDITIONAL: 0.01143
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 570749
LQ_STALL: 151662
SQ_STALL: 188570


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 306.4805
REPLAY_LOAD: 131.11752
NON_REPLAY_LOAD: 31.598356

== Total ==
ADDR_TRANS: 196454
REPLAY_LOAD: 120497
NON_REPLAY_LOAD: 253798

== Counts ==
ADDR_TRANS: 641
REPLAY_LOAD: 919
NON_REPLAY_LOAD: 8032

cpu0->cpu0_STLB TOTAL        ACCESS:    1221799 HIT:    1199413 MISS:      22386 MSHR_MERGE:          6
cpu0->cpu0_STLB LOAD         ACCESS:    1221799 HIT:    1199413 MISS:      22386 MSHR_MERGE:          6
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 442.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4822531 HIT:    4149901 MISS:     672630 MSHR_MERGE:     116548
cpu0->cpu0_L2C LOAD         ACCESS:    3390003 HIT:    3233887 MISS:     156116 MSHR_MERGE:      14234
cpu0->cpu0_L2C RFO          ACCESS:     160305 HIT:      92545 MISS:      67760 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:     904347 HIT:     499841 MISS:     404506 MSHR_MERGE:     102313
cpu0->cpu0_L2C WRITE        ACCESS:     321922 HIT:     320652 MISS:       1270 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      45954 HIT:       2976 MISS:      42978 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     825648 ISSUED:     825648 USEFUL:     256279 USELESS:      18150
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 89.04 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   10005259 HIT:    6721947 MISS:    3283312 MSHR_MERGE:     635186
cpu0->cpu0_L1I LOAD         ACCESS:   10005259 HIT:    6721947 MISS:    3283312 MSHR_MERGE:     635186
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.76 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   21220593 HIT:   18971651 MISS:    2248942 MSHR_MERGE:    1221999
cpu0->cpu0_L1D LOAD         ACCESS:   13927165 HIT:   12662920 MISS:    1264245 MSHR_MERGE:     522364
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1062418 HIT:     851464 MISS:     210954 MSHR_MERGE:     132168
cpu0->cpu0_L1D WRITE        ACCESS:    6178434 HIT:    5451089 MISS:     727345 MSHR_MERGE:     567023
cpu0->cpu0_L1D TRANSLATION  ACCESS:      52576 HIT:       6178 MISS:      46398 MSHR_MERGE:        444
cpu0->cpu0_L1D PREFETCH REQUESTED:    1124191 ISSUED:    1062418 USEFUL:      46962 USELESS:      14290
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 36.08 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    8059454 HIT:    7424998 MISS:     634456 MSHR_MERGE:     276637
cpu0->cpu0_ITLB LOAD         ACCESS:    8059454 HIT:    7424998 MISS:     634456 MSHR_MERGE:     276637
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.709 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19495976 HIT:   18330685 MISS:    1165291 MSHR_MERGE:     301311
cpu0->cpu0_DTLB LOAD         ACCESS:   19495976 HIT:   18330685 MISS:    1165291 MSHR_MERGE:     301311
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 16.11 cycles
cpu0->LLC TOTAL        ACCESS:     669983 HIT:     217924 MISS:     452059 MSHR_MERGE:       4535
cpu0->LLC LOAD         ACCESS:     141882 HIT:      57979 MISS:      83903 MSHR_MERGE:        107
cpu0->LLC RFO          ACCESS:      67759 HIT:      28237 MISS:      39522 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     302193 HIT:      10153 MISS:     292040 MSHR_MERGE:       4428
cpu0->LLC WRITE        ACCESS:     115171 HIT:     113724 MISS:       1447 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      42978 HIT:       7831 MISS:      35147 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 97.71 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      61556
  ROW_BUFFER_MISS:     384521
  AVG DBUS CONGESTED CYCLE: 6.37
Channel 0 WQ ROW_BUFFER_HIT:       8844
  ROW_BUFFER_MISS:      50692
  FULL:          0
Channel 0 REFRESHES ISSUED:      11864

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       668046       199863        35414        16806
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           45          139          533        10729
  STLB miss resolved @ L2C                0           16          416         1136         3294
  STLB miss resolved @ LLC                0           24          597         3015         5767
  STLB miss resolved @ MEM                0           36         1841         6183        28139

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             140842        29466       400064         2120         1141
---------------------------------------------------------------
  STLB miss resolved @ L1D                5            2           21          118          262
  STLB miss resolved @ L2C                2            3           30           75           77
  STLB miss resolved @ LLC                2            0           57          340          120
  STLB miss resolved @ MEM               31            5          125          437         1119
[2025-09-18 01:19:24] END   suite=cs trace=streaming_phase2_core2 (rc=0)
