// Seed: 2096442609
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  assign module_1.id_0 = 0;
  output tri0 id_2;
  output wire id_1;
  assign id_2 = -1'b0;
  if (1'h0) begin : LABEL_0
    assign id_4 = id_3;
  end
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    input supply1 id_2,
    input supply0 id_3
);
  supply1 id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  always @(1 or posedge id_1) $unsigned(60);
  ;
  always @(negedge 1) begin : LABEL_0
    if (-1) if (1) id_0 <= id_3;
  end
endmodule
