## 2017-09-04

* [mntmn / amiga2000-gfxcard](https://github.com/mntmn/amiga2000-gfxcard):MNT VA2000, an Open Source Amiga Graphics Card (Zorro II/III), written in Verilog
* [VerticalResearchGroup / miaow](https://github.com/VerticalResearchGroup/miaow):An open source GPU based off of the AMD Southern Islands ISA.
* [cliffordwolf / picorv32](https://github.com/cliffordwolf/picorv32):PicoRV32 - A Size-Optimized RISC-V CPU
* [parallella / oh](https://github.com/parallella/oh):Silicon proven Verilog library for IC and FPGA designers
* [kramble / FPGA-Litecoin-Miner](https://github.com/kramble/FPGA-Litecoin-Miner):A litecoin scrypt miner implemented with FPGA on-chip memory.
* [analogdevicesinc / hdl](https://github.com/analogdevicesinc/hdl):HDL libraries and projects
* [openrisc / mor1kx](https://github.com/openrisc/mor1kx):mor1kx - an OpenRISC 1000 processor IP core
* [jmahler / mips-cpu](https://github.com/jmahler/mips-cpu):MIPS CPU implemented in Verilog
* [zhemao / ez8](https://github.com/zhemao/ez8):The Easy 8-bit Processor
* [NetFPGA / netfpga](https://github.com/NetFPGA/netfpga):NetFPGA 1G infrastructure and gateware
* [marmolejo / zet](https://github.com/marmolejo/zet):Open source implementation of a x86 processor
* [m-labs / milkymist](https://github.com/m-labs/milkymist):SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU
* [Obijuan / open-fpga-verilog-tutorial](https://github.com/Obijuan/open-fpga-verilog-tutorial):Aprender a dise√±ar sistemas digitales sintetizables en FPGAs usando SOLO herramientas libres #verilog #icestorm #lattice #Linux
* [dtysky / FPGA-Imaging-Library](https://github.com/dtysky/FPGA-Imaging-Library):An open source library for image processing on FPGA.
* [brianbennett / fpga_nes](https://github.com/brianbennett/fpga_nes):FPGA-based Nintendo Entertainment System Emulator
* [gardners / c65gs](https://github.com/gardners/c65gs):FPGA-based C64 Accelerator / C65 like computer
* [Arlet / verilog-6502](https://github.com/Arlet/verilog-6502):A Verilog HDL model of the MOS 6502 CPU
* [sergeykhbr / riscv_vhdl](https://github.com/sergeykhbr/riscv_vhdl):VHDL implementation of the RISC-V System-on-Chip based on bare "Rocket Chip".
* [alexforencich / verilog-ethernet](https://github.com/alexforencich/verilog-ethernet):Verilog Ethernet components
* [openrisc / orpsoc-cores](https://github.com/openrisc/orpsoc-cores):Core description files for FuseSoC
* [madcowswe / ODriveHardware](https://github.com/madcowswe/ODriveHardware):High performance motor control
* [sheldonucr / ucr-eecs168-lab](https://github.com/sheldonucr/ucr-eecs168-lab):The lab schedules for EECS168 at UC Riverside
* [ridecore / ridecore](https://github.com/ridecore/ridecore):RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
* [ngzhang / Icarus](https://github.com/ngzhang/Icarus):DUAL Spartan6 Development Platform
* [andrejbauer / Homotopy](https://github.com/andrejbauer/Homotopy):Homotopy theory in Coq.
