

================================================================
== Vivado HLS Report for 'mem'
================================================================
* Date:           Wed Apr 15 01:31:03 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Mem
* Solution:       solution2
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.78|     2.576|        0.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     106|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|      16|      16|    -|
|Multiplexer      |        -|      -|       -|      66|    -|
|Register         |        0|      -|     333|     128|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     349|     316|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |   Module  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |saved_U  |mem_saved  |        0|  16|  16|    0|   128|    8|     1|         1024|
    +---------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |           |        0|  16|  16|    0|   128|    8|     1|         1024|
    +---------+-----------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |temp2_1_fu_136_p2                  |     +    |      0|  0|  15|           8|           1|
    |temp_1_fu_160_p2                   |     +    |      0|  0|  15|           8|           1|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_137                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_142                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_226                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_280                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_283                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_288                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_293                   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op58_store_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op69_store_state4     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln17_1_fu_124_p2              |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln17_fu_115_p2                |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln20_fu_148_p2                |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln39_fu_165_p2                |   icmp   |      0|  0|  11|           8|           8|
    |or_ln17_fu_130_p2                  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 106|          63|          43|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |out_r       |  33|          6|    8|         48|
    |saved_d1    |  15|          3|    8|         24|
    |store       |   9|          2|    8|         16|
    |tempOutVal  |   9|          2|    8|         16|
    +------------+----+-----------+-----+-----------+
    |Total       |  66|         13|   32|        104|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |addr_read_reg_218        |   7|   0|    7|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |icmp_ln20_reg_247        |   1|   0|    1|          0|
    |icmp_ln39_reg_256        |   1|   0|    1|          0|
    |or_ln17_reg_238          |   1|   0|    1|          0|
    |prevAddr                 |   7|   0|    7|          0|
    |re_read_reg_210          |   1|   0|    1|          0|
    |saved_addr_reg_227       |   7|   0|    7|          0|
    |store                    |   8|   0|    8|          0|
    |temp2_1_reg_242          |   8|   0|    8|          0|
    |tempOutAddr              |   7|   0|    7|          0|
    |tempOutVal               |   8|   0|    8|          0|
    |temp_1_reg_251           |   8|   0|    8|          0|
    |temp_reg_233             |   8|   0|    8|          0|
    |we_read_reg_214          |   1|   0|    1|          0|
    |addr_read_reg_218        |  64|  32|    7|          0|
    |re_read_reg_210          |  64|  32|    1|          0|
    |saved_addr_reg_227       |  64|  32|    7|          0|
    |we_read_reg_214          |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 333| 128|   93|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |      mem     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |      mem     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |      mem     | return value |
|ap_done       | out |    1| ap_ctrl_hs |      mem     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |      mem     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |      mem     | return value |
|addr          |  in |    7|   ap_none  |     addr     |    scalar    |
|we            |  in |    1|   ap_none  |      we      |    scalar    |
|re            |  in |    1|   ap_none  |      re      |    scalar    |
|out_r         | out |    8|   ap_vld   |     out_r    |    pointer   |
|out_r_ap_vld  | out |    1|   ap_vld   |     out_r    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

