{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 15:00:48 2011 " "Info: Processing started: Thu May 26 15:00:48 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ula -c ula --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ula -c ula --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "b\[0\] s\[3\] 18.901 ns Longest " "Info: Longest tpd from source pin \"b\[0\]\" to destination pin \"s\[3\]\" is 18.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns b\[0\] 1 PIN PIN_AD12 5 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD12; Fanout = 5; PIN Node = 'b\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "ula.vhd" "" { Text "E:/UFPEL/Monitoria/Exemplos TD/ULA/ula.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.345 ns) + CELL(0.419 ns) 7.614 ns soma_sub:Soma\|full_adder:Full1\|c_out~1 2 COMB LCCOMB_X32_Y34_N6 2 " "Info: 2: + IC(6.345 ns) + CELL(0.419 ns) = 7.614 ns; Loc. = LCCOMB_X32_Y34_N6; Fanout = 2; COMB Node = 'soma_sub:Soma\|full_adder:Full1\|c_out~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.764 ns" { b[0] soma_sub:Soma|full_adder:Full1|c_out~1 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "E:/UFPEL/Monitoria/Exemplos TD/ULA/full_adder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.438 ns) 8.326 ns soma_sub:Soma\|full_adder:Full2\|s 3 COMB LCCOMB_X32_Y34_N8 1 " "Info: 3: + IC(0.274 ns) + CELL(0.438 ns) = 8.326 ns; Loc. = LCCOMB_X32_Y34_N8; Fanout = 1; COMB Node = 'soma_sub:Soma\|full_adder:Full2\|s'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { soma_sub:Soma|full_adder:Full1|c_out~1 soma_sub:Soma|full_adder:Full2|s } "NODE_NAME" } } { "full_adder.vhd" "" { Text "E:/UFPEL/Monitoria/Exemplos TD/ULA/full_adder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.438 ns) 9.677 ns mult81:Multiplexador\|Mux2~2 4 COMB LCCOMB_X32_Y31_N8 1 " "Info: 4: + IC(0.913 ns) + CELL(0.438 ns) = 9.677 ns; Loc. = LCCOMB_X32_Y31_N8; Fanout = 1; COMB Node = 'mult81:Multiplexador\|Mux2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { soma_sub:Soma|full_adder:Full2|s mult81:Multiplexador|Mux2~2 } "NODE_NAME" } } { "mult81.vhd" "" { Text "E:/UFPEL/Monitoria/Exemplos TD/ULA/mult81.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.438 ns) 10.881 ns mult81:Multiplexador\|Mux2~3 5 COMB LCCOMB_X32_Y34_N18 8 " "Info: 5: + IC(0.766 ns) + CELL(0.438 ns) = 10.881 ns; Loc. = LCCOMB_X32_Y34_N18; Fanout = 8; COMB Node = 'mult81:Multiplexador\|Mux2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { mult81:Multiplexador|Mux2~2 mult81:Multiplexador|Mux2~3 } "NODE_NAME" } } { "mult81.vhd" "" { Text "E:/UFPEL/Monitoria/Exemplos TD/ULA/mult81.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.275 ns) 12.679 ns seg7:Display\|Mux3~0 6 COMB LCCOMB_X42_Y32_N22 1 " "Info: 6: + IC(1.523 ns) + CELL(0.275 ns) = 12.679 ns; Loc. = LCCOMB_X42_Y32_N22; Fanout = 1; COMB Node = 'seg7:Display\|Mux3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { mult81:Multiplexador|Mux2~3 seg7:Display|Mux3~0 } "NODE_NAME" } } { "seg7.vhd" "" { Text "E:/UFPEL/Monitoria/Exemplos TD/ULA/seg7.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.560 ns) + CELL(2.662 ns) 18.901 ns s\[3\] 7 PIN PIN_AD25 0 " "Info: 7: + IC(3.560 ns) + CELL(2.662 ns) = 18.901 ns; Loc. = PIN_AD25; Fanout = 0; PIN Node = 's\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.222 ns" { seg7:Display|Mux3~0 s[3] } "NODE_NAME" } } { "ula.vhd" "" { Text "E:/UFPEL/Monitoria/Exemplos TD/ULA/ula.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.520 ns ( 29.20 % ) " "Info: Total cell delay = 5.520 ns ( 29.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.381 ns ( 70.80 % ) " "Info: Total interconnect delay = 13.381 ns ( 70.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.901 ns" { b[0] soma_sub:Soma|full_adder:Full1|c_out~1 soma_sub:Soma|full_adder:Full2|s mult81:Multiplexador|Mux2~2 mult81:Multiplexador|Mux2~3 seg7:Display|Mux3~0 s[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.901 ns" { b[0] {} b[0]~combout {} soma_sub:Soma|full_adder:Full1|c_out~1 {} soma_sub:Soma|full_adder:Full2|s {} mult81:Multiplexador|Mux2~2 {} mult81:Multiplexador|Mux2~3 {} seg7:Display|Mux3~0 {} s[3] {} } { 0.000ns 0.000ns 6.345ns 0.274ns 0.913ns 0.766ns 1.523ns 3.560ns } { 0.000ns 0.850ns 0.419ns 0.438ns 0.438ns 0.438ns 0.275ns 2.662ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 26 15:00:49 2011 " "Info: Processing ended: Thu May 26 15:00:49 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
