module testeVGA(
	input wire clk,
	output reg [8:0] RGB,
	output wire hsync,
	output wire vsync
);

reg [8:0] color; 
wire active_area;
wire out_clk;

always @(posedge clk) begin
	if(active_area) begin
		color <= 9'b110001101;
	end
end

always @ (negedge clk) begin
	if(active_area) begin
		RGB <= color;
	end
end

frequency_divisor #(.WIDTH(3),.N(2))
frequency_divisor_inst
(
	.clk(clk) ,	         // input  clk_sig
	.reset(reset) ,	   // input  reset_sig
	.out_clk(out_clk)    // output  out_clk_sig
);


VGA_sync VGA_sync_inst
(
	.clock(out_clk) ,	   				// input  clock_sig
	.reset(reset) ,	   				// input  reset_sig
	.hsync(hsync) ,	   				// output  hsync_sig
	.vsync(vsync) ,	   				// output  vsync_sig
	.video_enable(active_area) ,	   // output  video_enable_sig
	.pixel_x() ,					      // output [9:0] pixel_x_sig
	.pixel_y() 					         // output [9:0] pixel_y_sig
);

endmodule