$date
	Sat Feb 16 19:17:50 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module testbench $end
$var wire 1 ! invertor_out $end
$var wire 1 " clk1 $end
$var reg 1 # clk $end
$scope module pset00_invertor $end
$var wire 1 # in $end
$var wire 1 ! out $end
$upscope $end
$scope module pset00_test $end
$var wire 1 # in $end
$var wire 1 " out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
1!
$end
#10
0!
1"
1#
#20
1!
0"
0#
#30
0!
1"
1#
#40
1!
0"
0#
#50
0!
1"
1#
#60
1!
0"
0#
#70
0!
1"
1#
#80
1!
0"
0#
#90
0!
1"
1#
#100
1!
0"
0#
