# RISC-V Instruction Encoding

## Instruction 1
**Code:** `addi sp, sp, -16`  
**Opcode (ADDI):** `0010011`  
**Immediate:** `-16 = 1111111111110000 (12 bits)`  
**Registers:** `sp (rd) = 00010, sp (rs1) = 00010`  

| imm[11:0]       | rs1   | funct3 | rd    | opcode  |  
|------------------|-------|--------|-------|---------|  
| 1111111110000    | 00010 | 000    | 00010 | 0010011 |

## Instruction 2
**Code:** `sd ra, 8(sp)`  
**Opcode (SD):** `0100111`  
**Immediate:** `8 (split: imm[11:5] = 0000000, imm[4:0] = 01000)`  
**Registers:** `ra (rs2) = 00001, sp (rs1) = 00010`  

| imm[11:5] | rs2   | rs1   | funct3 | imm[4:0] | opcode  |  
|-----------|-------|-------|--------|----------|---------|  
| 0000000   | 00001 | 00010 | 011    | 01000    | 0100111 |

## Instruction 3
**Code:** `jal ra, 10448`  
**Opcode (JAL):** `1101111`  
**Immediate:** `10448 (split: imm[20|10:1|11|19:12] = 0000|1010000000|0|1010)`  
**Register:** `ra (rd) = 00001`  

| imm[20] | imm[10:1]   | imm[11] | imm[19:12] | rd    | opcode  |  
|---------|-------------|---------|------------|-------|---------|  
| 0       | 1010000000  | 0       | 1010       | 00001 | 1101111 |

## Instruction 4
**Code:** `ld ra, 24(sp)`  
**Opcode (LD):** `0000011`  
**Immediate:** `24 = 000000011000`  
**Registers:** `ra (rd) = 00001, sp (rs1) = 00010`  

| imm[11:0]       | rs1   | funct3 | rd    | opcode  |  
|------------------|-------|--------|-------|---------|  
| 000000011000     | 00010 | 011    | 00001 | 0000011 |

## Instruction 5
**Code:** `lw a1, 8(sp)`  
**Opcode (LW):** `0000011`  
**Immediate:** `8 = 00000001000`  
**Registers:** `a1 (rd) = 01011, sp (rs1) = 00010`  

| imm[11:0]       | rs1   | funct3 | rd    | opcode  |  
|------------------|-------|--------|-------|---------|  
| 00000001000      | 00010 | 010    | 01011 | 0000011 |

## Instruction 6
**Code:** `li a0, 0`  
**Opcode (ADDI):** `0010011`  
**Immediate:** `0 = 000000000000`  
**Registers:** `a0 (rd) = 01010, x0 (rs1) = 00000`  

| imm[11:0]       | rs1   | funct3 | rd    | opcode  |  
|------------------|-------|--------|-------|---------|  
| 000000000000     | 00000 | 000    | 01010 | 0010011 |

## Instruction 7
**Code:** `addi a1, a1, -8`  
**Opcode (ADDI):** `0010011`  
**Immediate:** `-8 = 1111111111101000`  
**Registers:** `a1 (rd) = 01011, a1 (rs1) = 01011`  

| imm[11:0]       | rs1   | funct3 | rd    | opcode  |  
|------------------|-------|--------|-------|---------|  
| 1111111101000    | 01011 | 000    | 01011 | 0010011 |

## Instruction 8
**Code:** `sd a1, 16(sp)`  
**Opcode (SD):** `0100111`  
**Immediate:** `16 = 000000010000`  
**Registers:** `a1 (rs2) = 01011, sp (rs1) = 00010`  

| imm[11:5] | rs2   | rs1   | funct3 | imm[4:0] | opcode  |  
|-----------|-------|-------|--------|----------|---------|  
| 0000000   | 01011 | 00010 | 011    | 01000    | 0100111 |

## Instruction 9
**Code:** `jal ra, 10100`  
**Opcode (JAL):** `1101111`  
**Immediate:** `10100 (split: imm[20|10:1|11|19:12] = 0000|0101000000|0|0101)`  
**Register:** `ra (rd) = 00001`  

| imm[20] | imm[10:1]   | imm[11] | imm[19:12] | rd    | opcode  |  
|---------|-------------|---------|------------|-------|---------|  
| 0       | 0101000000  | 0       | 0101       | 00001 | 1101111 |

## Instruction 10
**Code:** `ld a2, 8(sp)`  
**Opcode (LD):** `0000011`  
**Immediate:** `8 = 00000001000`  
**Registers:** `a2 (rd) = 00010, sp (rs1) = 00010`  

| imm[11:0]       | rs1   | funct3 | rd    | opcode  |  
|------------------|-------|--------|-------|---------|  
| 00000001000      | 00010 | 011    | 00010 | 0000011 |

## Instruction 11
**Code:** `add a3, a2, a1`  
**Opcode (ADD):** `0110011`  
**Registers:** `a3 (rd) = 00011, a2 (rs1) = 00010, a1 (rs2) = 01011`  

| funct7 | rs2   | rs1   | funct3 | rd    | opcode  |  
|--------|-------|-------|--------|-------|---------|  
| 0000000| 01011 | 00010 | 000    | 00011 | 0110011 |

## Instruction 12
**Code:** `sw a3, 12(sp)`  
**Opcode (SW):** `0100011`  
**Immediate:** `12 = 00000001100`  
**Registers:** `a3 (rs2) = 00011, sp (rs1) = 00010`  

| imm[11:5] | rs2   | rs1   | funct3 | imm[4:0] | opcode  |  
|-----------|-------|-------|--------|----------|---------|  
| 0000000   | 00011 | 00010 | 010    | 01100    | 0100011 |

## Instruction 13
**Code:** `li t0, 100`  
**Opcode (ADDI):** `0010011`  
**Immediate:** `100 = 0000001100100`  
**Registers:** `t0 (rd) = 01000, x0 (rs1) = 00000`  

| imm[11:0]       | rs1   | funct3 | rd    | opcode  |  
|------------------|-------|--------|-------|---------|  
| 0000001100100    | 00000 | 000    | 01000 | 0010011 |

## Instruction 14
**Code:** `beq t0, a3, 24`  
**Opcode (BEQ):** `1100011`  
**Immediate:** `24 = 000000011000`  
**Registers:** `t0 (rs1) = 01000, a3 (rs2) = 00011`  

| imm[12|10:5] | rs2 | rs1 | funct3 | imm[4:1|11] | opcode  |
|--------------|-----|-----|--------|---------|---------|
| 0|0000000 | 00011 | 01000 | 000 | 0110|0 | 1100011 |

## Instruction 15
**Code:** `jal x0, -4`  
**Opcode (JAL):** `1101111`  
| imm[20] | imm[10:1] | imm[11] | imm[19:12] | rd | opcode |  
|---------|-------------|---------|------------|----|---------|  
| 1       | 111111110 | 1 | 111 | 00000 | 1101111 |
