#--  Synopsys, Inc.
#--  Version V-2023.09X
#--  Project file /home/dev/Dev/elastix_gemm/gemm/build/results/ace/impl_1/syn/rev_acx/scratchproject.prs

#project files
add_file -verilog -vlog_std sysv "/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/device_models/AC7t1500_synplify.sv"
add_file -verilog "/home/dev/Dev/elastix_gemm/gemm/src/rtl/default_nettype.v"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/include/gemm_pkg.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/reset_processor_v2.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/shift_reg.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/reg_control_block.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/nap_initiator_wrapper.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/nap_responder_wrapper.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/cmd_fifo.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_bram_dual_read.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/gfp8_bcv_controller.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/gfp8_nv_dot.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/gfp8_group_dot_mlp.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/gfp8_to_fp16.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/compute_engine_modular.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_bram.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/csr_to_fifo_bridge.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/irq_gen.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/flr_responder.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/acx_device_manager.sv"
add_file -verilog -vlog_std sysv "/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv"
add_file -fpga_constraint "/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/device_models/AC7t1500_synplify.fdc"
add_file -constraint "/home/dev/Dev/elastix_gemm/gemm/src/constraints/synplify_constraints.sdc"
add_file -fpga_constraint "/home/dev/Dev/elastix_gemm/gemm/src/constraints/synplify_constraints.fdc"
add_file -constraint "/home/dev/Dev/elastix_gemm/gemm/src/ioring/elastix_gemm_top_ioring.sdc"


#implementation: "rev_acx"
impl -add /home/dev/Dev/elastix_gemm/gemm/build/results/ace/impl_1/syn/rev_acx -type fpga

#
#implementation attributes

set_option -vlog_std sysv
set_option -project_relative_includes 1
set_option -hdl_define -set ACX_USE_SNAPSHOT=1
set_option -include_path {/home/dev/Dev/elastix_gemm/gemm/build/results/ace/impl_1/syn/}
set_option -include_path {/opt/achronix/ACE_10_3_1/Achronix-linux/libraries;/home/dev/Dev/elastix_gemm/gemm/src/include}

#device options
set_option -technology AchronixSpeedster7t
set_option -part AC7t1500
set_option -package F53
set_option -speed_grade C1
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "elastix_gemm_top"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -scm2hydra 0
set_option -scm2hydra_preserve_rtl_sig 1
set_option -hdl_strict_syntax 0

# mapper_without_write_options
set_option -frequency 500
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 1
set_option -write_structural_verilog 0
set_option -write_vhdl 0

# achronix_options
set_option -route_delay_model acx_custom_route_delay_1

# Achronix Speedster7t
set_option -maxfan 200
set_option -rw_check_on_ram 0
set_option -disable_io_insertion 1
set_option -retime_registers_forward 0
set_option -pipe 1
set_option -infer_seqShift 1
set_option -retiming 1
set_option -update_models_cp 0
set_option -run_prop_extract 1
set_option -fix_gated_and_generated_clocks 1
set_option -infer_mlp72 1
set_option -const_mult_threshold 3
set_option -wide_mux_inference 0
set_option -mem_init_file 0

# NFilter
set_option -no_sequential_opt 0

# common_options
set_option -add_dut_hierarchy 0
set_option -prepare_readback 0

# flow_options
set_option -use_unified_compile 0
set_option -slr_aware_debug 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "/home/dev/Dev/elastix_gemm/gemm/build/results/ace/impl_1/syn/rev_acx/elastix_gemm_top_impl_1.vm"
impl -active "rev_acx"
