{
  "module_name": "vmw_pvrdma-abi.h",
  "hash_id": "e5618d10c1ab23809c8913ee447bc03142709323b32d07559d1a19f75083a9fa",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/rdma/vmw_pvrdma-abi.h",
  "human_readable_source": " \n \n\n#ifndef __VMW_PVRDMA_ABI_H__\n#define __VMW_PVRDMA_ABI_H__\n\n#include <linux/types.h>\n\n#define PVRDMA_UVERBS_ABI_VERSION\t3\t\t \n#define PVRDMA_UAR_HANDLE_MASK\t\t0x00FFFFFF\t \n#define PVRDMA_UAR_QP_OFFSET\t\t0\t\t \n#define PVRDMA_UAR_QP_SEND\t\t(1 << 30)\t \n#define PVRDMA_UAR_QP_RECV\t\t(1 << 31)\t \n#define PVRDMA_UAR_CQ_OFFSET\t\t4\t\t \n#define PVRDMA_UAR_CQ_ARM_SOL\t\t(1 << 29)\t \n#define PVRDMA_UAR_CQ_ARM\t\t(1 << 30)\t \n#define PVRDMA_UAR_CQ_POLL\t\t(1 << 31)\t \n#define PVRDMA_UAR_SRQ_OFFSET\t\t8\t\t \n#define PVRDMA_UAR_SRQ_RECV\t\t(1 << 30)\t \n\nenum pvrdma_wr_opcode {\n\tPVRDMA_WR_RDMA_WRITE,\n\tPVRDMA_WR_RDMA_WRITE_WITH_IMM,\n\tPVRDMA_WR_SEND,\n\tPVRDMA_WR_SEND_WITH_IMM,\n\tPVRDMA_WR_RDMA_READ,\n\tPVRDMA_WR_ATOMIC_CMP_AND_SWP,\n\tPVRDMA_WR_ATOMIC_FETCH_AND_ADD,\n\tPVRDMA_WR_LSO,\n\tPVRDMA_WR_SEND_WITH_INV,\n\tPVRDMA_WR_RDMA_READ_WITH_INV,\n\tPVRDMA_WR_LOCAL_INV,\n\tPVRDMA_WR_FAST_REG_MR,\n\tPVRDMA_WR_MASKED_ATOMIC_CMP_AND_SWP,\n\tPVRDMA_WR_MASKED_ATOMIC_FETCH_AND_ADD,\n\tPVRDMA_WR_BIND_MW,\n\tPVRDMA_WR_REG_SIG_MR,\n\tPVRDMA_WR_ERROR,\n};\n\nenum pvrdma_wc_status {\n\tPVRDMA_WC_SUCCESS,\n\tPVRDMA_WC_LOC_LEN_ERR,\n\tPVRDMA_WC_LOC_QP_OP_ERR,\n\tPVRDMA_WC_LOC_EEC_OP_ERR,\n\tPVRDMA_WC_LOC_PROT_ERR,\n\tPVRDMA_WC_WR_FLUSH_ERR,\n\tPVRDMA_WC_MW_BIND_ERR,\n\tPVRDMA_WC_BAD_RESP_ERR,\n\tPVRDMA_WC_LOC_ACCESS_ERR,\n\tPVRDMA_WC_REM_INV_REQ_ERR,\n\tPVRDMA_WC_REM_ACCESS_ERR,\n\tPVRDMA_WC_REM_OP_ERR,\n\tPVRDMA_WC_RETRY_EXC_ERR,\n\tPVRDMA_WC_RNR_RETRY_EXC_ERR,\n\tPVRDMA_WC_LOC_RDD_VIOL_ERR,\n\tPVRDMA_WC_REM_INV_RD_REQ_ERR,\n\tPVRDMA_WC_REM_ABORT_ERR,\n\tPVRDMA_WC_INV_EECN_ERR,\n\tPVRDMA_WC_INV_EEC_STATE_ERR,\n\tPVRDMA_WC_FATAL_ERR,\n\tPVRDMA_WC_RESP_TIMEOUT_ERR,\n\tPVRDMA_WC_GENERAL_ERR,\n};\n\nenum pvrdma_wc_opcode {\n\tPVRDMA_WC_SEND,\n\tPVRDMA_WC_RDMA_WRITE,\n\tPVRDMA_WC_RDMA_READ,\n\tPVRDMA_WC_COMP_SWAP,\n\tPVRDMA_WC_FETCH_ADD,\n\tPVRDMA_WC_BIND_MW,\n\tPVRDMA_WC_LSO,\n\tPVRDMA_WC_LOCAL_INV,\n\tPVRDMA_WC_FAST_REG_MR,\n\tPVRDMA_WC_MASKED_COMP_SWAP,\n\tPVRDMA_WC_MASKED_FETCH_ADD,\n\tPVRDMA_WC_RECV = 1 << 7,\n\tPVRDMA_WC_RECV_RDMA_WITH_IMM,\n};\n\nenum pvrdma_wc_flags {\n\tPVRDMA_WC_GRH\t\t\t= 1 << 0,\n\tPVRDMA_WC_WITH_IMM\t\t= 1 << 1,\n\tPVRDMA_WC_WITH_INVALIDATE\t= 1 << 2,\n\tPVRDMA_WC_IP_CSUM_OK\t\t= 1 << 3,\n\tPVRDMA_WC_WITH_SMAC\t\t= 1 << 4,\n\tPVRDMA_WC_WITH_VLAN\t\t= 1 << 5,\n\tPVRDMA_WC_WITH_NETWORK_HDR_TYPE\t= 1 << 6,\n\tPVRDMA_WC_FLAGS_MAX\t\t= PVRDMA_WC_WITH_NETWORK_HDR_TYPE,\n};\n\nenum pvrdma_network_type {\n\tPVRDMA_NETWORK_IB,\n\tPVRDMA_NETWORK_ROCE_V1 = PVRDMA_NETWORK_IB,\n\tPVRDMA_NETWORK_IPV4,\n\tPVRDMA_NETWORK_IPV6\n};\n\nstruct pvrdma_alloc_ucontext_resp {\n\t__u32 qp_tab_size;\n\t__u32 reserved;\n};\n\nstruct pvrdma_alloc_pd_resp {\n\t__u32 pdn;\n\t__u32 reserved;\n};\n\nstruct pvrdma_create_cq {\n\t__aligned_u64 buf_addr;\n\t__u32 buf_size;\n\t__u32 reserved;\n};\n\nstruct pvrdma_create_cq_resp {\n\t__u32 cqn;\n\t__u32 reserved;\n};\n\nstruct pvrdma_resize_cq {\n\t__aligned_u64 buf_addr;\n\t__u32 buf_size;\n\t__u32 reserved;\n};\n\nstruct pvrdma_create_srq {\n\t__aligned_u64 buf_addr;\n\t__u32 buf_size;\n\t__u32 reserved;\n};\n\nstruct pvrdma_create_srq_resp {\n\t__u32 srqn;\n\t__u32 reserved;\n};\n\nstruct pvrdma_create_qp {\n\t__aligned_u64 rbuf_addr;\n\t__aligned_u64 sbuf_addr;\n\t__u32 rbuf_size;\n\t__u32 sbuf_size;\n\t__aligned_u64 qp_addr;\n};\n\nstruct pvrdma_create_qp_resp {\n\t__u32 qpn;\n\t__u32 qp_handle;\n};\n\n \nstruct pvrdma_ex_cmp_swap {\n\t__aligned_u64 swap_val;\n\t__aligned_u64 compare_val;\n\t__aligned_u64 swap_mask;\n\t__aligned_u64 compare_mask;\n};\n\n \nstruct pvrdma_ex_fetch_add {\n\t__aligned_u64 add_val;\n\t__aligned_u64 field_boundary;\n};\n\n \nstruct pvrdma_av {\n\t__u32 port_pd;\n\t__u32 sl_tclass_flowlabel;\n\t__u8 dgid[16];\n\t__u8 src_path_bits;\n\t__u8 gid_index;\n\t__u8 stat_rate;\n\t__u8 hop_limit;\n\t__u8 dmac[6];\n\t__u8 reserved[6];\n};\n\n \nstruct pvrdma_sge {\n\t__aligned_u64 addr;\n\t__u32   length;\n\t__u32   lkey;\n};\n\n \nstruct pvrdma_rq_wqe_hdr {\n\t__aligned_u64 wr_id;\t\t \n\t__u32 num_sge;\t\t \n\t__u32 total_len;\t \n};\n \n\n \nstruct pvrdma_sq_wqe_hdr {\n\t__aligned_u64 wr_id;\t\t \n\t__u32 num_sge;\t\t \n\t__u32 total_len;\t \n\t__u32 opcode;\t\t \n\t__u32 send_flags;\t \n\tunion {\n\t\t__be32 imm_data;\n\t\t__u32 invalidate_rkey;\n\t} ex;\n\t__u32 reserved;\n\tunion {\n\t\tstruct {\n\t\t\t__aligned_u64 remote_addr;\n\t\t\t__u32 rkey;\n\t\t\t__u8 reserved[4];\n\t\t} rdma;\n\t\tstruct {\n\t\t\t__aligned_u64 remote_addr;\n\t\t\t__aligned_u64 compare_add;\n\t\t\t__aligned_u64 swap;\n\t\t\t__u32 rkey;\n\t\t\t__u32 reserved;\n\t\t} atomic;\n\t\tstruct {\n\t\t\t__aligned_u64 remote_addr;\n\t\t\t__u32 log_arg_sz;\n\t\t\t__u32 rkey;\n\t\t\tunion {\n\t\t\t\tstruct pvrdma_ex_cmp_swap  cmp_swap;\n\t\t\t\tstruct pvrdma_ex_fetch_add fetch_add;\n\t\t\t} wr_data;\n\t\t} masked_atomics;\n\t\tstruct {\n\t\t\t__aligned_u64 iova_start;\n\t\t\t__aligned_u64 pl_pdir_dma;\n\t\t\t__u32 page_shift;\n\t\t\t__u32 page_list_len;\n\t\t\t__u32 length;\n\t\t\t__u32 access_flags;\n\t\t\t__u32 rkey;\n\t\t\t__u32 reserved;\n\t\t} fast_reg;\n\t\tstruct {\n\t\t\t__u32 remote_qpn;\n\t\t\t__u32 remote_qkey;\n\t\t\tstruct pvrdma_av av;\n\t\t} ud;\n\t} wr;\n};\n \n\n \nstruct pvrdma_cqe {\n\t__aligned_u64 wr_id;\n\t__aligned_u64 qp;\n\t__u32 opcode;\n\t__u32 status;\n\t__u32 byte_len;\n\t__be32 imm_data;\n\t__u32 src_qp;\n\t__u32 wc_flags;\n\t__u32 vendor_err;\n\t__u16 pkey_index;\n\t__u16 slid;\n\t__u8 sl;\n\t__u8 dlid_path_bits;\n\t__u8 port_num;\n\t__u8 smac[6];\n\t__u8 network_hdr_type;\n\t__u8 reserved2[6];  \n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}