// commandline options and file lists
// Yipeng Wang
// 10/18/22
// ----------------------------------

// Acceleration options, check doc before using
// -caxl
// +speedup


// overwrite timescale (comment out if you do not want)
-timescale=1n/10p

// SystemVerilog flag, if you are using Systemverilog
// Note that SystemVerilog is back compatable with Verilog
-sverilog


// -y with folder, which contains source files
// -y models2

// -v with Verilog or SystemVerilog files
-sv
//lib1
// List your files here -------------

black.sv
grey.sv
ks_1.sv
ks_2.sv
ks_3.sv
ks_4.sv
ks_5.sv
ks_6.sv
ks_7.sv
ksa_top.sv
pg.sv
tb_adder.sv
