

================================================================
== Vitis HLS Report for 'perfixsum_Pipeline_VITIS_LOOP_15_2'
================================================================
* Date:           Sun Mar 27 23:12:50 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        hls_Perfixsum
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.692 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       36|       36|  0.360 us|  0.360 us|   36|   36|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_2  |       34|       34|         5|          1|          1|    31|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    224|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     386|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     386|    342|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln15_1_fu_225_p2  |         +|   0|  0|  14|           7|           2|
    |add_ln15_2_fu_245_p2  |         +|   0|  0|  14|           7|           2|
    |add_ln15_3_fu_194_p2  |         +|   0|  0|  14|           7|           3|
    |add_ln15_fu_205_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln18_1_fu_274_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln18_2_fu_280_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln18_3_fu_285_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln18_fu_268_p2    |         +|   0|  0|  39|          32|          32|
    |icmp_ln15_fu_188_p2   |      icmp|   0|  0|  10|           7|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 224|         164|         141|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1_0_load              |   9|          2|    7|         14|
    |ap_sig_allocacmp_store_forwarded_0_load  |   9|          2|   32|         64|
    |i_1_0_fu_46                              |   9|          2|    7|         14|
    |store_forwarded_0_fu_50                  |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  54|         12|   80|        160|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln18_1_reg_365                 |  32|   0|   32|          0|
    |add_ln18_3_reg_381                 |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |i_1_0_fu_46                        |   7|   0|    7|          0|
    |i_1_0_load_reg_309                 |   7|   0|    7|          0|
    |icmp_ln15_reg_326                  |   1|   0|    1|          0|
    |local_in_0_load_2_reg_376          |  32|   0|   32|          0|
    |local_in_1_load_1_reg_371          |  32|   0|   32|          0|
    |local_in_1_load_reg_330            |  32|   0|   32|          0|
    |store_forwarded_0_fu_50            |  32|   0|   32|          0|
    |zext_ln18_1_reg_335                |   6|   0|   64|         58|
    |zext_ln18_1_reg_335_pp0_iter2_reg  |   6|   0|   64|         58|
    |zext_ln18_2_reg_345                |   6|   0|   64|         58|
    |zext_ln18_2_reg_345_pp0_iter2_reg  |   6|   0|   64|         58|
    |zext_ln18_3_reg_355                |   6|   0|   64|         58|
    |zext_ln18_reg_316                  |   6|   0|   64|         58|
    |zext_ln18_reg_316_pp0_iter1_reg    |   6|   0|   64|         58|
    |icmp_ln15_reg_326                  |  64|  32|    1|          0|
    |zext_ln18_3_reg_355                |  64|  32|   64|         58|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 386|  64|  729|        464|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  perfixsum_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  perfixsum_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  perfixsum_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  perfixsum_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  perfixsum_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  perfixsum_Pipeline_VITIS_LOOP_15_2|  return value|
|local_in_0_load       |   in|   32|     ap_none|                     local_in_0_load|        scalar|
|local_in_1_address0   |  out|    6|   ap_memory|                          local_in_1|         array|
|local_in_1_ce0        |  out|    1|   ap_memory|                          local_in_1|         array|
|local_in_1_q0         |   in|   32|   ap_memory|                          local_in_1|         array|
|local_in_1_address1   |  out|    6|   ap_memory|                          local_in_1|         array|
|local_in_1_ce1        |  out|    1|   ap_memory|                          local_in_1|         array|
|local_in_1_q1         |   in|   32|   ap_memory|                          local_in_1|         array|
|local_out_1_address0  |  out|    6|   ap_memory|                         local_out_1|         array|
|local_out_1_ce0       |  out|    1|   ap_memory|                         local_out_1|         array|
|local_out_1_we0       |  out|    1|   ap_memory|                         local_out_1|         array|
|local_out_1_d0        |  out|   32|   ap_memory|                         local_out_1|         array|
|local_out_1_address1  |  out|    6|   ap_memory|                         local_out_1|         array|
|local_out_1_ce1       |  out|    1|   ap_memory|                         local_out_1|         array|
|local_out_1_we1       |  out|    1|   ap_memory|                         local_out_1|         array|
|local_out_1_d1        |  out|   32|   ap_memory|                         local_out_1|         array|
|local_in_0_address0   |  out|    6|   ap_memory|                          local_in_0|         array|
|local_in_0_ce0        |  out|    1|   ap_memory|                          local_in_0|         array|
|local_in_0_q0         |   in|   32|   ap_memory|                          local_in_0|         array|
|local_in_0_address1   |  out|    6|   ap_memory|                          local_in_0|         array|
|local_in_0_ce1        |  out|    1|   ap_memory|                          local_in_0|         array|
|local_in_0_q1         |   in|   32|   ap_memory|                          local_in_0|         array|
|local_out_0_address0  |  out|    6|   ap_memory|                         local_out_0|         array|
|local_out_0_ce0       |  out|    1|   ap_memory|                         local_out_0|         array|
|local_out_0_we0       |  out|    1|   ap_memory|                         local_out_0|         array|
|local_out_0_d0        |  out|   32|   ap_memory|                         local_out_0|         array|
|local_out_0_address1  |  out|    6|   ap_memory|                         local_out_0|         array|
|local_out_0_ce1       |  out|    1|   ap_memory|                         local_out_0|         array|
|local_out_0_we1       |  out|    1|   ap_memory|                         local_out_0|         array|
|local_out_0_d1        |  out|   32|   ap_memory|                         local_out_0|         array|
+----------------------+-----+-----+------------+------------------------------------+--------------+

