<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/GlobalISel/Utils.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">11.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li><li class="navelem"><a class="el" href="dir_acf95d48488878a56d51b126ec99551e.html">GlobalISel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">Utils.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="llvm_2CodeGen_2GlobalISel_2Utils_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//==-- llvm/CodeGen/GlobalISel/Utils.h ---------------------------*- C++ -*-==//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file This file declares the API of helper functions used throughout the</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// GlobalISel pipeline.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_CODEGEN_GLOBALISEL_UTILS_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_CODEGEN_GLOBALISEL_UTILS_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringRef_8h.html">llvm/ADT/StringRef.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Register_8h.html">llvm/CodeGen/Register.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Alignment_8h.html">llvm/Support/Alignment.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LowLevelTypeImpl_8h.html">llvm/Support/LowLevelTypeImpl.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineValueType_8h.html">llvm/Support/MachineValueType.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">class </span>AnalysisUsage;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">class </span>MachineFunction;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">class </span>MachineInstr;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">class </span>MachineOperand;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">class </span>MachineOptimizationRemarkEmitter;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">class </span>MachineOptimizationRemarkMissed;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">struct </span>MachinePointerInfo;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">class </span>MachineRegisterInfo;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">class </span>MCInstrDesc;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">class </span>RegisterBankInfo;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">class </span>TargetInstrInfo;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">class </span>TargetPassConfig;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">class </span>TargetRegisterInfo;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">class </span>TargetRegisterClass;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">class </span>Twine;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">class </span><a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1be4c8da7c68a4c683de1a98b5cc5b9d">ConstantFP</a>;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">class </span><a class="code" href="namespacellvm_1_1lltok.html#af353621f14cb4b4b3af5ffaff84076b1a56697632782c9ab774d6c132a955674a">APFloat</a>;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/// Try to constrain Reg to the specified register class. If this fails,</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/// create a new virtual register in the correct class.</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/// \return The virtual register constrained to the right register class.</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"></span><a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> <a class="code" href="namespacellvm.html#ac06bed7d7565bb91ece6aff506ac0adc">constrainRegToClass</a>(MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                             <span class="keyword">const</span> TargetInstrInfo &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                             <span class="keyword">const</span> RegisterBankInfo &amp;RBI, <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                             <span class="keyword">const</span> TargetRegisterClass &amp;RegClass);</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/// Constrain the Register operand OpIdx, so that it is now constrained to the</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/// TargetRegisterClass passed as an argument (RegClass).</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/// If this fails, create a new virtual register in the correct class and</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/// insert a COPY before \p InsertPt if it is a use or after if it is a</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/// definition. The debug location of \p InsertPt is used for the new copy.</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/// \return The virtual register constrained to the right register class.</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"></span><a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> <a class="code" href="namespacellvm.html#a95e3bb0168b5edf04864ac7d894fc5df">constrainOperandRegClass</a>(<span class="keyword">const</span> MachineFunction &amp;MF,</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                                  <span class="keyword">const</span> TargetRegisterInfo &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                  MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                  <span class="keyword">const</span> TargetInstrInfo &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                  <span class="keyword">const</span> RegisterBankInfo &amp;RBI,</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                  MachineInstr &amp;InsertPt,</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                                  <span class="keyword">const</span> TargetRegisterClass &amp;RegClass,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                  <span class="keyword">const</span> MachineOperand &amp;RegMO);</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/// Try to constrain Reg so that it is usable by argument OpIdx of the</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/// provided MCInstrDesc \p II. If this fails, create a new virtual</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/// register in the correct class and insert a COPY before \p InsertPt</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/// if it is a use or after if it is a definition.</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/// This is equivalent to constrainOperandRegClass(..., RegClass, ...)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/// with RegClass obtained from the MCInstrDesc. The debug location of \p</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/// InsertPt is used for the new copy.</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/// \return The virtual register constrained to the right register class.</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"></span><a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> <a class="code" href="namespacellvm.html#a95e3bb0168b5edf04864ac7d894fc5df">constrainOperandRegClass</a>(<span class="keyword">const</span> MachineFunction &amp;MF,</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                  <span class="keyword">const</span> TargetRegisterInfo &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                  MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                                  <span class="keyword">const</span> TargetInstrInfo &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                  <span class="keyword">const</span> RegisterBankInfo &amp;RBI,</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                  MachineInstr &amp;InsertPt, <span class="keyword">const</span> MCInstrDesc &amp;II,</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                                  <span class="keyword">const</span> MachineOperand &amp;RegMO, <span class="keywordtype">unsigned</span> OpIdx);</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/// Mutate the newly-selected instruction \p I to constrain its (possibly</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/// generic) virtual register operands to the instruction&#39;s register class.</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/// This could involve inserting COPYs before (for uses) or after (for defs).</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/// This requires the number of operands to match the instruction description.</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/// \returns whether operand regclass constraining succeeded.</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"></span><span class="comment">// FIXME: Not all instructions have the same number of operands. We should</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">// probably expose a constrain helper per operand and let the target selector</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">// constrain individual registers, like fast-isel.</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(MachineInstr &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                      <span class="keyword">const</span> TargetInstrInfo &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                                      <span class="keyword">const</span> TargetRegisterInfo &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                      <span class="keyword">const</span> RegisterBankInfo &amp;RBI);</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/// Check if DstReg can be replaced with SrcReg depending on the register</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/// constraints.</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a708b9606a37961be41adad607c81c532">canReplaceReg</a>(<a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> DstReg, <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> SrcReg, MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/// Check whether an instruction \p MI is dead: it only defines dead virtual</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/// registers, and doesn&#39;t have other side effects.</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#afedd87a64c9da5f553e2d290d8cfb110">isTriviallyDead</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/// Report an ISel error as a missed optimization remark to the LLVMContext&#39;s</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/// diagnostic stream.  Set the FailedISel MachineFunction property.</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a7b804856a2e313abeef6f32c3c6f61eb">reportGISelFailure</a>(MachineFunction &amp;MF, <span class="keyword">const</span> TargetPassConfig &amp;TPC,</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                        MachineOptimizationRemarkEmitter &amp;<a class="code" href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a>,</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                        MachineOptimizationRemarkMissed &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>);</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; </div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a7b804856a2e313abeef6f32c3c6f61eb">reportGISelFailure</a>(MachineFunction &amp;MF, <span class="keyword">const</span> TargetPassConfig &amp;TPC,</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                        MachineOptimizationRemarkEmitter &amp;<a class="code" href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a>,</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                        <span class="keyword">const</span> <span class="keywordtype">char</span> *PassName, StringRef Msg,</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                        <span class="keyword">const</span> MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/// Report an ISel warning as a missed optimization remark to the LLVMContext&#39;s</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/// diagnostic stream.</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#aff9971cf6e5729588fe9a1ee94bb4fce">reportGISelWarning</a>(MachineFunction &amp;MF, <span class="keyword">const</span> TargetPassConfig &amp;TPC,</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                        MachineOptimizationRemarkEmitter &amp;<a class="code" href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a>,</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                        MachineOptimizationRemarkMissed &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>);</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/// If \p VReg is defined by a G_CONSTANT fits in int64_t</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/// returns it.</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"></span>Optional&lt;int64_t&gt; <a class="code" href="namespacellvm.html#adf2cbcb05789d69bd662527a371abfed">getConstantVRegVal</a>(<a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> VReg,</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                     <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);<span class="comment"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/// Simple struct used to hold a constant integer value and a virtual</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/// register.</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="structllvm_1_1ValueAndVReg.html">  130</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1ValueAndVReg.html">ValueAndVReg</a> {</div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="structllvm_1_1ValueAndVReg.html#a87a92b47dfa8c376d9ed6cae8a246355">  131</a></span>&#160;  int64_t <a class="code" href="structllvm_1_1ValueAndVReg.html#a87a92b47dfa8c376d9ed6cae8a246355">Value</a>;</div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="structllvm_1_1ValueAndVReg.html#a92358c176618cb6dfa01f085da26ef2b">  132</a></span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="structllvm_1_1ValueAndVReg.html#a92358c176618cb6dfa01f085da26ef2b">VReg</a>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;};<span class="comment"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/// If \p VReg is defined by a statically evaluable chain of</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/// instructions rooted on a G_F/CONSTANT (\p LookThroughInstrs == true)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/// and that constant fits in int64_t, returns its value as well as the</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/// virtual register defined by this G_F/CONSTANT.</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/// When \p LookThroughInstrs == false this function behaves like</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/// getConstantVRegVal.</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/// When \p HandleFConstants == false the function bails on G_FCONSTANTs.</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Optional.html">Optional&lt;ValueAndVReg&gt;</a></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<a class="code" href="namespacellvm.html#a3e7b8b2fa9f4cea847e88d6ca9685474">getConstantVRegValWithLookThrough</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> VReg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                                  <span class="keywordtype">bool</span> LookThroughInstrs = <span class="keyword">true</span>,</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                                  <span class="keywordtype">bool</span> HandleFConstants = <span class="keyword">true</span>);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantFP.html">ConstantFP</a>* <a class="code" href="namespacellvm.html#a142ad5a592d47e397158243d48668bf4">getConstantFPVRegVal</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> VReg,</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/// See if Reg is defined by an single def instruction that is</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/// Opcode. Also try to do trivial folding if it&#39;s a COPY with</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/// same types. Returns null otherwise.</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm.html#af95c22c2e8039a07181844df4ae2494a">getOpcodeDef</a>(<span class="keywordtype">unsigned</span> Opcode, <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/// Find the def instruction for \p Reg, folding away any trivial copies. Note</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/// it may still return a COPY, if it changes the type. May return nullptr if \p</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/// Reg is not a generic virtual register.</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm.html#a67adf4bb7cd4f714a2b831ca4bb2610f">getDefIgnoringCopies</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/// Find the source register for \p Reg, folding away any trivial copies. It</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/// will be an output register of the instruction that getDefIgnoringCopies</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">/// returns. May return an invalid register if \p Reg is not a generic virtual</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/// register.</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm.html#adb39eef3d8e7cf19a9145c51a5e46253">getSrcRegIgnoringCopies</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/// Returns an APFloat from Val converted to the appropriate size.</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1APFloat.html">APFloat</a> <a class="code" href="namespacellvm.html#abee5a9adb5b8a88c8913aed9c85e5a52">getAPFloatFromSize</a>(<span class="keywordtype">double</span> Val, <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/// Modify analysis usage so it preserves passes required for the SelectionDAG</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/// fallback.</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#aa353f9585311abf1b6f698049f5a29b7">getSelectionDAGFallbackAnalysisUsage</a>(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU);</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160; </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<a class="code" href="classllvm_1_1Optional.html">Optional&lt;APInt&gt;</a> <a class="code" href="namespacellvm.html#accf954acb67e1822bab2d57f665fc367">ConstantFoldBinOp</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> Op1,</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> Op2,</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<a class="code" href="classllvm_1_1Optional.html">Optional&lt;APInt&gt;</a> <a class="code" href="namespacellvm.html#a8c23a79d69d39ac00553d4eee0d44ca0">ConstantFoldExtOp</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> Op1,</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                                  uint64_t Imm, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/// Returns true if \p Val can be assumed to never be a NaN. If \p SNaN is true,</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/// this returns if \p Val can be assumed to never be a signaling NaN.</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a4c88ebe757c51044c4ad4275012e4593">isKnownNeverNaN</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> Val, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                     <span class="keywordtype">bool</span> SNaN = <span class="keyword">false</span>);</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/// Returns true if \p Val can be assumed to never be a signaling NaN.</span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbbab4f4f342da97b2f73b4b1fedc983">  187</a></span>&#160;<span class="comment"></span><span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#acbbab4f4f342da97b2f73b4b1fedc983">isKnownNeverSNaN</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> Val, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a4c88ebe757c51044c4ad4275012e4593">isKnownNeverNaN</a>(Val, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;}</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160; </div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a> <a class="code" href="namespacellvm.html#aff719a7221f395b1b3849c9675ca32dd">inferAlignFromPtrInfo</a>(MachineFunction &amp;MF, <span class="keyword">const</span> MachinePointerInfo &amp;MPO);</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/// Return the least common multiple type of \p Ty0 and \p Ty1, by changing</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/// the number of vector elements or scalar bitwidth. The intent is a</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/// G_MERGE_VALUES can be constructed from \p Ty0 elements, and unmerged into</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">/// \p Ty1.</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"></span>LLT <a class="code" href="namespacellvm.html#ae33c2a492043de67bee6a9947bc51003">getLCMType</a>(LLT Ty0, LLT Ty1);</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/// Return a type that is greatest common divisor of \p OrigTy and \p</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/// TargetTy. This will either change the number of vector elements, or</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/// bitwidth of scalars. The intent is the result type can be used as the</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/// result of a G_UNMERGE_VALUES from \p OrigTy.</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"></span>LLT <a class="code" href="namespacellvm.html#adb74ac5c2f2a45c7247a785f898d4833">getGCDType</a>(LLT OrigTy, LLT TargetTy);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;} <span class="comment">// End namespace llvm.</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="anamespacellvm_1_1lltok_html_af353621f14cb4b4b3af5ffaff84076b1a56697632782c9ab774d6c132a955674a"><div class="ttname"><a href="namespacellvm_1_1lltok.html#af353621f14cb4b4b3af5ffaff84076b1a56697632782c9ab774d6c132a955674a">llvm::lltok::APFloat</a></div><div class="ttdeci">@ APFloat</div><div class="ttdef"><b>Definition:</b> <a href="LLToken_8h_source.html#l00478">LLToken.h:478</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01147">MachineSink.cpp:1147</a></div></div>
<div class="ttc" id="astructllvm_1_1ValueAndVReg_html"><div class="ttname"><a href="structllvm_1_1ValueAndVReg.html">llvm::ValueAndVReg</a></div><div class="ttdoc">Simple struct used to hold a constant integer value and a virtual register.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2CodeGen_2GlobalISel_2Utils_8h_source.html#l00130">Utils.h:130</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_html_abee5a9adb5b8a88c8913aed9c85e5a52"><div class="ttname"><a href="namespacellvm.html#abee5a9adb5b8a88c8913aed9c85e5a52">llvm::getAPFloatFromSize</a></div><div class="ttdeci">APFloat getAPFloatFromSize(double Val, unsigned Size)</div><div class="ttdoc">Returns an APFloat from Val converted to the appropriate size.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00386">Utils.cpp:386</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1be4c8da7c68a4c683de1a98b5cc5b9d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1be4c8da7c68a4c683de1a98b5cc5b9d">llvm::ISD::ConstantFP</a></div><div class="ttdeci">@ ConstantFP</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00070">ISDOpcodes.h:70</a></div></div>
<div class="ttc" id="aStringRef_8h_html"><div class="ttname"><a href="StringRef_8h.html">StringRef.h</a></div></div>
<div class="ttc" id="anamespacellvm_html_adb39eef3d8e7cf19a9145c51a5e46253"><div class="ttname"><a href="namespacellvm.html#adb39eef3d8e7cf19a9145c51a5e46253">llvm::getSrcRegIgnoringCopies</a></div><div class="ttdeci">Register getSrcRegIgnoringCopies(Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Find the source register for Reg, folding away any trivial copies.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00373">Utils.cpp:373</a></div></div>
<div class="ttc" id="aclassllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional</a></div><div class="ttdef"><b>Definition:</b> <a href="Optional_8h_source.html#l00215">Optional.h:215</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa353f9585311abf1b6f698049f5a29b7"><div class="ttname"><a href="namespacellvm.html#aa353f9585311abf1b6f698049f5a29b7">llvm::getSelectionDAGFallbackAnalysisUsage</a></div><div class="ttdeci">void getSelectionDAGFallbackAnalysisUsage(AnalysisUsage &amp;AU)</div><div class="ttdoc">Modify analysis usage so it preserves passes required for the SelectionDAG fallback.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00509">Utils.cpp:509</a></div></div>
<div class="ttc" id="anamespacellvm_html_aff9971cf6e5729588fe9a1ee94bb4fce"><div class="ttname"><a href="namespacellvm.html#aff9971cf6e5729588fe9a1ee94bb4fce">llvm::reportGISelWarning</a></div><div class="ttdeci">void reportGISelWarning(MachineFunction &amp;MF, const TargetPassConfig &amp;TPC, MachineOptimizationRemarkEmitter &amp;MORE, MachineOptimizationRemarkMissed &amp;R)</div><div class="ttdoc">Report an ISel warning as a missed optimization remark to the LLVMContext's diagnostic stream.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00219">Utils.cpp:219</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01148">MachineSink.cpp:1148</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2a0be879cebaa17d623212f729b1d4b1"><div class="ttname"><a href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">llvm::constrainSelectedInstRegOperands</a></div><div class="ttdeci">bool constrainSelectedInstRegOperands(MachineInstr &amp;I, const TargetInstrInfo &amp;TII, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdoc">Mutate the newly-selected instruction I to constrain its (possibly generic) virtual register operands...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00120">Utils.cpp:120</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">llvm::RISCVFenceField::R</a></div><div class="ttdeci">@ R</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00094">RISCVBaseInfo.h:94</a></div></div>
<div class="ttc" id="aMachineValueType_8h_html"><div class="ttname"><a href="MachineValueType_8h.html">MachineValueType.h</a></div></div>
<div class="ttc" id="astructllvm_1_1ValueAndVReg_html_a92358c176618cb6dfa01f085da26ef2b"><div class="ttname"><a href="structllvm_1_1ValueAndVReg.html#a92358c176618cb6dfa01f085da26ef2b">llvm::ValueAndVReg::VReg</a></div><div class="ttdeci">Register VReg</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2CodeGen_2GlobalISel_2Utils_8h_source.html#l00132">Utils.h:132</a></div></div>
<div class="ttc" id="astructllvm_1_1ValueAndVReg_html_a87a92b47dfa8c376d9ed6cae8a246355"><div class="ttname"><a href="structllvm_1_1ValueAndVReg.html#a87a92b47dfa8c376d9ed6cae8a246355">llvm::ValueAndVReg::Value</a></div><div class="ttdeci">int64_t Value</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2CodeGen_2GlobalISel_2Utils_8h_source.html#l00131">Utils.h:131</a></div></div>
<div class="ttc" id="anamespacellvm_html_adb74ac5c2f2a45c7247a785f898d4833"><div class="ttname"><a href="namespacellvm.html#adb74ac5c2f2a45c7247a785f898d4833">llvm::getGCDType</a></div><div class="ttdeci">LLT getGCDType(LLT OrigTy, LLT TargetTy)</div><div class="ttdoc">Return a type that is greatest common divisor of OrigTy and TargetTy.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00544">Utils.cpp:544</a></div></div>
<div class="ttc" id="aclassllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdoc">Represent the analysis usage information of a pass.</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00046">PassAnalysisSupport.h:46</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8c23a79d69d39ac00553d4eee0d44ca0"><div class="ttname"><a href="namespacellvm.html#a8c23a79d69d39ac00553d4eee0d44ca0">llvm::ConstantFoldExtOp</a></div><div class="ttdeci">Optional&lt; APInt &gt; ConstantFoldExtOp(unsigned Opcode, const Register Op1, uint64_t Imm, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00492">Utils.cpp:492</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae33c2a492043de67bee6a9947bc51003"><div class="ttname"><a href="namespacellvm.html#ae33c2a492043de67bee6a9947bc51003">llvm::getLCMType</a></div><div class="ttdeci">LLT getLCMType(LLT Ty0, LLT Ty1)</div><div class="ttdoc">Return the least common multiple type of Ty0 and Ty1, by changing the number of vector elements or sc...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00513">Utils.cpp:513</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3e7b8b2fa9f4cea847e88d6ca9685474"><div class="ttname"><a href="namespacellvm.html#a3e7b8b2fa9f4cea847e88d6ca9685474">llvm::getConstantVRegValWithLookThrough</a></div><div class="ttdeci">Optional&lt; ValueAndVReg &gt; getConstantVRegValWithLookThrough(Register VReg, const MachineRegisterInfo &amp;MRI, bool LookThroughInstrs=true, bool HandleFConstants=true)</div><div class="ttdoc">If VReg is defined by a statically evaluable chain of instructions rooted on a G_F/CONSTANT (LookThro...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00256">Utils.cpp:256</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantFP_html"><div class="ttname"><a href="classllvm_1_1ConstantFP.html">llvm::ConstantFP</a></div><div class="ttdoc">ConstantFP - Floating Point Values [float, double].</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00271">Constants.h:271</a></div></div>
<div class="ttc" id="aMem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="Mem2Reg_8cpp_source.html#l00110">Mem2Reg.cpp:110</a></div></div>
<div class="ttc" id="anamespacellvm_html_af95c22c2e8039a07181844df4ae2494a"><div class="ttname"><a href="namespacellvm.html#af95c22c2e8039a07181844df4ae2494a">llvm::getOpcodeDef</a></div><div class="ttdeci">MachineInstr * getOpcodeDef(unsigned Opcode, Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">See if Reg is defined by an single def instruction that is Opcode.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00380">Utils.cpp:380</a></div></div>
<div class="ttc" id="aLowLevelTypeImpl_8h_html"><div class="ttname"><a href="LowLevelTypeImpl_8h.html">LowLevelTypeImpl.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00699">APFloat.h:699</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00062">MachineInstr.h:64</a></div></div>
<div class="ttc" id="anamespacellvm_html_aff719a7221f395b1b3849c9675ca32dd"><div class="ttname"><a href="namespacellvm.html#aff719a7221f395b1b3849c9675ca32dd">llvm::inferAlignFromPtrInfo</a></div><div class="ttdeci">Align inferAlignFromPtrInfo(MachineFunction &amp;MF, const MachinePointerInfo &amp;MPO)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00480">Utils.cpp:480</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00059">MD5.cpp:59</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key_html_a6b334a5f83504ebc99cc59f4f333ff98"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">llvm::AMDGPU::HSAMD::Kernel::Arg::Key::Align</a></div><div class="ttdeci">constexpr char Align[]</div><div class="ttdoc">Key for Kernel::Arg::Metadata::mAlign.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00165">AMDGPUMetadata.h:165</a></div></div>
<div class="ttc" id="aProfile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="anamespacellvm_html_afedd87a64c9da5f553e2d290d8cfb110"><div class="ttname"><a href="namespacellvm.html#afedd87a64c9da5f553e2d290d8cfb110">llvm::isTriviallyDead</a></div><div class="ttdeci">bool isTriviallyDead(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Check whether an instruction MI is dead: it only defines dead virtual registers, and doesn't have oth...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00181">Utils.cpp:181</a></div></div>
<div class="ttc" id="anamespacellvm_html_ac06bed7d7565bb91ece6aff506ac0adc"><div class="ttname"><a href="namespacellvm.html#ac06bed7d7565bb91ece6aff506ac0adc">llvm::constrainRegToClass</a></div><div class="ttdeci">Register constrainRegToClass(MachineRegisterInfo &amp;MRI, const TargetInstrInfo &amp;TII, const RegisterBankInfo &amp;RBI, Register Reg, const TargetRegisterClass &amp;RegClass)</div><div class="ttdoc">Try to constrain Reg to the specified register class.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00031">Utils.cpp:31</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4c88ebe757c51044c4ad4275012e4593"><div class="ttname"><a href="namespacellvm.html#a4c88ebe757c51044c4ad4275012e4593">llvm::isKnownNeverNaN</a></div><div class="ttdeci">bool isKnownNeverNaN(const Value *V, const TargetLibraryInfo *TLI, unsigned Depth=0)</div><div class="ttdoc">Return true if the floating-point scalar value is not a NaN or if the floating-point vector value has...</div><div class="ttdef"><b>Definition:</b> <a href="ValueTracking_8cpp_source.html#l03508">ValueTracking.cpp:3508</a></div></div>
<div class="ttc" id="aregcomp_8c_html_ace441594c4bd8da94fd64b1c612ca948"><div class="ttname"><a href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a></div><div class="ttdeci">#define MORE()</div><div class="ttdef"><b>Definition:</b> <a href="regcomp_8c_source.html#l00252">regcomp.c:252</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="anamespacellvm_html_adf2cbcb05789d69bd662527a371abfed"><div class="ttname"><a href="namespacellvm.html#adf2cbcb05789d69bd662527a371abfed">llvm::getConstantVRegVal</a></div><div class="ttdeci">Optional&lt; int64_t &gt; getConstantVRegVal(Register VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">If VReg is defined by a G_CONSTANT fits in int64_t returns it.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00245">Utils.cpp:245</a></div></div>
<div class="ttc" id="aAlignment_8h_html"><div class="ttname"><a href="Alignment_8h.html">Alignment.h</a></div></div>
<div class="ttc" id="anamespacellvm_html_a67adf4bb7cd4f714a2b831ca4bb2610f"><div class="ttname"><a href="namespacellvm.html#a67adf4bb7cd4f714a2b831ca4bb2610f">llvm::getDefIgnoringCopies</a></div><div class="ttdeci">MachineInstr * getDefIgnoringCopies(Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Find the def instruction for Reg, folding away any trivial copies.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00366">Utils.cpp:366</a></div></div>
<div class="ttc" id="anamespacellvm_html_a708b9606a37961be41adad607c81c532"><div class="ttname"><a href="namespacellvm.html#a708b9606a37961be41adad607c81c532">llvm::canReplaceReg</a></div><div class="ttdeci">bool canReplaceReg(Register DstReg, Register SrcReg, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Check if DstReg can be replaced with SrcReg depending on the register constraints.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00167">Utils.cpp:167</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbbab4f4f342da97b2f73b4b1fedc983"><div class="ttname"><a href="namespacellvm.html#acbbab4f4f342da97b2f73b4b1fedc983">llvm::isKnownNeverSNaN</a></div><div class="ttdeci">bool isKnownNeverSNaN(Register Val, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Returns true if Val can be assumed to never be a signaling NaN.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2CodeGen_2GlobalISel_2Utils_8h_source.html#l00187">Utils.h:187</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7b804856a2e313abeef6f32c3c6f61eb"><div class="ttname"><a href="namespacellvm.html#a7b804856a2e313abeef6f32c3c6f61eb">llvm::reportGISelFailure</a></div><div class="ttdeci">void reportGISelFailure(MachineFunction &amp;MF, const TargetPassConfig &amp;TPC, MachineOptimizationRemarkEmitter &amp;MORE, MachineOptimizationRemarkMissed &amp;R)</div><div class="ttdoc">Report an ISel error as a missed optimization remark to the LLVMContext's diagnostic stream.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00225">Utils.cpp:225</a></div></div>
<div class="ttc" id="anamespacellvm_html_a95e3bb0168b5edf04864ac7d894fc5df"><div class="ttname"><a href="namespacellvm.html#a95e3bb0168b5edf04864ac7d894fc5df">llvm::constrainOperandRegClass</a></div><div class="ttdeci">Register constrainOperandRegClass(const MachineFunction &amp;MF, const TargetRegisterInfo &amp;TRI, MachineRegisterInfo &amp;MRI, const TargetInstrInfo &amp;TII, const RegisterBankInfo &amp;RBI, MachineInstr &amp;InsertPt, const TargetRegisterClass &amp;RegClass, const MachineOperand &amp;RegMO)</div><div class="ttdoc">Constrain the Register operand OpIdx, so that it is now constrained to the TargetRegisterClass passed...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00041">Utils.cpp:41</a></div></div>
<div class="ttc" id="anamespacellvm_html_a142ad5a592d47e397158243d48668bf4"><div class="ttname"><a href="namespacellvm.html#a142ad5a592d47e397158243d48668bf4">llvm::getConstantFPVRegVal</a></div><div class="ttdeci">const ConstantFP * getConstantFPVRegVal(Register VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00334">Utils.cpp:334</a></div></div>
<div class="ttc" id="aRegister_8h_html"><div class="ttname"><a href="Register_8h.html">Register.h</a></div></div>
<div class="ttc" id="anamespacellvm_html_accf954acb67e1822bab2d57f665fc367"><div class="ttname"><a href="namespacellvm.html#accf954acb67e1822bab2d57f665fc367">llvm::ConstantFoldBinOp</a></div><div class="ttdeci">Optional&lt; APInt &gt; ConstantFoldBinOp(unsigned Opcode, const Register Op1, const Register Op2, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00399">Utils.cpp:399</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Feb 6 2021 06:22:19 for LLVM by&#160;<a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20
</small></address>
</body>
</html>
