OPT_DESIGN_PATH=E:/repositories/RTL_FPGA/VERILOG/aula15_mux/sim_half_adder/work/@_opt
