//File packet_data/pci_sim_data created Fri Jan 08 21:43:54 2016
//
//This is a data file intended to be read in by a Verilog simulation.
//
// WRITE:  Address: 0x8 Data: 0x0
00000002 // WRITE
00000008 // Address 
00000000 // Data (0x0)
00000000 // Mask (0x0)
// WRITE:  Address: 0x40 Data: 0x0
00000002 // WRITE
00000040 // Address 
00000000 // Data (0x0)
00000000 // Mask (0x0)
00000005 // DELAY 
00000000 // Delay (MSB) 1000 ns
000003e8 // Delay (LSB) 1000 ns
00000004 // BARRIER
00000000 // Number of expected pkts received via DMA port 1
00000000 // Number of expected pkts received via DMA port 2
00000000 // Number of expected pkts received via DMA port 3
00000000 // Number of expected pkts received via DMA port 4
// WRITE:  Address: 0x2000000 Data: 0x1234567
00000002 // WRITE
02000000 // Address 
01234567 // Data (0x1234567)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x3 LENGTH: 0x3c
00000003 // DMA
00000003 // Queue (0x3)
0000003c // Length (0x3c)
00000000 // Mask (0x0)
00000004 // BARRIER
00000000 // Number of expected pkts received via DMA port 1
00000000 // Number of expected pkts received via DMA port 2
00000001 // Number of expected pkts received via DMA port 3
00000000 // Number of expected pkts received via DMA port 4
