// Seed: 2841656606
module module_0 ();
  logic id_1;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  parameter id_2 = 1;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    id_1[1 :-1],
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  output logic [7:0] id_1;
endmodule
module module_2 (
    output logic id_0,
    input supply0 id_1,
    input wire id_2,
    input wand id_3
);
  assign id_0 = 1;
  module_0 modCall_1 ();
  always id_0 <= -1'h0;
endmodule
module module_3 #(
    parameter id_9 = 32'd5
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_6;
  ;
  logic id_7 = id_6;
  wire  id_8 = id_8, _id_9 = -1;
  logic [7:0] id_10, id_11 = id_2;
  logic id_12[id_9 : 1  !=  1];
  ;
  supply1 id_13 = id_1, id_14 = -1, id_15 = id_6, id_16 = 1, id_17 = id_7;
  assign id_10[-1] = 1;
endmodule
