<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>XY-GalvoScanner: stm32f4xx_tim.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xyConfCrop.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">XY-GalvoScanner
   &#160;<span id="projectnumber">1.4</span>
   </div>
   <div id="projectbrief">Galvanometer based, hybrid compensator controlled effect-laser system.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00559_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx_tim.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="a00559.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="a00560.html">stm32f4xx_tim.h</a>&quot;</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="a00544.html">stm32f4xx_rcc.h</a>&quot;</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/* Private define ------------------------------------------------------------*/</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/* ---------------------- TIM registers bit mask ------------------------ */</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define SMCR_ETR_MASK      ((uint16_t)0x00FF) </span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define CCMR_OFFSET        ((uint16_t)0x0018)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define CCER_CCE_SET       ((uint16_t)0x0001)  </span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define CCER_CCNE_SET      ((uint16_t)0x0004) </span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define CCMR_OC13M_MASK    ((uint16_t)0xFF8F)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define CCMR_OC24M_MASK    ((uint16_t)0x8FFF) </span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/* Private macro -------------------------------------------------------------*/</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="a01090.html#gac8dbcb0d903cc0a3491155b5b4fbee65">TI1_Config</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                       uint16_t TIM_ICFilter);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="a01090.html#gafed528b30af910d7e55ebd1d22a9a58f">TI2_Config</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                       uint16_t TIM_ICFilter);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="a01090.html#gae0776241db23f0f31950476804dad588">TI3_Config</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                       uint16_t TIM_ICFilter);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="a01090.html#gaee26c0ada47174264fcd624cad3a91aa">TI4_Config</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                       uint16_t TIM_ICFilter);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* Private functions ---------------------------------------------------------*/</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="a01091.html#ga1659cc0ce503ac151568e0c7c02b1ba5">  200</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01091.html#ga1659cc0ce503ac151568e0c7c02b1ba5">TIM_DeInit</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx)</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;{</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  assert_param(IS_TIM_ALL_PERIPH(TIMx)); </div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keywordflow">if</span> (TIMx == TIM1)</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  {</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <a class="code" href="a00111.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(RCC_APB2Periph_TIM1, ENABLE);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <a class="code" href="a00111.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(RCC_APB2Periph_TIM1, DISABLE);  </div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  } </div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM2) </div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  {     </div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <a class="code" href="a00111.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(RCC_APB1Periph_TIM2, ENABLE);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <a class="code" href="a00111.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(RCC_APB1Periph_TIM2, DISABLE);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  }  </div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM3)</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  { </div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <a class="code" href="a00111.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(RCC_APB1Periph_TIM3, ENABLE);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <a class="code" href="a00111.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(RCC_APB1Periph_TIM3, DISABLE);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  }  </div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM4)</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  { </div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <a class="code" href="a00111.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(RCC_APB1Periph_TIM4, ENABLE);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <a class="code" href="a00111.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(RCC_APB1Periph_TIM4, DISABLE);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  }  </div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM5)</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  {      </div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <a class="code" href="a00111.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(RCC_APB1Periph_TIM5, ENABLE);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <a class="code" href="a00111.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(RCC_APB1Periph_TIM5, DISABLE);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  }  </div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM6)  </div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  {    </div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <a class="code" href="a00111.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(RCC_APB1Periph_TIM6, ENABLE);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <a class="code" href="a00111.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(RCC_APB1Periph_TIM6, DISABLE);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  }  </div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM7)</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  {      </div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <a class="code" href="a00111.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(RCC_APB1Periph_TIM7, ENABLE);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <a class="code" href="a00111.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(RCC_APB1Periph_TIM7, DISABLE);</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  }  </div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM8)</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  {      </div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <a class="code" href="a00111.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(RCC_APB2Periph_TIM8, ENABLE);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <a class="code" href="a00111.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(RCC_APB2Periph_TIM8, DISABLE);  </div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  }  </div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM9)</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  {      </div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <a class="code" href="a00111.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(RCC_APB2Periph_TIM9, ENABLE);</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <a class="code" href="a00111.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(RCC_APB2Periph_TIM9, DISABLE);  </div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;   }  </div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM10)</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  {      </div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <a class="code" href="a00111.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(RCC_APB2Periph_TIM10, ENABLE);</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <a class="code" href="a00111.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(RCC_APB2Periph_TIM10, DISABLE);  </div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  }  </div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM11) </div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  {     </div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <a class="code" href="a00111.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(RCC_APB2Periph_TIM11, ENABLE);</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <a class="code" href="a00111.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(RCC_APB2Periph_TIM11, DISABLE);  </div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  }  </div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM12)</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  {      </div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <a class="code" href="a00111.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(RCC_APB1Periph_TIM12, ENABLE);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <a class="code" href="a00111.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(RCC_APB1Periph_TIM12, DISABLE);  </div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  }  </div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == TIM13) </div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  {       </div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <a class="code" href="a00111.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(RCC_APB1Periph_TIM13, ENABLE);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <a class="code" href="a00111.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(RCC_APB1Periph_TIM13, DISABLE);  </div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  }  </div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  { </div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="keywordflow">if</span> (TIMx == TIM14) </div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    {     </div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;      <a class="code" href="a00111.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(RCC_APB1Periph_TIM14, ENABLE);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;      <a class="code" href="a00111.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(RCC_APB1Periph_TIM14, DISABLE); </div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    }   </div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  }</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;}</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="a01091.html#ga83fd58c9416802d9638bbe1715c98932">  288</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01091.html#ga83fd58c9416802d9638bbe1715c98932">TIM_TimeBaseInit</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, <a class="code" href="a00117.html#a01411">TIM_TimeBaseInitTypeDef</a>* TIM_TimeBaseInitStruct)</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;{</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  uint16_t tmpcr1 = 0;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  assert_param(IS_TIM_ALL_PERIPH(TIMx)); </div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct-&gt;<a class="code" href="a00117.html#adfc97c66bfce30e74ce779ab04c156e9">TIM_CounterMode</a>));</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct-&gt;<a class="code" href="a00117.html#a2142bf86a7116c8c98ab015d5606fc98">TIM_ClockDivision</a>));</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  tmpcr1 = TIMx-&gt;<a class="code" href="a01279.html#ga61400ce239355b62aa25c95fcc18a5e1">CR1</a>;  </div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="keywordflow">if</span>((TIMx == TIM1) || (TIMx == TIM8)||</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;     (TIMx == TIM2) || (TIMx == TIM3)||</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;     (TIMx == TIM4) || (TIMx == TIM5)) </div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  {</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="comment">/* Select the Counter Mode */</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    tmpcr1 &amp;= (uint16_t)(~(<a class="code" href="a01306.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a> | <a class="code" href="a01306.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>));</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct-&gt;<a class="code" href="a00117.html#adfc97c66bfce30e74ce779ab04c156e9">TIM_CounterMode</a>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  }</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160; </div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="keywordflow">if</span>((TIMx != TIM6) &amp;&amp; (TIMx != TIM7))</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  {</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="comment">/* Set the clock division */</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    tmpcr1 &amp;=  (uint16_t)(~<a class="code" href="a01306.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>);</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct-&gt;<a class="code" href="a00117.html#a2142bf86a7116c8c98ab015d5606fc98">TIM_ClockDivision</a>;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  }</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga61400ce239355b62aa25c95fcc18a5e1">CR1</a> = tmpcr1;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="comment">/* Set the Autoreload value */</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gaf17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a> = TIM_TimeBaseInitStruct-&gt;<a class="code" href="a00117.html#a642ee05352126af48248167939742034">TIM_Period</a> ;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160; </div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <span class="comment">/* Set the Prescaler value */</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gaba5df4ecbb3ecb97b966b188c3681600">PSC</a> = TIM_TimeBaseInitStruct-&gt;<a class="code" href="a00117.html#a30c6857997a4ddd7d3d66fd3a8907c37">TIM_Prescaler</a>;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    </div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <span class="keywordflow">if</span> ((TIMx == TIM1) || (TIMx == TIM8))  </div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  {</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="comment">/* Set the Repetition Counter value */</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    TIMx-&gt;<a class="code" href="a01279.html#gaa0663aab6ed640b7594c8c6d32f6c1cd">RCR</a> = TIM_TimeBaseInitStruct-&gt;<a class="code" href="a00117.html#a121b27ced71ccb2c85f1d9825ae8d496">TIM_RepetitionCounter</a>;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  }</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="comment">/* Generate an update event to reload the Prescaler </span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">     and the repetition counter(only for TIM1 and TIM8) value immediately */</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga980df1a5752e36604de4d71ce14fbfa3">EGR</a> = TIM_PSCReloadMode_Immediate;          </div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;}</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="a01091.html#ga1556a0b9a5d53506875fd7de0cbc6b1f">  340</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01091.html#ga1556a0b9a5d53506875fd7de0cbc6b1f">TIM_TimeBaseStructInit</a>(<a class="code" href="a00117.html#a01411">TIM_TimeBaseInitTypeDef</a>* TIM_TimeBaseInitStruct)</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;{</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="comment">/* Set the default configuration */</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  TIM_TimeBaseInitStruct-&gt;<a class="code" href="a00117.html#a642ee05352126af48248167939742034">TIM_Period</a> = 0xFFFFFFFF;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  TIM_TimeBaseInitStruct-&gt;<a class="code" href="a00117.html#a30c6857997a4ddd7d3d66fd3a8907c37">TIM_Prescaler</a> = 0x0000;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  TIM_TimeBaseInitStruct-&gt;<a class="code" href="a00117.html#a2142bf86a7116c8c98ab015d5606fc98">TIM_ClockDivision</a> = TIM_CKD_DIV1;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  TIM_TimeBaseInitStruct-&gt;<a class="code" href="a00117.html#adfc97c66bfce30e74ce779ab04c156e9">TIM_CounterMode</a> = TIM_CounterMode_Up;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  TIM_TimeBaseInitStruct-&gt;<a class="code" href="a00117.html#a121b27ced71ccb2c85f1d9825ae8d496">TIM_RepetitionCounter</a> = 0x0000;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;}</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="a01091.html#ga45c6fd9041baf7f64c121e0172f305c7">  360</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01091.html#ga45c6fd9041baf7f64c121e0172f305c7">TIM_PrescalerConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;{</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  assert_param(IS_TIM_ALL_PERIPH(TIMx));</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="comment">/* Set the Prescaler value */</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gaba5df4ecbb3ecb97b966b188c3681600">PSC</a> = Prescaler;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="comment">/* Set or reset the UG Bit */</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga980df1a5752e36604de4d71ce14fbfa3">EGR</a> = TIM_PSCReloadMode;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;}</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="a01091.html#ga93941c1db20bf3794f377307df90a67b">  383</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01091.html#ga93941c1db20bf3794f377307df90a67b">TIM_CounterModeConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_CounterMode)</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;{</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  uint16_t tmpcr1 = 0;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  assert_param(IS_TIM_LIST3_PERIPH(TIMx));</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  tmpcr1 = TIMx-&gt;<a class="code" href="a01279.html#ga61400ce239355b62aa25c95fcc18a5e1">CR1</a>;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="comment">/* Reset the CMS and DIR Bits */</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  tmpcr1 &amp;= (uint16_t)~(<a class="code" href="a01306.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a> | <a class="code" href="a01306.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>);</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="comment">/* Set the Counter Mode */</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  tmpcr1 |= TIM_CounterMode;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="comment">/* Write to TIMx CR1 register */</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga61400ce239355b62aa25c95fcc18a5e1">CR1</a> = tmpcr1;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;}</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="a01091.html#ga18173e7955a85d5c2598c643eada2692">  409</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01091.html#ga18173e7955a85d5c2598c643eada2692">TIM_SetCounter</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint32_t Counter)</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;{</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;   assert_param(IS_TIM_ALL_PERIPH(TIMx));</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <span class="comment">/* Set the Counter Register value */</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga6095a27d764d06750fc0d642e08f8b2a">CNT</a> = Counter;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;}</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="a01091.html#gad6a388d498c7f299d00a9d0871943041">  424</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01091.html#gad6a388d498c7f299d00a9d0871943041">TIM_SetAutoreload</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint32_t Autoreload)</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;{</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  assert_param(IS_TIM_ALL_PERIPH(TIMx));</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  </div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="comment">/* Set the Autoreload Register value */</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gaf17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a> = Autoreload;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;}</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="a01091.html#ga53607976e0866ab424e294cda9f6036e">  438</a></span>&#160;uint32_t <a class="code" href="a01091.html#ga53607976e0866ab424e294cda9f6036e">TIM_GetCounter</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx)</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;{</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  assert_param(IS_TIM_ALL_PERIPH(TIMx));</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="comment">/* Get the Counter Register value */</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="keywordflow">return</span> TIMx-&gt;<a class="code" href="a01279.html#ga6095a27d764d06750fc0d642e08f8b2a">CNT</a>;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;}</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="a01091.html#ga427eb6e533480e02a27cd0ca876183d6">  452</a></span>&#160;uint16_t <a class="code" href="a01091.html#ga427eb6e533480e02a27cd0ca876183d6">TIM_GetPrescaler</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx)</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;{</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  assert_param(IS_TIM_ALL_PERIPH(TIMx));</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="comment">/* Get the Prescaler Register value */</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="keywordflow">return</span> TIMx-&gt;<a class="code" href="a01279.html#gaba5df4ecbb3ecb97b966b188c3681600">PSC</a>;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;}</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="a01091.html#gace2384dd33e849a054f61b8e1fc7e7c3">  468</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01091.html#gace2384dd33e849a054f61b8e1fc7e7c3">TIM_UpdateDisableConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, FunctionalState NewState)</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;{</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  assert_param(IS_TIM_ALL_PERIPH(TIMx));</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  assert_param(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keywordflow">if</span> (NewState != DISABLE)</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  {</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="comment">/* Set the Update Disable Bit */</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    TIMx-&gt;<a class="code" href="a01279.html#ga61400ce239355b62aa25c95fcc18a5e1">CR1</a> |= <a class="code" href="a01306.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  }</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  {</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="comment">/* Reset the Update Disable Bit */</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    TIMx-&gt;<a class="code" href="a01279.html#ga61400ce239355b62aa25c95fcc18a5e1">CR1</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  }</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;}</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="a01091.html#ga1d7a8f952e209de142499e67a653fc1f">  497</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01091.html#ga1d7a8f952e209de142499e67a653fc1f">TIM_UpdateRequestConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_UpdateSource)</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;{</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  assert_param(IS_TIM_ALL_PERIPH(TIMx));</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="keywordflow">if</span> (TIM_UpdateSource != <a class="code" href="a00930.html#ga32c67bc3f8211a2c7b44ee9fe1523875">TIM_UpdateSource_Global</a>)</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  {</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <span class="comment">/* Set the URS Bit */</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    TIMx-&gt;<a class="code" href="a01279.html#ga61400ce239355b62aa25c95fcc18a5e1">CR1</a> |= <a class="code" href="a01306.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  }</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  {</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <span class="comment">/* Reset the URS Bit */</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    TIMx-&gt;<a class="code" href="a01279.html#ga61400ce239355b62aa25c95fcc18a5e1">CR1</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  }</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;}</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="a01091.html#ga42b44b9fc2b0798d733720dd6bac1ac0">  522</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01091.html#ga42b44b9fc2b0798d733720dd6bac1ac0">TIM_ARRPreloadConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, FunctionalState NewState)</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;{</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  assert_param(IS_TIM_ALL_PERIPH(TIMx));</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  assert_param(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <span class="keywordflow">if</span> (NewState != DISABLE)</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  {</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <span class="comment">/* Set the ARR Preload Bit */</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    TIMx-&gt;<a class="code" href="a01279.html#ga61400ce239355b62aa25c95fcc18a5e1">CR1</a> |= <a class="code" href="a01306.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  }</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  {</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <span class="comment">/* Reset the ARR Preload Bit */</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    TIMx-&gt;<a class="code" href="a01279.html#ga61400ce239355b62aa25c95fcc18a5e1">CR1</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  }</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;}</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="a01091.html#gadd2cca5fac6c1291dc4339098d5c9562">  549</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01091.html#gadd2cca5fac6c1291dc4339098d5c9562">TIM_SelectOnePulseMode</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_OPMode)</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;{</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  assert_param(IS_TIM_ALL_PERIPH(TIMx));</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <span class="comment">/* Reset the OPM Bit */</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga61400ce239355b62aa25c95fcc18a5e1">CR1</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="comment">/* Configure the OPM Mode */</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga61400ce239355b62aa25c95fcc18a5e1">CR1</a> |= TIM_OPMode;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;}</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="a01091.html#ga20ef804dc32c723662d11ee7da3baab2">  572</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01091.html#ga20ef804dc32c723662d11ee7da3baab2">TIM_SetClockDivision</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_CKD)</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;{</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  assert_param(IS_TIM_LIST1_PERIPH(TIMx));</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  assert_param(IS_TIM_CKD_DIV(TIM_CKD));</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  <span class="comment">/* Reset the CKD Bits */</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga61400ce239355b62aa25c95fcc18a5e1">CR1</a> &amp;= (uint16_t)(~<a class="code" href="a01306.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>);</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <span class="comment">/* Set the CKD value */</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga61400ce239355b62aa25c95fcc18a5e1">CR1</a> |= TIM_CKD;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;}</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="a01091.html#ga2bdc275bcbd2ce9d1ba632e6c89896b7">  592</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01091.html#ga2bdc275bcbd2ce9d1ba632e6c89896b7">TIM_Cmd</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, FunctionalState NewState)</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;{</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  assert_param(IS_TIM_ALL_PERIPH(TIMx)); </div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  assert_param(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  </div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="keywordflow">if</span> (NewState != DISABLE)</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  {</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    <span class="comment">/* Enable the TIM Counter */</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    TIMx-&gt;<a class="code" href="a01279.html#ga61400ce239355b62aa25c95fcc18a5e1">CR1</a> |= <a class="code" href="a01306.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  }</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  {</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="comment">/* Disable the TIM Counter */</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    TIMx-&gt;<a class="code" href="a01279.html#ga61400ce239355b62aa25c95fcc18a5e1">CR1</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  }</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;}</div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="a01092.html#gafcdb6ff00158862aef7fed5e7a554a3e">  673</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#gafcdb6ff00158862aef7fed5e7a554a3e">TIM_OC1Init</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, <a class="code" href="a00117.html#a01410">TIM_OCInitTypeDef</a>* TIM_OCInitStruct)</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;{</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;   </div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); </div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a>));</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a>));</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a>));   </div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <span class="comment">/* Disable the Channel 1: Reset the CC1E Bit */</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  </div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="comment">/* Get the TIMx CCER register value */</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <span class="comment">/* Get the TIMx CR2 register value */</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  tmpcr2 =  TIMx-&gt;<a class="code" href="a01279.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a>;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  </div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  tmpccmrx = TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    </div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <span class="comment">/* Reset the Output Compare Mode Bits */</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  tmpccmrx &amp;= (uint16_t)~<a class="code" href="a01306.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  tmpccmrx &amp;= (uint16_t)~<a class="code" href="a01306.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <span class="comment">/* Select the Output Compare Mode */</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  tmpccmrx |= TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a>;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  </div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <span class="comment">/* Reset the Output Polarity level */</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="a01306.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="comment">/* Set the Output Compare Polarity */</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  tmpccer |= TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a>;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  </div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <span class="comment">/* Set the Output State */</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  tmpccer |= TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a>;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    </div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  <span class="keywordflow">if</span>((TIMx == TIM1) || (TIMx == TIM8))</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  {</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OutputNState</a>));</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#aa392739b843a7974702c5ec71864f982">TIM_OCNPolarity</a>));</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCNIdleState</a>));</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a>));</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    </div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    <span class="comment">/* Reset the Output N Polarity level */</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    tmpccer &amp;= (uint16_t)~<a class="code" href="a01306.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    <span class="comment">/* Set the Output N Polarity */</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    tmpccer |= TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#aa392739b843a7974702c5ec71864f982">TIM_OCNPolarity</a>;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="comment">/* Reset the Output N State */</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    tmpccer &amp;= (uint16_t)~<a class="code" href="a01306.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a>;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    </div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <span class="comment">/* Set the Output N State */</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    tmpccer |= TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OutputNState</a>;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <span class="comment">/* Reset the Output Compare and Output Compare N IDLE State */</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    tmpcr2 &amp;= (uint16_t)~<a class="code" href="a01306.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    tmpcr2 &amp;= (uint16_t)~<a class="code" href="a01306.html#gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a>;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <span class="comment">/* Set the Output Idle state */</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    tmpcr2 |= TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a>;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <span class="comment">/* Set the Output N Idle state */</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    tmpcr2 |= TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCNIdleState</a>;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  }</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <span class="comment">/* Write to TIMx CR2 */</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> = tmpcr2;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  </div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 */</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmrx;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  </div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  <span class="comment">/* Set the Capture Compare Register value */</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gadab1e24ef769bbcb3e3769feae192ffb">CCR1</a> = TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#afd7020848ac0ad264aa3c4687f3c3ec4">TIM_Pulse</a>;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  </div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <span class="comment">/* Write to TIMx CCER */</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;}</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="a01092.html#ga2017455121d910d6ff63ac6f219842c5">  754</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga2017455121d910d6ff63ac6f219842c5">TIM_OC2Init</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, <a class="code" href="a00117.html#a01410">TIM_OCInitTypeDef</a>* TIM_OCInitStruct)</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;{</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;   </div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  assert_param(IS_TIM_LIST2_PERIPH(TIMx)); </div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a>));</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a>));</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a>));   </div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <span class="comment">/* Disable the Channel 2: Reset the CC2E Bit */</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  </div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <span class="comment">/* Get the TIMx CCER register value */</span>  </div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <span class="comment">/* Get the TIMx CR2 register value */</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  tmpcr2 =  TIMx-&gt;<a class="code" href="a01279.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a>;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  </div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  tmpccmrx = TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    </div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  <span class="comment">/* Reset the Output Compare mode and Capture/Compare selection Bits */</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  tmpccmrx &amp;= (uint16_t)~<a class="code" href="a01306.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  tmpccmrx &amp;= (uint16_t)~<a class="code" href="a01306.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  </div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <span class="comment">/* Select the Output Compare Mode */</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  tmpccmrx |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a> &lt;&lt; 8);</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  </div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <span class="comment">/* Reset the Output Polarity level */</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="a01306.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="comment">/* Set the Output Compare Polarity */</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a> &lt;&lt; 4);</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  </div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <span class="comment">/* Set the Output State */</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a> &lt;&lt; 4);</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    </div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <span class="keywordflow">if</span>((TIMx == TIM1) || (TIMx == TIM8))</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  {</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OutputNState</a>));</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#aa392739b843a7974702c5ec71864f982">TIM_OCNPolarity</a>));</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCNIdleState</a>));</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a>));</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    </div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <span class="comment">/* Reset the Output N Polarity level */</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    tmpccer &amp;= (uint16_t)~<a class="code" href="a01306.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    <span class="comment">/* Set the Output N Polarity */</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#aa392739b843a7974702c5ec71864f982">TIM_OCNPolarity</a> &lt;&lt; 4);</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <span class="comment">/* Reset the Output N State */</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    tmpccer &amp;= (uint16_t)~<a class="code" href="a01306.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a>;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    </div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="comment">/* Set the Output N State */</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OutputNState</a> &lt;&lt; 4);</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <span class="comment">/* Reset the Output Compare and Output Compare N IDLE State */</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    tmpcr2 &amp;= (uint16_t)~<a class="code" href="a01306.html#ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a>;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    tmpcr2 &amp;= (uint16_t)~<a class="code" href="a01306.html#ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a>;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <span class="comment">/* Set the Output Idle state */</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    tmpcr2 |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a> &lt;&lt; 2);</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    <span class="comment">/* Set the Output N Idle state */</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    tmpcr2 |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCNIdleState</a> &lt;&lt; 2);</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  }</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <span class="comment">/* Write to TIMx CR2 */</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> = tmpcr2;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  </div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 */</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmrx;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  </div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  <span class="comment">/* Set the Capture Compare Register value */</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab90aa584f07eeeac364a67f5e05faa93">CCR2</a> = TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#afd7020848ac0ad264aa3c4687f3c3ec4">TIM_Pulse</a>;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  </div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <span class="comment">/* Write to TIMx CCER */</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;}</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;</div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="a01092.html#ga90d4a358d4e6d4c5ed17dc1d6beb5f30">  835</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga90d4a358d4e6d4c5ed17dc1d6beb5f30">TIM_OC3Init</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, <a class="code" href="a00117.html#a01410">TIM_OCInitTypeDef</a>* TIM_OCInitStruct)</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;{</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;   </div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); </div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a>));</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a>));</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a>));   </div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <span class="comment">/* Disable the Channel 3: Reset the CC2E Bit */</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  </div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <span class="comment">/* Get the TIMx CCER register value */</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <span class="comment">/* Get the TIMx CR2 register value */</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  tmpcr2 =  TIMx-&gt;<a class="code" href="a01279.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a>;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  </div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <span class="comment">/* Get the TIMx CCMR2 register value */</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  tmpccmrx = TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    </div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <span class="comment">/* Reset the Output Compare mode and Capture/Compare selection Bits */</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  tmpccmrx &amp;= (uint16_t)~<a class="code" href="a01306.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  tmpccmrx &amp;= (uint16_t)~<a class="code" href="a01306.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a>;  </div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="comment">/* Select the Output Compare Mode */</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  tmpccmrx |= TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a>;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  </div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <span class="comment">/* Reset the Output Polarity level */</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="a01306.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  <span class="comment">/* Set the Output Compare Polarity */</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a> &lt;&lt; 8);</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  </div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  <span class="comment">/* Set the Output State */</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a> &lt;&lt; 8);</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    </div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  <span class="keywordflow">if</span>((TIMx == TIM1) || (TIMx == TIM8))</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  {</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OutputNState</a>));</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#aa392739b843a7974702c5ec71864f982">TIM_OCNPolarity</a>));</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCNIdleState</a>));</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a>));</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    </div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    <span class="comment">/* Reset the Output N Polarity level */</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;    tmpccer &amp;= (uint16_t)~<a class="code" href="a01306.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    <span class="comment">/* Set the Output N Polarity */</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#aa392739b843a7974702c5ec71864f982">TIM_OCNPolarity</a> &lt;&lt; 8);</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    <span class="comment">/* Reset the Output N State */</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    tmpccer &amp;= (uint16_t)~<a class="code" href="a01306.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a>;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    </div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    <span class="comment">/* Set the Output N State */</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OutputNState</a> &lt;&lt; 8);</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    <span class="comment">/* Reset the Output Compare and Output Compare N IDLE State */</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    tmpcr2 &amp;= (uint16_t)~<a class="code" href="a01306.html#gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a>;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    tmpcr2 &amp;= (uint16_t)~<a class="code" href="a01306.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a>;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    <span class="comment">/* Set the Output Idle state */</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    tmpcr2 |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a> &lt;&lt; 4);</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    <span class="comment">/* Set the Output N Idle state */</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;    tmpcr2 |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCNIdleState</a> &lt;&lt; 4);</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  }</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <span class="comment">/* Write to TIMx CR2 */</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> = tmpcr2;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  </div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 */</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmrx;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  </div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <span class="comment">/* Set the Capture Compare Register value */</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga27a478cc47a3dff478555ccb985b06a2">CCR3</a> = TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#afd7020848ac0ad264aa3c4687f3c3ec4">TIM_Pulse</a>;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;  </div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  <span class="comment">/* Write to TIMx CCER */</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;}</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="a01092.html#ga64571ebbb58cac39a9e760050175f11c">  915</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga64571ebbb58cac39a9e760050175f11c">TIM_OC4Init</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, <a class="code" href="a00117.html#a01410">TIM_OCInitTypeDef</a>* TIM_OCInitStruct)</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;{</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;   </div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); </div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a>));</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a>));</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a>));   </div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  <span class="comment">/* Disable the Channel 4: Reset the CC4E Bit */</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  </div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  <span class="comment">/* Get the TIMx CCER register value */</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <span class="comment">/* Get the TIMx CR2 register value */</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  tmpcr2 =  TIMx-&gt;<a class="code" href="a01279.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a>;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  </div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <span class="comment">/* Get the TIMx CCMR2 register value */</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  tmpccmrx = TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    </div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  <span class="comment">/* Reset the Output Compare mode and Capture/Compare selection Bits */</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  tmpccmrx &amp;= (uint16_t)~<a class="code" href="a01306.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  tmpccmrx &amp;= (uint16_t)~<a class="code" href="a01306.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a>;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  </div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  <span class="comment">/* Select the Output Compare Mode */</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  tmpccmrx |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a> &lt;&lt; 8);</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  </div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <span class="comment">/* Reset the Output Polarity level */</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="a01306.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <span class="comment">/* Set the Output Compare Polarity */</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a> &lt;&lt; 12);</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  </div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <span class="comment">/* Set the Output State */</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;  tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a> &lt;&lt; 12);</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  </div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  <span class="keywordflow">if</span>((TIMx == TIM1) || (TIMx == TIM8))</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  {</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a>));</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    <span class="comment">/* Reset the Output Compare IDLE State */</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;    tmpcr2 &amp;=(uint16_t) ~<a class="code" href="a01306.html#gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a>;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;    <span class="comment">/* Set the Output Idle state */</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    tmpcr2 |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a> &lt;&lt; 6);</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  }</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <span class="comment">/* Write to TIMx CR2 */</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> = tmpcr2;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  </div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 */</span>  </div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmrx;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;    </div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  <span class="comment">/* Set the Capture Compare Register value */</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga85fdb75569bd7ea26fa48544786535be">CCR4</a> = TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#afd7020848ac0ad264aa3c4687f3c3ec4">TIM_Pulse</a>;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  </div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <span class="comment">/* Write to TIMx CCER */</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;}</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="a01092.html#ga394683c78ae02837882e36014e11643e">  978</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga394683c78ae02837882e36014e11643e">TIM_OCStructInit</a>(<a class="code" href="a00117.html#a01410">TIM_OCInitTypeDef</a>* TIM_OCInitStruct)</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;{</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  <span class="comment">/* Set the default configuration */</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a> = TIM_OCMode_Timing;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a> = TIM_OutputState_Disable;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OutputNState</a> = TIM_OutputNState_Disable;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#afd7020848ac0ad264aa3c4687f3c3ec4">TIM_Pulse</a> = 0x00000000;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a> = TIM_OCPolarity_High;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#aa392739b843a7974702c5ec71864f982">TIM_OCNPolarity</a> = TIM_OCPolarity_High;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a> = TIM_OCIdleState_Reset;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="a00117.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCNIdleState</a> = TIM_OCNIdleState_Reset;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;}</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="a01092.html#ga83ea0af5a7c1af521236ce5e4d2c42b0"> 1014</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga83ea0af5a7c1af521236ce5e4d2c42b0">TIM_SelectOCxM</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;{</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  uint32_t tmp = 0;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  uint16_t tmp1 = 0;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  assert_param(IS_TIM_LIST1_PERIPH(TIMx));</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  assert_param(IS_TIM_CHANNEL(TIM_Channel));</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  assert_param(IS_TIM_OCM(TIM_OCMode));</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  tmp = (uint32_t) TIMx;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  tmp += CCMR_OFFSET;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  tmp1 = CCER_CCE_SET &lt;&lt; (uint16_t)TIM_Channel;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <span class="comment">/* Disable the Channel: Reset the CCxE Bit */</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t) ~tmp1;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  <span class="keywordflow">if</span>((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  {</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    tmp += (TIM_Channel&gt;&gt;1);</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <span class="comment">/* Reset the OCxM bits in the CCMRx register */</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    *(<a class="code" href="a00424.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) tmp &amp;= CCMR_OC13M_MASK;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;   </div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    <span class="comment">/* Configure the OCxM bits in the CCMRx register */</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    *(<a class="code" href="a00424.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) tmp |= TIM_OCMode;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;  }</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  {</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)&gt;&gt; (uint16_t)1;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    <span class="comment">/* Reset the OCxM bits in the CCMRx register */</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;    *(<a class="code" href="a00424.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) tmp &amp;= CCMR_OC24M_MASK;</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;    </div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    <span class="comment">/* Configure the OCxM bits in the CCMRx register */</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    *(<a class="code" href="a00424.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) tmp |= (uint16_t)(TIM_OCMode &lt;&lt; 8);</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  }</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;}</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="a01092.html#ga48631e66c32bb905946664f4722b2546"> 1060</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga48631e66c32bb905946664f4722b2546">TIM_SetCompare1</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint32_t Compare1)</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;{</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  assert_param(IS_TIM_LIST1_PERIPH(TIMx));</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <span class="comment">/* Set the Capture Compare1 Register value */</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gadab1e24ef769bbcb3e3769feae192ffb">CCR1</a> = Compare1;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;}</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;</div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="a01092.html#ga3de36754f3ba5d46b9ef2bf8e77575c7"> 1076</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga3de36754f3ba5d46b9ef2bf8e77575c7">TIM_SetCompare2</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint32_t Compare2)</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;{</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  assert_param(IS_TIM_LIST2_PERIPH(TIMx));</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  <span class="comment">/* Set the Capture Compare2 Register value */</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab90aa584f07eeeac364a67f5e05faa93">CCR2</a> = Compare2;</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;}</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;</div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="a01092.html#gac372fbbbbc20329802659dd6c6b4e051"> 1091</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#gac372fbbbbc20329802659dd6c6b4e051">TIM_SetCompare3</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint32_t Compare3)</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;{</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  assert_param(IS_TIM_LIST3_PERIPH(TIMx));</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;  <span class="comment">/* Set the Capture Compare3 Register value */</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga27a478cc47a3dff478555ccb985b06a2">CCR3</a> = Compare3;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;}</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;</div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="a01092.html#ga99ba6c2afa87a239c9d32a49762b4245"> 1106</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga99ba6c2afa87a239c9d32a49762b4245">TIM_SetCompare4</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint32_t Compare4)</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;{</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  assert_param(IS_TIM_LIST3_PERIPH(TIMx));</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;  <span class="comment">/* Set the Capture Compare4 Register value */</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga85fdb75569bd7ea26fa48544786535be">CCR4</a> = Compare4;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;}</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;</div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="a01092.html#ga4f58c12e6493a0d8b9555c9097b831d6"> 1124</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga4f58c12e6493a0d8b9555c9097b831d6">TIM_ForcedOC1Config</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_ForcedAction)</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;{</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;  assert_param(IS_TIM_LIST1_PERIPH(TIMx));</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;  <span class="comment">/* Reset the OC1M Bits */</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;  tmpccmr1 &amp;= (uint16_t)~<a class="code" href="a01306.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;  <span class="comment">/* Configure The Forced output Mode */</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;  tmpccmr1 |= TIM_ForcedAction;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 register */</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;}</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;</div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="a01092.html#ga3d2902b6fbab8dd55cd531055ffcc63d"> 1153</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga3d2902b6fbab8dd55cd531055ffcc63d">TIM_ForcedOC2Config</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_ForcedAction)</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;{</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  assert_param(IS_TIM_LIST2_PERIPH(TIMx));</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  <span class="comment">/* Reset the OC2M Bits */</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;  tmpccmr1 &amp;= (uint16_t)~<a class="code" href="a01306.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  <span class="comment">/* Configure The Forced output Mode */</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;  tmpccmr1 |= (uint16_t)(TIM_ForcedAction &lt;&lt; 8);</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 register */</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;}</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;</div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="a01092.html#ga920b0fb4ca44fceffd1c3e441feebd8f"> 1181</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga920b0fb4ca44fceffd1c3e441feebd8f">TIM_ForcedOC3Config</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_ForcedAction)</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;{</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  uint16_t tmpccmr2 = 0;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;  assert_param(IS_TIM_LIST3_PERIPH(TIMx));</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <span class="comment">/* Reset the OC1M Bits */</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;  tmpccmr2 &amp;= (uint16_t)~<a class="code" href="a01306.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <span class="comment">/* Configure The Forced output Mode */</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  tmpccmr2 |= TIM_ForcedAction;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 register */</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;}</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;</div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="a01092.html#gaf0a0bbe74251e56d4b835d20b0a3aa63"> 1210</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#gaf0a0bbe74251e56d4b835d20b0a3aa63">TIM_ForcedOC4Config</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_ForcedAction)</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;{</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  uint16_t tmpccmr2 = 0;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  assert_param(IS_TIM_LIST3_PERIPH(TIMx));</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;  <span class="comment">/* Reset the OC2M Bits */</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  tmpccmr2 &amp;= (uint16_t)~<a class="code" href="a01306.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;  <span class="comment">/* Configure The Forced output Mode */</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;  tmpccmr2 |= (uint16_t)(TIM_ForcedAction &lt;&lt; 8);</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 register */</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;}</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;</div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="a01092.html#ga60e6c29ad8f919bef616cf8e3306dd64"> 1238</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga60e6c29ad8f919bef616cf8e3306dd64">TIM_OC1PreloadConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPreload)</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;{</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  assert_param(IS_TIM_LIST1_PERIPH(TIMx));</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  <span class="comment">/* Reset the OC1PE Bit */</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  tmpccmr1 &amp;= (uint16_t)(~<a class="code" href="a01306.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a>);</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Preload feature */</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;  tmpccmr1 |= TIM_OCPreload;</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 register */</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;}</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;</div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="a01092.html#ga75b4614c6dd2cd52f2c5becdb6590c10"> 1268</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga75b4614c6dd2cd52f2c5becdb6590c10">TIM_OC2PreloadConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPreload)</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;{</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;  assert_param(IS_TIM_LIST2_PERIPH(TIMx));</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  <span class="comment">/* Reset the OC2PE Bit */</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  tmpccmr1 &amp;= (uint16_t)(~<a class="code" href="a01306.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a>);</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Preload feature */</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;  tmpccmr1 |= (uint16_t)(TIM_OCPreload &lt;&lt; 8);</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 register */</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;}</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;</div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="a01092.html#ga8b2391685a519e60e596b7d596f86f09"> 1297</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga8b2391685a519e60e596b7d596f86f09">TIM_OC3PreloadConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPreload)</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;{</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  uint16_t tmpccmr2 = 0;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;  assert_param(IS_TIM_LIST3_PERIPH(TIMx));</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;  <span class="comment">/* Reset the OC3PE Bit */</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;  tmpccmr2 &amp;= (uint16_t)(~<a class="code" href="a01306.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a>);</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Preload feature */</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  tmpccmr2 |= TIM_OCPreload;</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 register */</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;}</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;</div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="a01092.html#ga8bf4dfb35ff0c7b494dd96579f50b1ec"> 1326</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga8bf4dfb35ff0c7b494dd96579f50b1ec">TIM_OC4PreloadConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPreload)</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;{</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  uint16_t tmpccmr2 = 0;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  assert_param(IS_TIM_LIST3_PERIPH(TIMx));</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <span class="comment">/* Reset the OC4PE Bit */</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;  tmpccmr2 &amp;= (uint16_t)(~<a class="code" href="a01306.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a>);</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Preload feature */</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;  tmpccmr2 |= (uint16_t)(TIM_OCPreload &lt;&lt; 8);</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 register */</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;}</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;</div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="a01092.html#gaec82031ca62f31f5483195c09752a83a"> 1355</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#gaec82031ca62f31f5483195c09752a83a">TIM_OC1FastConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCFast)</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;{</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;  assert_param(IS_TIM_LIST1_PERIPH(TIMx));</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  <span class="comment">/* Reset the OC1FE Bit */</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;  tmpccmr1 &amp;= (uint16_t)~<a class="code" href="a01306.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a>;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Fast Bit */</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;  tmpccmr1 |= TIM_OCFast;</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 */</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;}</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;</div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="a01092.html#ga413359c87f46c69f1ffe2dc8fb3a65e7"> 1386</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga413359c87f46c69f1ffe2dc8fb3a65e7">TIM_OC2FastConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCFast)</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;{</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;  assert_param(IS_TIM_LIST2_PERIPH(TIMx));</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;  <span class="comment">/* Reset the OC2FE Bit */</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;  tmpccmr1 &amp;= (uint16_t)(~<a class="code" href="a01306.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a>);</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Fast Bit */</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;  tmpccmr1 |= (uint16_t)(TIM_OCFast &lt;&lt; 8);</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 */</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;}</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;</div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="a01092.html#gab2f3698e6e56bd9b0a4be7056ba789e1"> 1416</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#gab2f3698e6e56bd9b0a4be7056ba789e1">TIM_OC3FastConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCFast)</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;{</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  uint16_t tmpccmr2 = 0;</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  </div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;  assert_param(IS_TIM_LIST3_PERIPH(TIMx));</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;  <span class="comment">/* Get the TIMx CCMR2 register value */</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;  <span class="comment">/* Reset the OC3FE Bit */</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;  tmpccmr2 &amp;= (uint16_t)~<a class="code" href="a01306.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a>;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Fast Bit */</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;  tmpccmr2 |= TIM_OCFast;</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 */</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;}</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;</div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="a01092.html#ga58279a04e8ea5333f1079d3cce8dde12"> 1446</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga58279a04e8ea5333f1079d3cce8dde12">TIM_OC4FastConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCFast)</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;{</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;  uint16_t tmpccmr2 = 0;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;  assert_param(IS_TIM_LIST3_PERIPH(TIMx));</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;  <span class="comment">/* Get the TIMx CCMR2 register value */</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;  <span class="comment">/* Reset the OC4FE Bit */</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  tmpccmr2 &amp;= (uint16_t)(~<a class="code" href="a01306.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a>);</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Fast Bit */</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;  tmpccmr2 |= (uint16_t)(TIM_OCFast &lt;&lt; 8);</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 */</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;}</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;</div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="a01092.html#ga34e926cd8a99cfcc7480b2d6de5118b6"> 1476</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga34e926cd8a99cfcc7480b2d6de5118b6">TIM_ClearOC1Ref</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCClear)</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;{</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  assert_param(IS_TIM_LIST1_PERIPH(TIMx));</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;  <span class="comment">/* Reset the OC1CE Bit */</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;  tmpccmr1 &amp;= (uint16_t)~<a class="code" href="a01306.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a>;</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Clear Bit */</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;  tmpccmr1 |= TIM_OCClear;</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 register */</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;}</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;</div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="a01092.html#gac474ebc815d24c8a589969e0c68b27b0"> 1506</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#gac474ebc815d24c8a589969e0c68b27b0">TIM_ClearOC2Ref</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCClear)</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;{</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;  assert_param(IS_TIM_LIST2_PERIPH(TIMx));</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;  <span class="comment">/* Reset the OC2CE Bit */</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;  tmpccmr1 &amp;= (uint16_t)~<a class="code" href="a01306.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a>;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Clear Bit */</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  tmpccmr1 |= (uint16_t)(TIM_OCClear &lt;&lt; 8);</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 register */</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;}</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;</div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="a01092.html#ga0bd9476a14bd346c319945ec4fa2bc67"> 1535</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga0bd9476a14bd346c319945ec4fa2bc67">TIM_ClearOC3Ref</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCClear)</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;{</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;  uint16_t tmpccmr2 = 0;</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;  assert_param(IS_TIM_LIST3_PERIPH(TIMx));</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;  <span class="comment">/* Reset the OC3CE Bit */</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;  tmpccmr2 &amp;= (uint16_t)~<a class="code" href="a01306.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a>;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Clear Bit */</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;  tmpccmr2 |= TIM_OCClear;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 register */</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;}</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;</div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="a01092.html#gaeee5fa66b26e7c6f71850272dc3028f3"> 1564</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#gaeee5fa66b26e7c6f71850272dc3028f3">TIM_ClearOC4Ref</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCClear)</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;{</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;  uint16_t tmpccmr2 = 0;</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;  assert_param(IS_TIM_LIST3_PERIPH(TIMx));</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;  <span class="comment">/* Reset the OC4CE Bit */</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;  tmpccmr2 &amp;= (uint16_t)~<a class="code" href="a01306.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a>;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Clear Bit */</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;  tmpccmr2 |= (uint16_t)(TIM_OCClear &lt;&lt; 8);</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 register */</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;}</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;</div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="a01092.html#ga03878f78163485c8a3508cff2111c297"> 1593</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga03878f78163485c8a3508cff2111c297">TIM_OC1PolarityConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPolarity)</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;{</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;  uint16_t tmpccer = 0;</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;  assert_param(IS_TIM_LIST1_PERIPH(TIMx));</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;  <span class="comment">/* Set or Reset the CC1P Bit */</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;  tmpccer &amp;= (uint16_t)(~<a class="code" href="a01306.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>);</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;  tmpccer |= TIM_OCPolarity;</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;}</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;</div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="a01092.html#ga3cb91578e7dd34ea7d09862482960445"> 1620</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga3cb91578e7dd34ea7d09862482960445">TIM_OC1NPolarityConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCNPolarity)</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;{</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;  uint16_t tmpccer = 0;</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;  assert_param(IS_TIM_LIST4_PERIPH(TIMx));</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;   </div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;  <span class="comment">/* Set or Reset the CC1NP Bit */</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="a01306.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>;</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;  tmpccer |= TIM_OCNPolarity;</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;}</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;</div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="a01092.html#ga6831cacaac1ef50291af94db94450797"> 1647</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga6831cacaac1ef50291af94db94450797">TIM_OC2PolarityConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPolarity)</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;{</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;  uint16_t tmpccer = 0;</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;  assert_param(IS_TIM_LIST2_PERIPH(TIMx));</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;  <span class="comment">/* Set or Reset the CC2P Bit */</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;  tmpccer &amp;= (uint16_t)(~<a class="code" href="a01306.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>);</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;  tmpccer |= (uint16_t)(TIM_OCPolarity &lt;&lt; 4);</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;}</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;</div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="a01092.html#ga2fa6ea3a89f446b52b4e699272b70cad"> 1674</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga2fa6ea3a89f446b52b4e699272b70cad">TIM_OC2NPolarityConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCNPolarity)</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;{</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;  uint16_t tmpccer = 0;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;  assert_param(IS_TIM_LIST4_PERIPH(TIMx));</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;  </div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;  <span class="comment">/* Set or Reset the CC2NP Bit */</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="a01306.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>;</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;  tmpccer |= (uint16_t)(TIM_OCNPolarity &lt;&lt; 4);</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;}</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;</div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="a01092.html#ga1ef43b03fe666495e80aac9741ae7ab0"> 1701</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga1ef43b03fe666495e80aac9741ae7ab0">TIM_OC3PolarityConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPolarity)</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;{</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;  uint16_t tmpccer = 0;</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;  assert_param(IS_TIM_LIST3_PERIPH(TIMx));</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;  <span class="comment">/* Set or Reset the CC3P Bit */</span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="a01306.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>;</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;  tmpccer |= (uint16_t)(TIM_OCPolarity &lt;&lt; 8);</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;}</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;</div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="a01092.html#gac710acc5b682e892584fc6f089f61dc2"> 1728</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#gac710acc5b682e892584fc6f089f61dc2">TIM_OC3NPolarityConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCNPolarity)</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;{</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;  uint16_t tmpccer = 0;</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160; </div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;  assert_param(IS_TIM_LIST4_PERIPH(TIMx));</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;    </div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;  <span class="comment">/* Set or Reset the CC3NP Bit */</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="a01306.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>;</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;  tmpccer |= (uint16_t)(TIM_OCNPolarity &lt;&lt; 8);</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;}</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;</div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="a01092.html#gad678410f7c7244f83daad93ce9d1056e"> 1755</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#gad678410f7c7244f83daad93ce9d1056e">TIM_OC4PolarityConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPolarity)</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;{</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;  uint16_t tmpccer = 0;</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;  assert_param(IS_TIM_LIST3_PERIPH(TIMx));</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;  <span class="comment">/* Set or Reset the CC4P Bit */</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="a01306.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>;</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;  tmpccer |= (uint16_t)(TIM_OCPolarity &lt;&lt; 12);</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;}</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;</div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="a01092.html#ga3ecc4647d9ede261beb5e0535cf29ebb"> 1786</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga3ecc4647d9ede261beb5e0535cf29ebb">TIM_CCxCmd</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;{</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;  uint16_t tmp = 0;</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); </div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;  assert_param(IS_TIM_CHANNEL(TIM_Channel));</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;  assert_param(IS_TIM_CCX(TIM_CCx));</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;  tmp = CCER_CCE_SET &lt;&lt; TIM_Channel;</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;  <span class="comment">/* Reset the CCxE Bit */</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t)~ tmp;</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;  <span class="comment">/* Set or reset the CCxE Bit */</span> </div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> |=  (uint16_t)(TIM_CCx &lt;&lt; TIM_Channel);</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;}</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;</div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="a01092.html#ga304ff7c8a1615498da749bf2507e9f2b"> 1816</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01092.html#ga304ff7c8a1615498da749bf2507e9f2b">TIM_CCxNCmd</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;{</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;  uint16_t tmp = 0;</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;  assert_param(IS_TIM_LIST4_PERIPH(TIMx));</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;  assert_param(IS_TIM_CCXN(TIM_CCxN));</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;  tmp = CCER_CCNE_SET &lt;&lt; TIM_Channel;</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;  <span class="comment">/* Reset the CCxNE Bit */</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t) ~tmp;</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;  <span class="comment">/* Set or reset the CCxNE Bit */</span> </div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> |=  (uint16_t)(TIM_CCxN &lt;&lt; TIM_Channel);</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;}</div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="a01093.html#ga9e6a153dd6552e4e1188eba227316f7f"> 1900</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01093.html#ga9e6a153dd6552e4e1188eba227316f7f">TIM_ICInit</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, <a class="code" href="a00117.html#a01409">TIM_ICInitTypeDef</a>* TIM_ICInitStruct)</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;{</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;  assert_param(IS_TIM_LIST1_PERIPH(TIMx));</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a71dc0cc2f4eb59451ea323719b0741bb">TIM_ICPolarity</a>));</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a052908740c8c618054ef82b3ec89e9b3">TIM_ICSelection</a>));</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#abdff50beb0809a640ccf2cebde439a00">TIM_ICPrescaler</a>));</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a751574b5d1f66bea6c3405d2975e420a">TIM_ICFilter</a>));</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;  </div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;  <span class="keywordflow">if</span> (TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#ac736e711f51054bef8b486b8521ef611">TIM_Channel</a> == TIM_Channel_1)</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;  {</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;    <span class="comment">/* TI1 Configuration */</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;    <a class="code" href="a01090.html#gac8dbcb0d903cc0a3491155b5b4fbee65">TI1_Config</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a71dc0cc2f4eb59451ea323719b0741bb">TIM_ICPolarity</a>,</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a052908740c8c618054ef82b3ec89e9b3">TIM_ICSelection</a>,</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a751574b5d1f66bea6c3405d2975e420a">TIM_ICFilter</a>);</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;    <span class="comment">/* Set the Input Capture Prescaler value */</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;    <a class="code" href="a01093.html#gaf0f684dea88e222de9689d8ed0ca8805">TIM_SetIC1Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#abdff50beb0809a640ccf2cebde439a00">TIM_ICPrescaler</a>);</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;  }</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#ac736e711f51054bef8b486b8521ef611">TIM_Channel</a> == TIM_Channel_2)</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;  {</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;    <span class="comment">/* TI2 Configuration */</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;    assert_param(IS_TIM_LIST2_PERIPH(TIMx));</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;    <a class="code" href="a01090.html#gafed528b30af910d7e55ebd1d22a9a58f">TI2_Config</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a71dc0cc2f4eb59451ea323719b0741bb">TIM_ICPolarity</a>,</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a052908740c8c618054ef82b3ec89e9b3">TIM_ICSelection</a>,</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a751574b5d1f66bea6c3405d2975e420a">TIM_ICFilter</a>);</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;    <span class="comment">/* Set the Input Capture Prescaler value */</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;    <a class="code" href="a01093.html#ga3cc4869b5fe73271808512c89322a325">TIM_SetIC2Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#abdff50beb0809a640ccf2cebde439a00">TIM_ICPrescaler</a>);</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;  }</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#ac736e711f51054bef8b486b8521ef611">TIM_Channel</a> == TIM_Channel_3)</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;  {</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;    <span class="comment">/* TI3 Configuration */</span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;    assert_param(IS_TIM_LIST3_PERIPH(TIMx));</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;    <a class="code" href="a01090.html#gae0776241db23f0f31950476804dad588">TI3_Config</a>(TIMx,  TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a71dc0cc2f4eb59451ea323719b0741bb">TIM_ICPolarity</a>,</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a052908740c8c618054ef82b3ec89e9b3">TIM_ICSelection</a>,</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a751574b5d1f66bea6c3405d2975e420a">TIM_ICFilter</a>);</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;    <span class="comment">/* Set the Input Capture Prescaler value */</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;    <a class="code" href="a01093.html#ga76f906383b8132ebe00dffadb70cf7f9">TIM_SetIC3Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#abdff50beb0809a640ccf2cebde439a00">TIM_ICPrescaler</a>);</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;  }</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;  {</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;    <span class="comment">/* TI4 Configuration */</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;    assert_param(IS_TIM_LIST3_PERIPH(TIMx));</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;    <a class="code" href="a01090.html#gaee26c0ada47174264fcd624cad3a91aa">TI4_Config</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a71dc0cc2f4eb59451ea323719b0741bb">TIM_ICPolarity</a>,</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a052908740c8c618054ef82b3ec89e9b3">TIM_ICSelection</a>,</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a751574b5d1f66bea6c3405d2975e420a">TIM_ICFilter</a>);</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;    <span class="comment">/* Set the Input Capture Prescaler value */</span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;    <a class="code" href="a01093.html#ga0f2c784271356d6b64b8c0da64dbdbc2">TIM_SetIC4Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#abdff50beb0809a640ccf2cebde439a00">TIM_ICPrescaler</a>);</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;  }</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;}</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;</div><div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="a01093.html#ga5005dac8e4e8a4c7fc2a0ef05b77cc50"> 1956</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01093.html#ga5005dac8e4e8a4c7fc2a0ef05b77cc50">TIM_ICStructInit</a>(<a class="code" href="a00117.html#a01409">TIM_ICInitTypeDef</a>* TIM_ICInitStruct)</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;{</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;  <span class="comment">/* Set the default configuration */</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;  TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#ac736e711f51054bef8b486b8521ef611">TIM_Channel</a> = TIM_Channel_1;</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;  TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a71dc0cc2f4eb59451ea323719b0741bb">TIM_ICPolarity</a> = TIM_ICPolarity_Rising;</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;  TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a052908740c8c618054ef82b3ec89e9b3">TIM_ICSelection</a> = <a class="code" href="a00916.html#ga3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>;</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;  TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#abdff50beb0809a640ccf2cebde439a00">TIM_ICPrescaler</a> = <a class="code" href="a00917.html#ga8acb44abe3147d883685c1f9f1ce410e">TIM_ICPSC_DIV1</a>;</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;  TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a751574b5d1f66bea6c3405d2975e420a">TIM_ICFilter</a> = 0x00;</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;}</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;</div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="a01093.html#gaa71f9296556310f85628d6c748a06475"> 1975</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01093.html#gaa71f9296556310f85628d6c748a06475">TIM_PWMIConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, <a class="code" href="a00117.html#a01409">TIM_ICInitTypeDef</a>* TIM_ICInitStruct)</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;{</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;  uint16_t icoppositeselection = <a class="code" href="a00916.html#ga3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>;</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;  assert_param(IS_TIM_LIST2_PERIPH(TIMx));</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;  <span class="comment">/* Select the Opposite Input Polarity */</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;  <span class="keywordflow">if</span> (TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a71dc0cc2f4eb59451ea323719b0741bb">TIM_ICPolarity</a> == TIM_ICPolarity_Rising)</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;  {</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;    icoppositepolarity = TIM_ICPolarity_Falling;</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;  }</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;  {</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;    icoppositepolarity = TIM_ICPolarity_Rising;</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;  }</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;  <span class="comment">/* Select the Opposite Input */</span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;  <span class="keywordflow">if</span> (TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a052908740c8c618054ef82b3ec89e9b3">TIM_ICSelection</a> == <a class="code" href="a00916.html#ga3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>)</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;  {</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;    icoppositeselection = <a class="code" href="a00916.html#ga2289b684133ac0b81ddfcd860d01b144">TIM_ICSelection_IndirectTI</a>;</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;  }</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;  {</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;    icoppositeselection = <a class="code" href="a00916.html#ga3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>;</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;  }</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;  <span class="keywordflow">if</span> (TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#ac736e711f51054bef8b486b8521ef611">TIM_Channel</a> == TIM_Channel_1)</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;  {</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;    <span class="comment">/* TI1 Configuration */</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;    <a class="code" href="a01090.html#gac8dbcb0d903cc0a3491155b5b4fbee65">TI1_Config</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a71dc0cc2f4eb59451ea323719b0741bb">TIM_ICPolarity</a>, TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a052908740c8c618054ef82b3ec89e9b3">TIM_ICSelection</a>,</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a751574b5d1f66bea6c3405d2975e420a">TIM_ICFilter</a>);</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;    <span class="comment">/* Set the Input Capture Prescaler value */</span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;    <a class="code" href="a01093.html#gaf0f684dea88e222de9689d8ed0ca8805">TIM_SetIC1Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#abdff50beb0809a640ccf2cebde439a00">TIM_ICPrescaler</a>);</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;    <span class="comment">/* TI2 Configuration */</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;    <a class="code" href="a01090.html#gafed528b30af910d7e55ebd1d22a9a58f">TI2_Config</a>(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a751574b5d1f66bea6c3405d2975e420a">TIM_ICFilter</a>);</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;    <span class="comment">/* Set the Input Capture Prescaler value */</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;    <a class="code" href="a01093.html#ga3cc4869b5fe73271808512c89322a325">TIM_SetIC2Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#abdff50beb0809a640ccf2cebde439a00">TIM_ICPrescaler</a>);</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;  }</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;  { </div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;    <span class="comment">/* TI2 Configuration */</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;    <a class="code" href="a01090.html#gafed528b30af910d7e55ebd1d22a9a58f">TI2_Config</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a71dc0cc2f4eb59451ea323719b0741bb">TIM_ICPolarity</a>, TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a052908740c8c618054ef82b3ec89e9b3">TIM_ICSelection</a>,</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a751574b5d1f66bea6c3405d2975e420a">TIM_ICFilter</a>);</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;    <span class="comment">/* Set the Input Capture Prescaler value */</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;    <a class="code" href="a01093.html#ga3cc4869b5fe73271808512c89322a325">TIM_SetIC2Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#abdff50beb0809a640ccf2cebde439a00">TIM_ICPrescaler</a>);</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;    <span class="comment">/* TI1 Configuration */</span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;    <a class="code" href="a01090.html#gac8dbcb0d903cc0a3491155b5b4fbee65">TI1_Config</a>(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#a751574b5d1f66bea6c3405d2975e420a">TIM_ICFilter</a>);</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;    <span class="comment">/* Set the Input Capture Prescaler value */</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;    <a class="code" href="a01093.html#gaf0f684dea88e222de9689d8ed0ca8805">TIM_SetIC1Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="a00117.html#abdff50beb0809a640ccf2cebde439a00">TIM_ICPrescaler</a>);</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;  }</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;}</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;</div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="a01093.html#ga6bd39ca543305ff0cd06fce0f678d94d"> 2032</a></span>&#160;uint32_t <a class="code" href="a01093.html#ga6bd39ca543305ff0cd06fce0f678d94d">TIM_GetCapture1</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx)</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;{</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;  assert_param(IS_TIM_LIST1_PERIPH(TIMx));</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;  <span class="comment">/* Get the Capture 1 Register value */</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;  <span class="keywordflow">return</span> TIMx-&gt;<a class="code" href="a01279.html#gadab1e24ef769bbcb3e3769feae192ffb">CCR1</a>;</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;}</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;</div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="a01093.html#ga2524cb5db14e388fb7f20c99fb3d58a5"> 2047</a></span>&#160;uint32_t <a class="code" href="a01093.html#ga2524cb5db14e388fb7f20c99fb3d58a5">TIM_GetCapture2</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx)</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;{</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;  assert_param(IS_TIM_LIST2_PERIPH(TIMx));</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;  <span class="comment">/* Get the Capture 2 Register value */</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;  <span class="keywordflow">return</span> TIMx-&gt;<a class="code" href="a01279.html#gab90aa584f07eeeac364a67f5e05faa93">CCR2</a>;</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;}</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;</div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="a01093.html#ga71ee9ce2c535ec0fb3fac5f9119221f7"> 2061</a></span>&#160;uint32_t <a class="code" href="a01093.html#ga71ee9ce2c535ec0fb3fac5f9119221f7">TIM_GetCapture3</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx)</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;{</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); </div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;  <span class="comment">/* Get the Capture 3 Register value */</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;  <span class="keywordflow">return</span> TIMx-&gt;<a class="code" href="a01279.html#ga27a478cc47a3dff478555ccb985b06a2">CCR3</a>;</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;}</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;</div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="a01093.html#ga420b022cbc71ac603b5dd4922687abb1"> 2075</a></span>&#160;uint32_t <a class="code" href="a01093.html#ga420b022cbc71ac603b5dd4922687abb1">TIM_GetCapture4</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx)</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;{</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;  assert_param(IS_TIM_LIST3_PERIPH(TIMx));</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;  <span class="comment">/* Get the Capture 4 Register value */</span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;  <span class="keywordflow">return</span> TIMx-&gt;<a class="code" href="a01279.html#ga85fdb75569bd7ea26fa48544786535be">CCR4</a>;</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;}</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;</div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="a01093.html#gaf0f684dea88e222de9689d8ed0ca8805"> 2095</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01093.html#gaf0f684dea88e222de9689d8ed0ca8805">TIM_SetIC1Prescaler</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPSC)</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;{</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;  assert_param(IS_TIM_LIST1_PERIPH(TIMx));</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;  <span class="comment">/* Reset the IC1PSC Bits */</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>;</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;  <span class="comment">/* Set the IC1PSC value */</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a> |= TIM_ICPSC;</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;}</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;</div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="a01093.html#ga3cc4869b5fe73271808512c89322a325"> 2120</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01093.html#ga3cc4869b5fe73271808512c89322a325">TIM_SetIC2Prescaler</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPSC)</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;{</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;  assert_param(IS_TIM_LIST2_PERIPH(TIMx));</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;  <span class="comment">/* Reset the IC2PSC Bits */</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a>;</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;  <span class="comment">/* Set the IC2PSC value */</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a> |= (uint16_t)(TIM_ICPSC &lt;&lt; 8);</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;}</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;</div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="a01093.html#ga76f906383b8132ebe00dffadb70cf7f9"> 2144</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01093.html#ga76f906383b8132ebe00dffadb70cf7f9">TIM_SetIC3Prescaler</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPSC)</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;{</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;  assert_param(IS_TIM_LIST3_PERIPH(TIMx));</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;  <span class="comment">/* Reset the IC3PSC Bits */</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a>;</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;  <span class="comment">/* Set the IC3PSC value */</span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a> |= TIM_ICPSC;</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;}</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;</div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="a01093.html#ga0f2c784271356d6b64b8c0da64dbdbc2"> 2168</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01093.html#ga0f2c784271356d6b64b8c0da64dbdbc2">TIM_SetIC4Prescaler</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPSC)</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;{  </div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;  assert_param(IS_TIM_LIST3_PERIPH(TIMx));</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;  <span class="comment">/* Reset the IC4PSC Bits */</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a>;</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;  <span class="comment">/* Set the IC4PSC value */</span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a> |= (uint16_t)(TIM_ICPSC &lt;&lt; 8);</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;}</div><div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="a01094.html#ga3df4ba3f0727f63ce621e2b2e6035d4f"> 2221</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01094.html#ga3df4ba3f0727f63ce621e2b2e6035d4f">TIM_BDTRConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, <a class="code" href="a00117.html#a01408">TIM_BDTRInitTypeDef</a> *TIM_BDTRInitStruct)</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;{</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;  assert_param(IS_TIM_LIST4_PERIPH(TIMx));</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;  assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct-&gt;<a class="code" href="a00117.html#a5d0ca05d766b82cde0a56a6b61c02f8b">TIM_OSSRState</a>));</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;  assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct-&gt;<a class="code" href="a00117.html#afc160a2e65a93ea65c81bf05aa6f085d">TIM_OSSIState</a>));</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;  assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct-&gt;<a class="code" href="a00117.html#acba399df603976d328261af5cd9ae011">TIM_LOCKLevel</a>));</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct-&gt;<a class="code" href="a00117.html#a7f141e06bab7928bc0b8327f0d20e664">TIM_Break</a>));</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct-&gt;<a class="code" href="a00117.html#a71f25c4b4d7207152436dd716a6cb2f1">TIM_BreakPolarity</a>));</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct-&gt;<a class="code" href="a00117.html#a85ef0b5598749ffd67dd360e615bcf9a">TIM_AutomaticOutput</a>));</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;  <span class="comment">/* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="comment">     the OSSI State, the dead time value and the Automatic Output Enable Bit */</span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga112c0403ac38905a70cf5aaa9c8cc38a">BDTR</a> = (uint32_t)TIM_BDTRInitStruct-&gt;<a class="code" href="a00117.html#a5d0ca05d766b82cde0a56a6b61c02f8b">TIM_OSSRState</a> | TIM_BDTRInitStruct-&gt;<a class="code" href="a00117.html#afc160a2e65a93ea65c81bf05aa6f085d">TIM_OSSIState</a> |</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;             TIM_BDTRInitStruct-&gt;<a class="code" href="a00117.html#acba399df603976d328261af5cd9ae011">TIM_LOCKLevel</a> | TIM_BDTRInitStruct-&gt;<a class="code" href="a00117.html#a136119743510d706b94e605f86b31f82">TIM_DeadTime</a> |</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;             TIM_BDTRInitStruct-&gt;<a class="code" href="a00117.html#a7f141e06bab7928bc0b8327f0d20e664">TIM_Break</a> | TIM_BDTRInitStruct-&gt;<a class="code" href="a00117.html#a71f25c4b4d7207152436dd716a6cb2f1">TIM_BreakPolarity</a> |</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;             TIM_BDTRInitStruct-&gt;<a class="code" href="a00117.html#a85ef0b5598749ffd67dd360e615bcf9a">TIM_AutomaticOutput</a>;</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;}</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;</div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="a01094.html#gaea0f49938cda8ae0738162194798afc6"> 2246</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01094.html#gaea0f49938cda8ae0738162194798afc6">TIM_BDTRStructInit</a>(<a class="code" href="a00117.html#a01408">TIM_BDTRInitTypeDef</a>* TIM_BDTRInitStruct)</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;{</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;  <span class="comment">/* Set the default configuration */</span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="a00117.html#a5d0ca05d766b82cde0a56a6b61c02f8b">TIM_OSSRState</a> = TIM_OSSRState_Disable;</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="a00117.html#afc160a2e65a93ea65c81bf05aa6f085d">TIM_OSSIState</a> = TIM_OSSIState_Disable;</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="a00117.html#acba399df603976d328261af5cd9ae011">TIM_LOCKLevel</a> = TIM_LOCKLevel_OFF;</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="a00117.html#a136119743510d706b94e605f86b31f82">TIM_DeadTime</a> = 0x00;</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="a00117.html#a7f141e06bab7928bc0b8327f0d20e664">TIM_Break</a> = TIM_Break_Disable;</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="a00117.html#a71f25c4b4d7207152436dd716a6cb2f1">TIM_BreakPolarity</a> = TIM_BreakPolarity_Low;</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="a00117.html#a85ef0b5598749ffd67dd360e615bcf9a">TIM_AutomaticOutput</a> = TIM_AutomaticOutput_Disable;</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;}</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;</div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="a01094.html#ga3e59ebced2ab8e0b817c460f1670e97d"> 2265</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01094.html#ga3e59ebced2ab8e0b817c460f1670e97d">TIM_CtrlPWMOutputs</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, FunctionalState NewState)</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;{</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;  assert_param(IS_TIM_LIST4_PERIPH(TIMx));</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;  assert_param(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;  <span class="keywordflow">if</span> (NewState != DISABLE)</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;  {</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;    <span class="comment">/* Enable the TIM Main Output */</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;    TIMx-&gt;<a class="code" href="a01279.html#ga112c0403ac38905a70cf5aaa9c8cc38a">BDTR</a> |= <a class="code" href="a01306.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>;</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;  }</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;  {</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;    <span class="comment">/* Disable the TIM Main Output */</span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;    TIMx-&gt;<a class="code" href="a01279.html#ga112c0403ac38905a70cf5aaa9c8cc38a">BDTR</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>;</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;  }  </div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;}</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;</div><div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="a01094.html#gaff2e7f9959b1b36e830df028c14accc8"> 2290</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01094.html#gaff2e7f9959b1b36e830df028c14accc8">TIM_SelectCOM</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, FunctionalState NewState)</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;{</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;  assert_param(IS_TIM_LIST4_PERIPH(TIMx));</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;  assert_param(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;  <span class="keywordflow">if</span> (NewState != DISABLE)</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;  {</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;    <span class="comment">/* Set the COM Bit */</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;    TIMx-&gt;<a class="code" href="a01279.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> |= <a class="code" href="a01306.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>;</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;  }</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;  {</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;    <span class="comment">/* Reset the COM Bit */</span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;    TIMx-&gt;<a class="code" href="a01279.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>;</div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;  }</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;}</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;</div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="a01094.html#ga0a935254e44312b1d78e8684a58db3c1"> 2315</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01094.html#ga0a935254e44312b1d78e8684a58db3c1">TIM_CCPreloadControl</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, FunctionalState NewState)</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;{ </div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;  assert_param(IS_TIM_LIST4_PERIPH(TIMx));</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;  assert_param(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;  <span class="keywordflow">if</span> (NewState != DISABLE)</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;  {</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;    <span class="comment">/* Set the CCPC Bit */</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;    TIMx-&gt;<a class="code" href="a01279.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> |= <a class="code" href="a01306.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>;</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;  }</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;  {</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;    <span class="comment">/* Reset the CCPC Bit */</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;    TIMx-&gt;<a class="code" href="a01279.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>;</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;  }</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;}</div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="a01095.html#ga70e3d6c09d55ee69002e154c85cd40e4"> 2372</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01095.html#ga70e3d6c09d55ee69002e154c85cd40e4">TIM_ITConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_IT, FunctionalState NewState)</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;{  </div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;  assert_param(IS_TIM_ALL_PERIPH(TIMx));</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;  assert_param(IS_TIM_IT(TIM_IT));</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;  assert_param(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;  </div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;  <span class="keywordflow">if</span> (NewState != DISABLE)</div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;  {</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;    <span class="comment">/* Enable the Interrupt sources */</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;    TIMx-&gt;<a class="code" href="a01279.html#ga1481b34cc41018c17e4ab592a1c8cb55">DIER</a> |= TIM_IT;</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;  }</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;  {</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;    <span class="comment">/* Disable the Interrupt sources */</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;    TIMx-&gt;<a class="code" href="a01279.html#ga1481b34cc41018c17e4ab592a1c8cb55">DIER</a> &amp;= (uint16_t)~TIM_IT;</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;  }</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;}</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;</div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="a01095.html#ga38bd4ffda920dd4f7655a0a2c6100a6e"> 2410</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01095.html#ga38bd4ffda920dd4f7655a0a2c6100a6e">TIM_GenerateEvent</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_EventSource)</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;{ </div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;  assert_param(IS_TIM_ALL_PERIPH(TIMx));</div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));</div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160; </div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;  <span class="comment">/* Set the event sources */</span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga980df1a5752e36604de4d71ce14fbfa3">EGR</a> = TIM_EventSource;</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;}</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;</div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="a01095.html#ga0adcbbd5e838ec8642e7a9b80075f41f"> 2443</a></span>&#160;FlagStatus <a class="code" href="a01095.html#ga0adcbbd5e838ec8642e7a9b80075f41f">TIM_GetFlagStatus</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_FLAG)</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;{ </div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;  ITStatus bitstatus = RESET;  </div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;  assert_param(IS_TIM_ALL_PERIPH(TIMx));</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;  </div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;  <span class="keywordflow">if</span> ((TIMx-&gt;<a class="code" href="a01279.html#ga44962ea5442d203bf4954035d1bfeb9d">SR</a> &amp; TIM_FLAG) != (uint16_t)RESET)</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;  {</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;    bitstatus = SET;</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;  }</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;  {</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;    bitstatus = RESET;</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;  }</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;  <span class="keywordflow">return</span> bitstatus;</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;}</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;</div><div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="a01095.html#ga46568c7b254941dc53e785342d60baf3"> 2485</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01095.html#ga46568c7b254941dc53e785342d60baf3">TIM_ClearFlag</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_FLAG)</div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;{  </div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;  assert_param(IS_TIM_ALL_PERIPH(TIMx));</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;   </div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;  <span class="comment">/* Clear the flags */</span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga44962ea5442d203bf4954035d1bfeb9d">SR</a> = (uint16_t)~TIM_FLAG;</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;}</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;</div><div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="a01095.html#ga0827a0b411707304f76d33050727c24d"> 2513</a></span>&#160;ITStatus <a class="code" href="a01095.html#ga0827a0b411707304f76d33050727c24d">TIM_GetITStatus</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_IT)</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;{</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;  ITStatus bitstatus = RESET;  </div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;  uint16_t itstatus = 0x0, itenable = 0x0;</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;  assert_param(IS_TIM_ALL_PERIPH(TIMx));</div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;  assert_param(IS_TIM_GET_IT(TIM_IT));</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;   </div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;  itstatus = TIMx-&gt;<a class="code" href="a01279.html#ga44962ea5442d203bf4954035d1bfeb9d">SR</a> &amp; TIM_IT;</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;  </div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;  itenable = TIMx-&gt;<a class="code" href="a01279.html#ga1481b34cc41018c17e4ab592a1c8cb55">DIER</a> &amp; TIM_IT;</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;  <span class="keywordflow">if</span> ((itstatus != (uint16_t)RESET) &amp;&amp; (itenable != (uint16_t)RESET))</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;  {</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;    bitstatus = SET;</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;  }</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;  {</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;    bitstatus = RESET;</div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;  }</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;  <span class="keywordflow">return</span> bitstatus;</div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;}</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;</div><div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="a01095.html#ga9eb1e95af71ed380f51a2c6d585cc5d6"> 2554</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01095.html#ga9eb1e95af71ed380f51a2c6d585cc5d6">TIM_ClearITPendingBit</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_IT)</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;{</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;  assert_param(IS_TIM_ALL_PERIPH(TIMx));</div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;</div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;  <span class="comment">/* Clear the IT pending Bit */</span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga44962ea5442d203bf4954035d1bfeb9d">SR</a> = (uint16_t)~TIM_IT;</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;}</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;</div><div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="a01095.html#gad7156f84c436c8ac92cd789611826d09"> 2591</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01095.html#gad7156f84c436c8ac92cd789611826d09">TIM_DMAConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)</div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;{</div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;  assert_param(IS_TIM_LIST3_PERIPH(TIMx));</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;  assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); </div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));</div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;</div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;  <span class="comment">/* Set the DMA Base and the DMA Burst Length */</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga0afd527a4ec64faf878f9957096102bf">DCR</a> = TIM_DMABase | TIM_DMABurstLength;</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;}</div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;</div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="a01095.html#ga24700389cfa3ea9b42234933b23f1399"> 2618</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01095.html#ga24700389cfa3ea9b42234933b23f1399">TIM_DMACmd</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;{ </div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;  assert_param(IS_TIM_LIST5_PERIPH(TIMx)); </div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));</div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;  assert_param(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;  </div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;  <span class="keywordflow">if</span> (NewState != DISABLE)</div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;  {</div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;    <span class="comment">/* Enable the DMA sources */</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;    TIMx-&gt;<a class="code" href="a01279.html#ga1481b34cc41018c17e4ab592a1c8cb55">DIER</a> |= TIM_DMASource; </div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;  }</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;  {</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;    <span class="comment">/* Disable the DMA sources */</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;    TIMx-&gt;<a class="code" href="a01279.html#ga1481b34cc41018c17e4ab592a1c8cb55">DIER</a> &amp;= (uint16_t)~TIM_DMASource;</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;  }</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;}</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;</div><div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="a01095.html#ga5273cb65acb885fe7982827b1c6b7d75"> 2644</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01095.html#ga5273cb65acb885fe7982827b1c6b7d75">TIM_SelectCCDMA</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, FunctionalState NewState)</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;{</div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;  assert_param(IS_TIM_LIST3_PERIPH(TIMx));</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;  assert_param(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;  <span class="keywordflow">if</span> (NewState != DISABLE)</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;  {</div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;    <span class="comment">/* Set the CCDS Bit */</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;    TIMx-&gt;<a class="code" href="a01279.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> |= <a class="code" href="a01306.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>;</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;  }</div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;  {</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;    <span class="comment">/* Reset the CCDS Bit */</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;    TIMx-&gt;<a class="code" href="a01279.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>;</div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;  }</div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;}</div><div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="a01096.html#ga2394f0221709c0659874f9a4184cf86e"> 2683</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01096.html#ga2394f0221709c0659874f9a4184cf86e">TIM_InternalClockConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx)</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;{</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;  assert_param(IS_TIM_LIST2_PERIPH(TIMx));</div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;  <span class="comment">/* Disable slave mode to clock the prescaler directly with the internal clock */</span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga02758713abfe580460dd5bcd8762702a">SMCR</a> &amp;=  (uint16_t)~<a class="code" href="a01306.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>;</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;}</div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;</div><div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="a01096.html#gabef227d21d9e121e6a4ec5ab6223f5a9"> 2704</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01096.html#gabef227d21d9e121e6a4ec5ab6223f5a9">TIM_ITRxExternalClockConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_InputTriggerSource)</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;{</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;  assert_param(IS_TIM_LIST2_PERIPH(TIMx));</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));</div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;  <span class="comment">/* Select the Internal Trigger */</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;  <a class="code" href="a01097.html#ga4252583c6ae8a73d6fc66f7e951dbc35">TIM_SelectInputTrigger</a>(TIMx, TIM_InputTriggerSource);</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;</div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;  <span class="comment">/* Select the External clock mode1 */</span></div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga02758713abfe580460dd5bcd8762702a">SMCR</a> |= TIM_SlaveMode_External1;</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;}</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;</div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="a01096.html#gaf460e7d9c9969044e364130e209937fc"> 2734</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01096.html#gaf460e7d9c9969044e364130e209937fc">TIM_TIxExternalClockConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_TIxExternalCLKSource,</div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;                                uint16_t TIM_ICPolarity, uint16_t ICFilter)</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;{</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;  assert_param(IS_TIM_LIST1_PERIPH(TIMx));</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;  assert_param(IS_TIM_IC_FILTER(ICFilter));</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;  <span class="comment">/* Configure the Timer Input Clock Source */</span></div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;  <span class="keywordflow">if</span> (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;  {</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;    <a class="code" href="a01090.html#gafed528b30af910d7e55ebd1d22a9a58f">TI2_Config</a>(TIMx, TIM_ICPolarity, <a class="code" href="a00916.html#ga3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>, ICFilter);</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;  }</div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;  {</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;    <a class="code" href="a01090.html#gac8dbcb0d903cc0a3491155b5b4fbee65">TI1_Config</a>(TIMx, TIM_ICPolarity, <a class="code" href="a00916.html#ga3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>, ICFilter);</div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;  }</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;  <span class="comment">/* Select the Trigger source */</span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;  <a class="code" href="a01097.html#ga4252583c6ae8a73d6fc66f7e951dbc35">TIM_SelectInputTrigger</a>(TIMx, TIM_TIxExternalCLKSource);</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;  <span class="comment">/* Select the External clock mode1 */</span></div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga02758713abfe580460dd5bcd8762702a">SMCR</a> |= TIM_SlaveMode_External1;</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;}</div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;</div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="a01096.html#ga47c05638b93aabcd641dbc8859e1b2df"> 2774</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01096.html#ga47c05638b93aabcd641dbc8859e1b2df">TIM_ETRClockMode1Config</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_ExtTRGPrescaler,</div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;                            uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;{</div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;  uint16_t tmpsmcr = 0;</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;  assert_param(IS_TIM_LIST3_PERIPH(TIMx));</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));</div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;  <span class="comment">/* Configure the ETR Clock source */</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;  <a class="code" href="a01097.html#ga8bdde400b7a30f3e747fe8e4962c0abe">TIM_ETRConfig</a>(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);</div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;  </div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;  <span class="comment">/* Get the TIMx SMCR register value */</span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;  tmpsmcr = TIMx-&gt;<a class="code" href="a01279.html#ga02758713abfe580460dd5bcd8762702a">SMCR</a>;</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;  <span class="comment">/* Reset the SMS Bits */</span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;  tmpsmcr &amp;= (uint16_t)~<a class="code" href="a01306.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>;</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;</div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;  <span class="comment">/* Select the External clock mode1 */</span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;  tmpsmcr |= TIM_SlaveMode_External1;</div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;  <span class="comment">/* Select the Trigger selection : ETRF */</span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;  tmpsmcr &amp;= (uint16_t)~<a class="code" href="a01306.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>;</div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;  tmpsmcr |= TIM_TS_ETRF;</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;  <span class="comment">/* Write to TIMx SMCR */</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga02758713abfe580460dd5bcd8762702a">SMCR</a> = tmpsmcr;</div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;}</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;</div><div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="a01096.html#ga0a9cbcbab32326cbbdaf4c111f59ec20"> 2821</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01096.html#ga0a9cbcbab32326cbbdaf4c111f59ec20">TIM_ETRClockMode2Config</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_ExtTRGPrescaler, </div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;{</div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;  assert_param(IS_TIM_LIST3_PERIPH(TIMx));</div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));</div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;</div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;  <span class="comment">/* Configure the ETR Clock source */</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;  <a class="code" href="a01097.html#ga8bdde400b7a30f3e747fe8e4962c0abe">TIM_ETRConfig</a>(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);</div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;  <span class="comment">/* Enable the External clock mode2 */</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga02758713abfe580460dd5bcd8762702a">SMCR</a> |= <a class="code" href="a01306.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>;</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;}</div><div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="a01097.html#ga4252583c6ae8a73d6fc66f7e951dbc35"> 2892</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01097.html#ga4252583c6ae8a73d6fc66f7e951dbc35">TIM_SelectInputTrigger</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_InputTriggerSource)</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;{</div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;  uint16_t tmpsmcr = 0;</div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;</div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); </div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));</div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;</div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;  <span class="comment">/* Get the TIMx SMCR register value */</span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;  tmpsmcr = TIMx-&gt;<a class="code" href="a01279.html#ga02758713abfe580460dd5bcd8762702a">SMCR</a>;</div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;</div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;  <span class="comment">/* Reset the TS Bits */</span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;  tmpsmcr &amp;= (uint16_t)~<a class="code" href="a01306.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>;</div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;</div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;  <span class="comment">/* Set the Input Trigger source */</span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;  tmpsmcr |= TIM_InputTriggerSource;</div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;</div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;  <span class="comment">/* Write to TIMx SMCR */</span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga02758713abfe580460dd5bcd8762702a">SMCR</a> = tmpsmcr;</div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;}</div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;</div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="a01097.html#ga28745aaa549e2067e42c19569209e6c6"> 2935</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01097.html#ga28745aaa549e2067e42c19569209e6c6">TIM_SelectOutputTrigger</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_TRGOSource)</div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;{</div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;  assert_param(IS_TIM_LIST5_PERIPH(TIMx));</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));</div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;</div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;  <span class="comment">/* Reset the MMS Bits */</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>;</div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;  <span class="comment">/* Select the TRGO source */</span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> |=  TIM_TRGOSource;</div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;}</div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;</div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="a01097.html#ga2f19ce1d90990691cf037e419ba08003"> 2959</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01097.html#ga2f19ce1d90990691cf037e419ba08003">TIM_SelectSlaveMode</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_SlaveMode)</div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;{</div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;  assert_param(IS_TIM_LIST2_PERIPH(TIMx));</div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));</div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;</div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;  <span class="comment">/* Reset the SMS Bits */</span></div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga02758713abfe580460dd5bcd8762702a">SMCR</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>;</div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;</div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;  <span class="comment">/* Select the Slave Mode */</span></div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga02758713abfe580460dd5bcd8762702a">SMCR</a> |= TIM_SlaveMode;</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;}</div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;</div><div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="a01097.html#ga4dcc3d11b670c381d0ff9cb7e9fd01e2"> 2982</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01097.html#ga4dcc3d11b670c381d0ff9cb7e9fd01e2">TIM_SelectMasterSlaveMode</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_MasterSlaveMode)</div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;{</div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;  assert_param(IS_TIM_LIST2_PERIPH(TIMx));</div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));</div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;</div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;  <span class="comment">/* Reset the MSM Bit */</span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga02758713abfe580460dd5bcd8762702a">SMCR</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>;</div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;  </div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;  <span class="comment">/* Set or Reset the MSM Bit */</span></div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga02758713abfe580460dd5bcd8762702a">SMCR</a> |= TIM_MasterSlaveMode;</div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;}</div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;</div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="a01097.html#ga8bdde400b7a30f3e747fe8e4962c0abe"> 3012</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01097.html#ga8bdde400b7a30f3e747fe8e4962c0abe">TIM_ETRConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_ExtTRGPrescaler,</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;                   uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;{</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;  uint16_t tmpsmcr = 0;</div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;</div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;  assert_param(IS_TIM_LIST3_PERIPH(TIMx));</div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));</div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));</div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));</div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;</div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;  tmpsmcr = TIMx-&gt;<a class="code" href="a01279.html#ga02758713abfe580460dd5bcd8762702a">SMCR</a>;</div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;</div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;  <span class="comment">/* Reset the ETR Bits */</span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;  tmpsmcr &amp;= SMCR_ETR_MASK;</div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;</div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;  <span class="comment">/* Set the Prescaler, the Filter value and the Polarity */</span></div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter &lt;&lt; (uint16_t)8)));</div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;</div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;  <span class="comment">/* Write to TIMx SMCR */</span></div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga02758713abfe580460dd5bcd8762702a">SMCR</a> = tmpsmcr;</div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;}</div><div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="a01098.html#ga0fc7e76c47a3bd1ba1ebc71427832b51"> 3070</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01098.html#ga0fc7e76c47a3bd1ba1ebc71427832b51">TIM_EncoderInterfaceConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_EncoderMode,</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)</div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;{</div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;  uint16_t tmpsmcr = 0;</div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;  uint16_t tmpccer = 0;</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;    </div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;  assert_param(IS_TIM_LIST2_PERIPH(TIMx));</div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));</div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));</div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));</div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;</div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;  <span class="comment">/* Get the TIMx SMCR register value */</span></div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;  tmpsmcr = TIMx-&gt;<a class="code" href="a01279.html#ga02758713abfe580460dd5bcd8762702a">SMCR</a>;</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;  <span class="comment">/* Get the TIMx CCER register value */</span></div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;  <span class="comment">/* Set the encoder Mode */</span></div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;  tmpsmcr &amp;= (uint16_t)~<a class="code" href="a01306.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>;</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;  tmpsmcr |= TIM_EncoderMode;</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;</div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;  <span class="comment">/* Select the Capture Compare 1 and the Capture Compare 2 as input */</span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;  tmpccmr1 &amp;= ((uint16_t)~<a class="code" href="a01306.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &amp; ((uint16_t)~<a class="code" href="a01306.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>);</div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;  tmpccmr1 |= <a class="code" href="a01306.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a> | <a class="code" href="a01306.html#ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</a>;</div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;</div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;  <span class="comment">/* Set the TI1 and the TI2 Polarities */</span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;  tmpccer &amp;= ((uint16_t)~<a class="code" href="a01306.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &amp; ((uint16_t)~<a class="code" href="a01306.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>);</div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity &lt;&lt; (uint16_t)4));</div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;</div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;  <span class="comment">/* Write to TIMx SMCR */</span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga02758713abfe580460dd5bcd8762702a">SMCR</a> = tmpsmcr;</div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;</div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 */</span></div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;</div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;  <span class="comment">/* Write to TIMx CCER */</span></div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;}</div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;</div><div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="a01098.html#ga42c2d1025a3937c9d9f38631af86ffa4"> 3122</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01098.html#ga42c2d1025a3937c9d9f38631af86ffa4">TIM_SelectHallSensor</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, FunctionalState NewState)</div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;{</div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;  assert_param(IS_TIM_LIST2_PERIPH(TIMx));</div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;  assert_param(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;  <span class="keywordflow">if</span> (NewState != DISABLE)</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;  {</div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;    <span class="comment">/* Set the TI1S Bit */</span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;    TIMx-&gt;<a class="code" href="a01279.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> |= <a class="code" href="a01306.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>;</div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;  }</div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;  {</div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;    <span class="comment">/* Reset the TI1S Bit */</span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;    TIMx-&gt;<a class="code" href="a01279.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>;</div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;  }</div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;}</div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="a01099.html#ga08ffb6f2bfa96b6fbcbb8d8001cb8ba9"> 3173</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01099.html#ga08ffb6f2bfa96b6fbcbb8d8001cb8ba9">TIM_RemapConfig</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_Remap)</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;{</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160; <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;  assert_param(IS_TIM_LIST6_PERIPH(TIMx));</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;  assert_param(IS_TIM_REMAP(TIM_Remap));</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;</div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;  <span class="comment">/* Set the Timer remapping configuration */</span></div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga47766f433b160258ec05dbb6498fd271">OR</a> =  TIM_Remap;</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;}</div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="a01090.html#gac8dbcb0d903cc0a3491155b5b4fbee65"> 3204</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="a01090.html#gac8dbcb0d903cc0a3491155b5b4fbee65">TI1_Config</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,</div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;                       uint16_t TIM_ICFilter)</div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;{</div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;  uint16_t tmpccmr1 = 0, tmpccer = 0;</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;  <span class="comment">/* Disable the Channel 1: Reset the CC1E Bit */</span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>;</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;</div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;  <span class="comment">/* Select the Input and set the filter */</span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;  tmpccmr1 &amp;= ((uint16_t)~<a class="code" href="a01306.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &amp; ((uint16_t)~<a class="code" href="a01306.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>);</div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter &lt;&lt; (uint16_t)4));</div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;</div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;  <span class="comment">/* Select the Polarity and set the CC1E Bit */</span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;  tmpccer &amp;= (uint16_t)~(<a class="code" href="a01306.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> | <a class="code" href="a01306.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>);</div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)<a class="code" href="a01306.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>);</div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 and CCER registers */</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;}</div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;</div><div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="a01090.html#gafed528b30af910d7e55ebd1d22a9a58f"> 3245</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="a01090.html#gafed528b30af910d7e55ebd1d22a9a58f">TI2_Config</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;                       uint16_t TIM_ICFilter)</div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;{</div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;  <span class="comment">/* Disable the Channel 2: Reset the CC2E Bit */</span></div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>;</div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;  tmp = (uint16_t)(TIM_ICPolarity &lt;&lt; 4);</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;</div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;  <span class="comment">/* Select the Input and set the filter */</span></div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;  tmpccmr1 &amp;= ((uint16_t)~<a class="code" href="a01306.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>) &amp; ((uint16_t)~<a class="code" href="a01306.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a>);</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;  tmpccmr1 |= (uint16_t)(TIM_ICFilter &lt;&lt; 12);</div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;  tmpccmr1 |= (uint16_t)(TIM_ICSelection &lt;&lt; 8);</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;  <span class="comment">/* Select the Polarity and set the CC2E Bit */</span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;  tmpccer &amp;= (uint16_t)~(<a class="code" href="a01306.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a> | <a class="code" href="a01306.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>);</div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;  tmpccer |=  (uint16_t)(tmp | (uint16_t)<a class="code" href="a01306.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>);</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;</div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 and CCER registers */</span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1 ;</div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;}</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;</div><div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="a01090.html#gae0776241db23f0f31950476804dad588"> 3287</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="a01090.html#gae0776241db23f0f31950476804dad588">TI3_Config</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,</div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;                       uint16_t TIM_ICFilter)</div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;{</div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;</div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;</div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;  <span class="comment">/* Disable the Channel 3: Reset the CC3E Bit */</span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>;</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;  tmp = (uint16_t)(TIM_ICPolarity &lt;&lt; 8);</div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;</div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;  <span class="comment">/* Select the Input and set the filter */</span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;  tmpccmr2 &amp;= ((uint16_t)~<a class="code" href="a01306.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &amp; ((uint16_t)~<a class="code" href="a01306.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a>);</div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter &lt;&lt; (uint16_t)4));</div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;</div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;  <span class="comment">/* Select the Polarity and set the CC3E Bit */</span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;  tmpccer &amp;= (uint16_t)~(<a class="code" href="a01306.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a> | <a class="code" href="a01306.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>);</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;  tmpccer |= (uint16_t)(tmp | (uint16_t)<a class="code" href="a01306.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>);</div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;</div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 and CCER registers */</span></div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;}</div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;</div><div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="a01090.html#gaee26c0ada47174264fcd624cad3a91aa"> 3328</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="a01090.html#gaee26c0ada47174264fcd624cad3a91aa">TI4_Config</a>(<a class="code" href="a00027.html#a01412">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,</div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;                       uint16_t TIM_ICFilter)</div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;{</div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;</div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;</div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;  <span class="comment">/* Disable the Channel 4: Reset the CC4E Bit */</span></div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t)~<a class="code" href="a01306.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>;</div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;  tmp = (uint16_t)(TIM_ICPolarity &lt;&lt; 12);</div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;</div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;  <span class="comment">/* Select the Input and set the filter */</span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;  tmpccmr2 &amp;= ((uint16_t)~<a class="code" href="a01306.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>) &amp; ((uint16_t)~<a class="code" href="a01306.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a>);</div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;  tmpccmr2 |= (uint16_t)(TIM_ICSelection &lt;&lt; 8);</div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;  tmpccmr2 |= (uint16_t)(TIM_ICFilter &lt;&lt; 12);</div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;</div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;  <span class="comment">/* Select the Polarity and set the CC4E Bit */</span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;  tmpccer &amp;= (uint16_t)~(<a class="code" href="a01306.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a> | <a class="code" href="a01306.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a>);</div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;  tmpccer |= (uint16_t)(tmp | (uint16_t)<a class="code" href="a01306.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>);</div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;</div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 and CCER registers */</span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;  TIMx-&gt;<a class="code" href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer ;</div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;}</div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;</div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="a01092_html_ga304ff7c8a1615498da749bf2507e9f2b"><div class="ttname"><a href="a01092.html#ga304ff7c8a1615498da749bf2507e9f2b">TIM_CCxNCmd</a></div><div class="ttdeci">void TIM_CCxNCmd(TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)</div><div class="ttdoc">Enables or disables the TIM Capture Compare Channel xN. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01816">stm32f4xx_tim.c:1816</a></div></div>
<div class="ttc" id="a01092_html_ga3ecc4647d9ede261beb5e0535cf29ebb"><div class="ttname"><a href="a01092.html#ga3ecc4647d9ede261beb5e0535cf29ebb">TIM_CCxCmd</a></div><div class="ttdeci">void TIM_CCxCmd(TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)</div><div class="ttdoc">Enables or disables the TIM Capture Compare Channel x. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01786">stm32f4xx_tim.c:1786</a></div></div>
<div class="ttc" id="a01091_html_gace2384dd33e849a054f61b8e1fc7e7c3"><div class="ttname"><a href="a01091.html#gace2384dd33e849a054f61b8e1fc7e7c3">TIM_UpdateDisableConfig</a></div><div class="ttdeci">void TIM_UpdateDisableConfig(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or Disables the TIMx Update event. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l00468">stm32f4xx_tim.c:468</a></div></div>
<div class="ttc" id="a01306_html_gad46cce61d3bd83b64257ba75e54ee1aa"><div class="ttname"><a href="a01306.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a></div><div class="ttdeci">#define TIM_CCER_CC3NE</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10636">stm32f4xx.h:10636</a></div></div>
<div class="ttc" id="a01306_html_ga41b88bff3f38cec0617ce66fa5aef260"><div class="ttname"><a href="a01306.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a></div><div class="ttdeci">#define TIM_CCER_CC4NP</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10640">stm32f4xx.h:10640</a></div></div>
<div class="ttc" id="a01279_html_gaf17f19bb4aeea3cc14fa73dfa7772cb8"><div class="ttname"><a href="a01279.html#gaf17f19bb4aeea3cc14fa73dfa7772cb8">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l01689">stm32f4xx.h:1689</a></div></div>
<div class="ttc" id="a01096_html_ga0a9cbcbab32326cbbdaf4c111f59ec20"><div class="ttname"><a href="a01096.html#ga0a9cbcbab32326cbbdaf4c111f59ec20">TIM_ETRClockMode2Config</a></div><div class="ttdeci">void TIM_ETRClockMode2Config(TIM_TypeDef *TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</div><div class="ttdoc">Configures the External clock Mode2. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02821">stm32f4xx_tim.c:2821</a></div></div>
<div class="ttc" id="a01306_html_ga940b041ab5975311f42f26d314a4b621"><div class="ttname"><a href="a01306.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a></div><div class="ttdeci">#define TIM_CCER_CC4E</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10638">stm32f4xx.h:10638</a></div></div>
<div class="ttc" id="a00117_html_a71f25c4b4d7207152436dd716a6cb2f1"><div class="ttname"><a href="a00117.html#a71f25c4b4d7207152436dd716a6cb2f1">TIM_BDTRInitTypeDef::TIM_BreakPolarity</a></div><div class="ttdeci">uint16_t TIM_BreakPolarity</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00162">stm32f4xx_tim.h:162</a></div></div>
<div class="ttc" id="a01306_html_gad644f2f4b26e46587abedc8d3164e56e"><div class="ttname"><a href="a01306.html#gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a></div><div class="ttdeci">#define TIM_CR2_OIS4</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10454">stm32f4xx.h:10454</a></div></div>
<div class="ttc" id="a00117_html_a642ee05352126af48248167939742034"><div class="ttname"><a href="a00117.html#a642ee05352126af48248167939742034">TIM_TimeBaseInitTypeDef::TIM_Period</a></div><div class="ttdeci">uint32_t TIM_Period</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00063">stm32f4xx_tim.h:63</a></div></div>
<div class="ttc" id="a01092_html_ga8b2391685a519e60e596b7d596f86f09"><div class="ttname"><a href="a01092.html#ga8b2391685a519e60e596b7d596f86f09">TIM_OC3PreloadConfig</a></div><div class="ttdeci">void TIM_OC3PreloadConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</div><div class="ttdoc">Enables or disables the TIMx peripheral Preload register on CCR3. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01297">stm32f4xx_tim.c:1297</a></div></div>
<div class="ttc" id="a00117_html_acc7066b59671f62f2696c382c879c9c8"><div class="ttname"><a href="a00117.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCInitTypeDef::TIM_OCPolarity</a></div><div class="ttdeci">uint16_t TIM_OCPolarity</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00099">stm32f4xx_tim.h:99</a></div></div>
<div class="ttc" id="a01097_html_ga4252583c6ae8a73d6fc66f7e951dbc35"><div class="ttname"><a href="a01097.html#ga4252583c6ae8a73d6fc66f7e951dbc35">TIM_SelectInputTrigger</a></div><div class="ttdeci">void TIM_SelectInputTrigger(TIM_TypeDef *TIMx, uint16_t TIM_InputTriggerSource)</div><div class="ttdoc">Selects the Input Trigger source. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02892">stm32f4xx_tim.c:2892</a></div></div>
<div class="ttc" id="a01279_html_ga02758713abfe580460dd5bcd8762702a"><div class="ttname"><a href="a01279.html#ga02758713abfe580460dd5bcd8762702a">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint16_t SMCR</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l01672">stm32f4xx.h:1672</a></div></div>
<div class="ttc" id="a01279_html_ga85fdb75569bd7ea26fa48544786535be"><div class="ttname"><a href="a01279.html#ga85fdb75569bd7ea26fa48544786535be">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l01695">stm32f4xx.h:1695</a></div></div>
<div class="ttc" id="a01095_html_ga0827a0b411707304f76d33050727c24d"><div class="ttname"><a href="a01095.html#ga0827a0b411707304f76d33050727c24d">TIM_GetITStatus</a></div><div class="ttdeci">ITStatus TIM_GetITStatus(TIM_TypeDef *TIMx, uint16_t TIM_IT)</div><div class="ttdoc">Checks whether the TIM interrupt has occurred or not. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02513">stm32f4xx_tim.c:2513</a></div></div>
<div class="ttc" id="a01306_html_ga4029686d3307111d3f9f4400e29e4521"><div class="ttname"><a href="a01306.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a></div><div class="ttdeci">#define TIM_CCER_CC3NP</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10637">stm32f4xx.h:10637</a></div></div>
<div class="ttc" id="a01279_html_ga977b3cf310388b5ad02440d64d03810a"><div class="ttname"><a href="a01279.html#ga977b3cf310388b5ad02440d64d03810a">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint16_t CCMR2</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l01682">stm32f4xx.h:1682</a></div></div>
<div class="ttc" id="a01092_html_ga60e6c29ad8f919bef616cf8e3306dd64"><div class="ttname"><a href="a01092.html#ga60e6c29ad8f919bef616cf8e3306dd64">TIM_OC1PreloadConfig</a></div><div class="ttdeci">void TIM_OC1PreloadConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</div><div class="ttdoc">Enables or disables the TIMx peripheral Preload register on CCR1. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01238">stm32f4xx_tim.c:1238</a></div></div>
<div class="ttc" id="a01094_html_ga0a935254e44312b1d78e8684a58db3c1"><div class="ttname"><a href="a01094.html#ga0a935254e44312b1d78e8684a58db3c1">TIM_CCPreloadControl</a></div><div class="ttdeci">void TIM_CCPreloadControl(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Sets or Resets the TIM peripheral Capture Compare Preload Control bit. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02315">stm32f4xx_tim.c:2315</a></div></div>
<div class="ttc" id="a01093_html_ga2524cb5db14e388fb7f20c99fb3d58a5"><div class="ttname"><a href="a01093.html#ga2524cb5db14e388fb7f20c99fb3d58a5">TIM_GetCapture2</a></div><div class="ttdeci">uint32_t TIM_GetCapture2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Input Capture 2 value. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02047">stm32f4xx_tim.c:2047</a></div></div>
<div class="ttc" id="a01092_html_ga75b4614c6dd2cd52f2c5becdb6590c10"><div class="ttname"><a href="a01092.html#ga75b4614c6dd2cd52f2c5becdb6590c10">TIM_OC2PreloadConfig</a></div><div class="ttdeci">void TIM_OC2PreloadConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</div><div class="ttdoc">Enables or disables the TIMx peripheral Preload register on CCR2. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01268">stm32f4xx_tim.c:1268</a></div></div>
<div class="ttc" id="a01306_html_ga5e8e704f9ce5742f45e15e3b3126aa9d"><div class="ttname"><a href="a01306.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC2PSC</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10564">stm32f4xx.h:10564</a></div></div>
<div class="ttc" id="a01279_html_ga0afd527a4ec64faf878f9957096102bf"><div class="ttname"><a href="a01279.html#ga0afd527a4ec64faf878f9957096102bf">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint16_t DCR</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l01698">stm32f4xx.h:1698</a></div></div>
<div class="ttc" id="a01306_html_ga52095cae524adb237339bfee92e8168a"><div class="ttname"><a href="a01306.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a></div><div class="ttdeci">#define TIM_CCMR2_OC3M</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10582">stm32f4xx.h:10582</a></div></div>
<div class="ttc" id="a01306_html_ga277a096614829feba2d0a4fbb7d3dffc"><div class="ttname"><a href="a01306.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a></div><div class="ttdeci">#define TIM_BDTR_MOE</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10686">stm32f4xx.h:10686</a></div></div>
<div class="ttc" id="a01306_html_ga8f44c50cf9928d2afab014e2ca29baba"><div class="ttname"><a href="a01306.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1CE</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10536">stm32f4xx.h:10536</a></div></div>
<div class="ttc" id="a01093_html_gaa71f9296556310f85628d6c748a06475"><div class="ttname"><a href="a01093.html#gaa71f9296556310f85628d6c748a06475">TIM_PWMIConfig</a></div><div class="ttdeci">void TIM_PWMIConfig(TIM_TypeDef *TIMx, TIM_ICInitTypeDef *TIM_ICInitStruct)</div><div class="ttdoc">Configures the TIM peripheral according to the specified parameters in the TIM_ICInitStruct to measur...</div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01975">stm32f4xx_tim.c:1975</a></div></div>
<div class="ttc" id="a01096_html_ga2394f0221709c0659874f9a4184cf86e"><div class="ttname"><a href="a01096.html#ga2394f0221709c0659874f9a4184cf86e">TIM_InternalClockConfig</a></div><div class="ttdeci">void TIM_InternalClockConfig(TIM_TypeDef *TIMx)</div><div class="ttdoc">Configures the TIMx internal Clock. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02683">stm32f4xx_tim.c:2683</a></div></div>
<div class="ttc" id="a00424_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="a00424.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="a00424_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="a00544_html"><div class="ttname"><a href="a00544.html">stm32f4xx_rcc.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the RCC firmware library. </div></div>
<div class="ttc" id="a01092_html_ga34e926cd8a99cfcc7480b2d6de5118b6"><div class="ttname"><a href="a01092.html#ga34e926cd8a99cfcc7480b2d6de5118b6">TIM_ClearOC1Ref</a></div><div class="ttdeci">void TIM_ClearOC1Ref(TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</div><div class="ttdoc">Clears or safeguards the OCREF1 signal on an external event. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01476">stm32f4xx_tim.c:1476</a></div></div>
<div class="ttc" id="a01306_html_ga19a8dd4ea04d262ec4e97b5c7a8677a5"><div class="ttname"><a href="a01306.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2CE</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10550">stm32f4xx.h:10550</a></div></div>
<div class="ttc" id="a01092_html_ga3d2902b6fbab8dd55cd531055ffcc63d"><div class="ttname"><a href="a01092.html#ga3d2902b6fbab8dd55cd531055ffcc63d">TIM_ForcedOC2Config</a></div><div class="ttdeci">void TIM_ForcedOC2Config(TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</div><div class="ttdoc">Forces the TIMx output 2 waveform to active or inactive level. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01153">stm32f4xx_tim.c:1153</a></div></div>
<div class="ttc" id="a01306_html_ga294e216b50edd1c2f891143e1f971048"><div class="ttname"><a href="a01306.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a></div><div class="ttdeci">#define TIM_CCMR2_CC4S</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10589">stm32f4xx.h:10589</a></div></div>
<div class="ttc" id="a01306_html_gafc3d11f2e968752bc9ec7131c986c3a6"><div class="ttname"><a href="a01306.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a></div><div class="ttdeci">#define TIM_CCMR2_IC3PSC</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10605">stm32f4xx.h:10605</a></div></div>
<div class="ttc" id="a01092_html_ga2017455121d910d6ff63ac6f219842c5"><div class="ttname"><a href="a01092.html#ga2017455121d910d6ff63ac6f219842c5">TIM_OC2Init</a></div><div class="ttdeci">void TIM_OC2Init(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Initializes the TIMx Channel2 according to the specified parameters in the TIM_OCInitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l00754">stm32f4xx_tim.c:754</a></div></div>
<div class="ttc" id="a01306_html_gacbed61ff3ba57c7fe6d3386ce3b7af2b"><div class="ttname"><a href="a01306.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a></div><div class="ttdeci">#define TIM_CCMR2_OC4M</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10596">stm32f4xx.h:10596</a></div></div>
<div class="ttc" id="a01099_html_ga08ffb6f2bfa96b6fbcbb8d8001cb8ba9"><div class="ttname"><a href="a01099.html#ga08ffb6f2bfa96b6fbcbb8d8001cb8ba9">TIM_RemapConfig</a></div><div class="ttdeci">void TIM_RemapConfig(TIM_TypeDef *TIMx, uint16_t TIM_Remap)</div><div class="ttdoc">Configures the TIM2, TIM5 and TIM11 Remapping input capabilities. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l03173">stm32f4xx_tim.c:3173</a></div></div>
<div class="ttc" id="a01279_html_ga47766f433b160258ec05dbb6498fd271"><div class="ttname"><a href="a01279.html#ga47766f433b160258ec05dbb6498fd271">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint16_t OR</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l01702">stm32f4xx.h:1702</a></div></div>
<div class="ttc" id="a01091_html_ga53607976e0866ab424e294cda9f6036e"><div class="ttname"><a href="a01091.html#ga53607976e0866ab424e294cda9f6036e">TIM_GetCounter</a></div><div class="ttdeci">uint32_t TIM_GetCounter(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Counter value. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l00438">stm32f4xx_tim.c:438</a></div></div>
<div class="ttc" id="a01306_html_ga2eabcc7e322b02c9c406b3ff70308260"><div class="ttname"><a href="a01306.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a></div><div class="ttdeci">#define TIM_CCMR2_CC3S</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10575">stm32f4xx.h:10575</a></div></div>
<div class="ttc" id="a00117_html_a121b27ced71ccb2c85f1d9825ae8d496"><div class="ttname"><a href="a00117.html#a121b27ced71ccb2c85f1d9825ae8d496">TIM_TimeBaseInitTypeDef::TIM_RepetitionCounter</a></div><div class="ttdeci">uint8_t TIM_RepetitionCounter</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00070">stm32f4xx_tim.h:70</a></div></div>
<div class="ttc" id="a01306_html_ga3faf23dc47e1b0877352d7f5a00f72e1"><div class="ttname"><a href="a01306.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a></div><div class="ttdeci">#define TIM_CCER_CC4P</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10639">stm32f4xx.h:10639</a></div></div>
<div class="ttc" id="a01091_html_gadd2cca5fac6c1291dc4339098d5c9562"><div class="ttname"><a href="a01091.html#gadd2cca5fac6c1291dc4339098d5c9562">TIM_SelectOnePulseMode</a></div><div class="ttdeci">void TIM_SelectOnePulseMode(TIM_TypeDef *TIMx, uint16_t TIM_OPMode)</div><div class="ttdoc">Selects the TIMx&amp;#39;s One Pulse Mode. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l00549">stm32f4xx_tim.c:549</a></div></div>
<div class="ttc" id="a01094_html_gaff2e7f9959b1b36e830df028c14accc8"><div class="ttname"><a href="a01094.html#gaff2e7f9959b1b36e830df028c14accc8">TIM_SelectCOM</a></div><div class="ttdeci">void TIM_SelectCOM(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Selects the TIM peripheral Commutation event. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02290">stm32f4xx_tim.c:2290</a></div></div>
<div class="ttc" id="a01279_html_ga6095a27d764d06750fc0d642e08f8b2a"><div class="ttname"><a href="a01279.html#ga6095a27d764d06750fc0d642e08f8b2a">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l01686">stm32f4xx.h:1686</a></div></div>
<div class="ttc" id="a01091_html_ga1d7a8f952e209de142499e67a653fc1f"><div class="ttname"><a href="a01091.html#ga1d7a8f952e209de142499e67a653fc1f">TIM_UpdateRequestConfig</a></div><div class="ttdeci">void TIM_UpdateRequestConfig(TIM_TypeDef *TIMx, uint16_t TIM_UpdateSource)</div><div class="ttdoc">Configures the TIMx Update Request Interrupt source. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l00497">stm32f4xx_tim.c:497</a></div></div>
<div class="ttc" id="a01091_html_ga1659cc0ce503ac151568e0c7c02b1ba5"><div class="ttname"><a href="a01091.html#ga1659cc0ce503ac151568e0c7c02b1ba5">TIM_DeInit</a></div><div class="ttdeci">void TIM_DeInit(TIM_TypeDef *TIMx)</div><div class="ttdoc">Deinitializes the TIMx peripheral registers to their default reset values. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l00200">stm32f4xx_tim.c:200</a></div></div>
<div class="ttc" id="a01306_html_ga813056b3f90a13c4432aeba55f28957e"><div class="ttname"><a href="a01306.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a></div><div class="ttdeci">#define TIM_CCER_CC1NE</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10628">stm32f4xx.h:10628</a></div></div>
<div class="ttc" id="a01306_html_ga3136c6e776c6066509d298b6a9b34912"><div class="ttname"><a href="a01306.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a></div><div class="ttdeci">#define TIM_CCER_CC2P</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10631">stm32f4xx.h:10631</a></div></div>
<div class="ttc" id="a01095_html_ga38bd4ffda920dd4f7655a0a2c6100a6e"><div class="ttname"><a href="a01095.html#ga38bd4ffda920dd4f7655a0a2c6100a6e">TIM_GenerateEvent</a></div><div class="ttdeci">void TIM_GenerateEvent(TIM_TypeDef *TIMx, uint16_t TIM_EventSource)</div><div class="ttdoc">Configures the TIMx event to be generate by software. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02410">stm32f4xx_tim.c:2410</a></div></div>
<div class="ttc" id="a01279_html_ga61400ce239355b62aa25c95fcc18a5e1"><div class="ttname"><a href="a01279.html#ga61400ce239355b62aa25c95fcc18a5e1">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint16_t CR1</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l01668">stm32f4xx.h:1668</a></div></div>
<div class="ttc" id="a01306_html_ga4209d414df704ce96c54abb2ea2df66a"><div class="ttname"><a href="a01306.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a></div><div class="ttdeci">#define TIM_CCMR2_OC3CE</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10587">stm32f4xx.h:10587</a></div></div>
<div class="ttc" id="a01091_html_ga427eb6e533480e02a27cd0ca876183d6"><div class="ttname"><a href="a01091.html#ga427eb6e533480e02a27cd0ca876183d6">TIM_GetPrescaler</a></div><div class="ttdeci">uint16_t TIM_GetPrescaler(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Prescaler value. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l00452">stm32f4xx_tim.c:452</a></div></div>
<div class="ttc" id="a00117_html_ac736e711f51054bef8b486b8521ef611"><div class="ttname"><a href="a00117.html#ac736e711f51054bef8b486b8521ef611">TIM_ICInitTypeDef::TIM_Channel</a></div><div class="ttdeci">uint16_t TIM_Channel</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00122">stm32f4xx_tim.h:122</a></div></div>
<div class="ttc" id="a01306_html_ga6220a5cd34c7a7a39e10c854aa00d2e5"><div class="ttname"><a href="a01306.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a></div><div class="ttdeci">#define TIM_CCER_CC3P</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10635">stm32f4xx.h:10635</a></div></div>
<div class="ttc" id="a01093_html_ga420b022cbc71ac603b5dd4922687abb1"><div class="ttname"><a href="a01093.html#ga420b022cbc71ac603b5dd4922687abb1">TIM_GetCapture4</a></div><div class="ttdeci">uint32_t TIM_GetCapture4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Input Capture 4 value. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02075">stm32f4xx_tim.c:2075</a></div></div>
<div class="ttc" id="a01092_html_ga6831cacaac1ef50291af94db94450797"><div class="ttname"><a href="a01092.html#ga6831cacaac1ef50291af94db94450797">TIM_OC2PolarityConfig</a></div><div class="ttdeci">void TIM_OC2PolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</div><div class="ttdoc">Configures the TIMx channel 2 polarity. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01647">stm32f4xx_tim.c:1647</a></div></div>
<div class="ttc" id="a01091_html_ga42b44b9fc2b0798d733720dd6bac1ac0"><div class="ttname"><a href="a01091.html#ga42b44b9fc2b0798d733720dd6bac1ac0">TIM_ARRPreloadConfig</a></div><div class="ttdeci">void TIM_ARRPreloadConfig(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables TIMx peripheral Preload register on ARR. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l00522">stm32f4xx_tim.c:522</a></div></div>
<div class="ttc" id="a01306_html_gad218af6bd1de72891e1b85d582b766cd"><div class="ttname"><a href="a01306.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a></div><div class="ttdeci">#define TIM_CCMR2_IC3F</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10609">stm32f4xx.h:10609</a></div></div>
<div class="ttc" id="a01091_html_gad6a388d498c7f299d00a9d0871943041"><div class="ttname"><a href="a01091.html#gad6a388d498c7f299d00a9d0871943041">TIM_SetAutoreload</a></div><div class="ttdeci">void TIM_SetAutoreload(TIM_TypeDef *TIMx, uint32_t Autoreload)</div><div class="ttdoc">Sets the TIMx Autoreload Register value. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l00424">stm32f4xx_tim.c:424</a></div></div>
<div class="ttc" id="a01306_html_ga6ddb3dc889733e71d812baa3873cb13b"><div class="ttname"><a href="a01306.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a></div><div class="ttdeci">#define TIM_CCMR1_OC1M</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10531">stm32f4xx.h:10531</a></div></div>
<div class="ttc" id="a01092_html_gaec82031ca62f31f5483195c09752a83a"><div class="ttname"><a href="a01092.html#gaec82031ca62f31f5483195c09752a83a">TIM_OC1FastConfig</a></div><div class="ttdeci">void TIM_OC1FastConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</div><div class="ttdoc">Configures the TIMx Output Compare 1 Fast feature. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01355">stm32f4xx_tim.c:1355</a></div></div>
<div class="ttc" id="a00117_html_a30c6857997a4ddd7d3d66fd3a8907c37"><div class="ttname"><a href="a00117.html#a30c6857997a4ddd7d3d66fd3a8907c37">TIM_TimeBaseInitTypeDef::TIM_Prescaler</a></div><div class="ttdeci">uint16_t TIM_Prescaler</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00057">stm32f4xx_tim.h:57</a></div></div>
<div class="ttc" id="a01306_html_ga76392a4d63674cd0db0a55762458f16c"><div class="ttname"><a href="a01306.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a></div><div class="ttdeci">#define TIM_CCER_CC2E</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10630">stm32f4xx.h:10630</a></div></div>
<div class="ttc" id="a00117_html_aa392739b843a7974702c5ec71864f982"><div class="ttname"><a href="a00117.html#aa392739b843a7974702c5ec71864f982">TIM_OCInitTypeDef::TIM_OCNPolarity</a></div><div class="ttdeci">uint16_t TIM_OCNPolarity</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00102">stm32f4xx_tim.h:102</a></div></div>
<div class="ttc" id="a00117_html_afd7020848ac0ad264aa3c4687f3c3ec4"><div class="ttname"><a href="a00117.html#afd7020848ac0ad264aa3c4687f3c3ec4">TIM_OCInitTypeDef::TIM_Pulse</a></div><div class="ttdeci">uint32_t TIM_Pulse</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00096">stm32f4xx_tim.h:96</a></div></div>
<div class="ttc" id="a01092_html_ga3cb91578e7dd34ea7d09862482960445"><div class="ttname"><a href="a01092.html#ga3cb91578e7dd34ea7d09862482960445">TIM_OC1NPolarityConfig</a></div><div class="ttdeci">void TIM_OC1NPolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCNPolarity)</div><div class="ttdoc">Configures the TIMx Channel 1N polarity. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01620">stm32f4xx_tim.c:1620</a></div></div>
<div class="ttc" id="a00117_html_a85ef0b5598749ffd67dd360e615bcf9a"><div class="ttname"><a href="a00117.html#a85ef0b5598749ffd67dd360e615bcf9a">TIM_BDTRInitTypeDef::TIM_AutomaticOutput</a></div><div class="ttdeci">uint16_t TIM_AutomaticOutput</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00165">stm32f4xx_tim.h:165</a></div></div>
<div class="ttc" id="a01092_html_ga920b0fb4ca44fceffd1c3e441feebd8f"><div class="ttname"><a href="a01092.html#ga920b0fb4ca44fceffd1c3e441feebd8f">TIM_ForcedOC3Config</a></div><div class="ttdeci">void TIM_ForcedOC3Config(TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</div><div class="ttdoc">Forces the TIMx output 3 waveform to active or inactive level. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01181">stm32f4xx_tim.c:1181</a></div></div>
<div class="ttc" id="a01279_html_ga980df1a5752e36604de4d71ce14fbfa3"><div class="ttname"><a href="a01279.html#ga980df1a5752e36604de4d71ce14fbfa3">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint16_t EGR</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l01678">stm32f4xx.h:1678</a></div></div>
<div class="ttc" id="a01306_html_ga6d3d1488296350af6d36fbbf71905d29"><div class="ttname"><a href="a01306.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a></div><div class="ttdeci">#define TIM_CR1_OPM</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10424">stm32f4xx.h:10424</a></div></div>
<div class="ttc" id="a01306_html_gae92349731a6107e0f3a251b44a67c7ea"><div class="ttname"><a href="a01306.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a></div><div class="ttdeci">#define TIM_SMCR_SMS</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10457">stm32f4xx.h:10457</a></div></div>
<div class="ttc" id="a01093_html_ga71ee9ce2c535ec0fb3fac5f9119221f7"><div class="ttname"><a href="a01093.html#ga71ee9ce2c535ec0fb3fac5f9119221f7">TIM_GetCapture3</a></div><div class="ttdeci">uint32_t TIM_GetCapture3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Input Capture 3 value. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02061">stm32f4xx_tim.c:2061</a></div></div>
<div class="ttc" id="a01094_html_gaea0f49938cda8ae0738162194798afc6"><div class="ttname"><a href="a01094.html#gaea0f49938cda8ae0738162194798afc6">TIM_BDTRStructInit</a></div><div class="ttdeci">void TIM_BDTRStructInit(TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)</div><div class="ttdoc">Fills each TIM_BDTRInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02246">stm32f4xx_tim.c:2246</a></div></div>
<div class="ttc" id="a01090_html_gaee26c0ada47174264fcd624cad3a91aa"><div class="ttname"><a href="a01090.html#gaee26c0ada47174264fcd624cad3a91aa">TI4_Config</a></div><div class="ttdeci">static void TI4_Config(TIM_TypeDef *TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter)</div><div class="ttdoc">Configure the TI4 as Input. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l03328">stm32f4xx_tim.c:3328</a></div></div>
<div class="ttc" id="a01092_html_ga58279a04e8ea5333f1079d3cce8dde12"><div class="ttname"><a href="a01092.html#ga58279a04e8ea5333f1079d3cce8dde12">TIM_OC4FastConfig</a></div><div class="ttdeci">void TIM_OC4FastConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</div><div class="ttdoc">Configures the TIMx Output Compare 4 Fast feature. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01446">stm32f4xx_tim.c:1446</a></div></div>
<div class="ttc" id="a01092_html_gac474ebc815d24c8a589969e0c68b27b0"><div class="ttname"><a href="a01092.html#gac474ebc815d24c8a589969e0c68b27b0">TIM_ClearOC2Ref</a></div><div class="ttdeci">void TIM_ClearOC2Ref(TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</div><div class="ttdoc">Clears or safeguards the OCREF2 signal on an external event. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01506">stm32f4xx_tim.c:1506</a></div></div>
<div class="ttc" id="a01094_html_ga3e59ebced2ab8e0b817c460f1670e97d"><div class="ttname"><a href="a01094.html#ga3e59ebced2ab8e0b817c460f1670e97d">TIM_CtrlPWMOutputs</a></div><div class="ttdeci">void TIM_CtrlPWMOutputs(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the TIM peripheral Main Outputs. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02265">stm32f4xx_tim.c:2265</a></div></div>
<div class="ttc" id="a00117_html_adfc97c66bfce30e74ce779ab04c156e9"><div class="ttname"><a href="a00117.html#adfc97c66bfce30e74ce779ab04c156e9">TIM_TimeBaseInitTypeDef::TIM_CounterMode</a></div><div class="ttdeci">uint16_t TIM_CounterMode</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00060">stm32f4xx_tim.h:60</a></div></div>
<div class="ttc" id="a01279_html_ga44962ea5442d203bf4954035d1bfeb9d"><div class="ttname"><a href="a01279.html#ga44962ea5442d203bf4954035d1bfeb9d">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint16_t SR</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l01676">stm32f4xx.h:1676</a></div></div>
<div class="ttc" id="a01093_html_ga9e6a153dd6552e4e1188eba227316f7f"><div class="ttname"><a href="a01093.html#ga9e6a153dd6552e4e1188eba227316f7f">TIM_ICInit</a></div><div class="ttdeci">void TIM_ICInit(TIM_TypeDef *TIMx, TIM_ICInitTypeDef *TIM_ICInitStruct)</div><div class="ttdoc">Initializes the TIM peripheral according to the specified parameters in the TIM_ICInitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01900">stm32f4xx_tim.c:1900</a></div></div>
<div class="ttc" id="a01306_html_gabddbf508732039730125ab3e87e9d370"><div class="ttname"><a href="a01306.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2PE</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10543">stm32f4xx.h:10543</a></div></div>
<div class="ttc" id="a01306_html_gacacc4ff7e5b75fd2e4e6b672ccd33a72"><div class="ttname"><a href="a01306.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a></div><div class="ttdeci">#define TIM_CR1_CKD</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10433">stm32f4xx.h:10433</a></div></div>
<div class="ttc" id="a01091_html_ga2bdc275bcbd2ce9d1ba632e6c89896b7"><div class="ttname"><a href="a01091.html#ga2bdc275bcbd2ce9d1ba632e6c89896b7">TIM_Cmd</a></div><div class="ttdeci">void TIM_Cmd(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified TIM peripheral. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l00592">stm32f4xx_tim.c:592</a></div></div>
<div class="ttc" id="a01090_html_gae0776241db23f0f31950476804dad588"><div class="ttname"><a href="a01090.html#gae0776241db23f0f31950476804dad588">TI3_Config</a></div><div class="ttdeci">static void TI3_Config(TIM_TypeDef *TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter)</div><div class="ttdoc">Configure the TI3 as Input. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l03287">stm32f4xx_tim.c:3287</a></div></div>
<div class="ttc" id="a01098_html_ga0fc7e76c47a3bd1ba1ebc71427832b51"><div class="ttname"><a href="a01098.html#ga0fc7e76c47a3bd1ba1ebc71427832b51">TIM_EncoderInterfaceConfig</a></div><div class="ttdeci">void TIM_EncoderInterfaceConfig(TIM_TypeDef *TIMx, uint16_t TIM_EncoderMode, uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)</div><div class="ttdoc">Configures the TIMx Encoder Interface. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l03070">stm32f4xx_tim.c:3070</a></div></div>
<div class="ttc" id="a01097_html_ga28745aaa549e2067e42c19569209e6c6"><div class="ttname"><a href="a01097.html#ga28745aaa549e2067e42c19569209e6c6">TIM_SelectOutputTrigger</a></div><div class="ttdeci">void TIM_SelectOutputTrigger(TIM_TypeDef *TIMx, uint16_t TIM_TRGOSource)</div><div class="ttdoc">Selects the TIMx Trigger Output Mode. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02935">stm32f4xx_tim.c:2935</a></div></div>
<div class="ttc" id="a01091_html_ga1556a0b9a5d53506875fd7de0cbc6b1f"><div class="ttname"><a href="a01091.html#ga1556a0b9a5d53506875fd7de0cbc6b1f">TIM_TimeBaseStructInit</a></div><div class="ttdeci">void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef *TIM_TimeBaseInitStruct)</div><div class="ttdoc">Fills each TIM_TimeBaseInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l00340">stm32f4xx_tim.c:340</a></div></div>
<div class="ttc" id="a01097_html_ga2f19ce1d90990691cf037e419ba08003"><div class="ttname"><a href="a01097.html#ga2f19ce1d90990691cf037e419ba08003">TIM_SelectSlaveMode</a></div><div class="ttdeci">void TIM_SelectSlaveMode(TIM_TypeDef *TIMx, uint16_t TIM_SlaveMode)</div><div class="ttdoc">Selects the TIMx Slave Mode. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02959">stm32f4xx_tim.c:2959</a></div></div>
<div class="ttc" id="a01095_html_ga5273cb65acb885fe7982827b1c6b7d75"><div class="ttname"><a href="a01095.html#ga5273cb65acb885fe7982827b1c6b7d75">TIM_SelectCCDMA</a></div><div class="ttdeci">void TIM_SelectCCDMA(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Selects the TIMx peripheral Capture Compare DMA source. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02644">stm32f4xx_tim.c:2644</a></div></div>
<div class="ttc" id="a00117_html_afb328e9ef4de6eb9d78390d7366b9a6e"><div class="ttname"><a href="a00117.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCInitTypeDef::TIM_OCIdleState</a></div><div class="ttdeci">uint16_t TIM_OCIdleState</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00106">stm32f4xx_tim.h:106</a></div></div>
<div class="ttc" id="a01306_html_ga31b26bf058f88d771c33aff85ec89358"><div class="ttname"><a href="a01306.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a></div><div class="ttdeci">#define TIM_CR2_OIS1</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10448">stm32f4xx.h:10448</a></div></div>
<div class="ttc" id="a01306_html_gade656832d3ec303a2a7a422638dd560e"><div class="ttname"><a href="a01306.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a></div><div class="ttdeci">#define TIM_CR2_CCDS</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10440">stm32f4xx.h:10440</a></div></div>
<div class="ttc" id="a01306_html_ga52bb0e50c11c35dcf42aeff7f1c22874"><div class="ttname"><a href="a01306.html#ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</a></div><div class="ttdeci">#define TIM_CCMR1_CC2S_0</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10539">stm32f4xx.h:10539</a></div></div>
<div class="ttc" id="a01092_html_gad678410f7c7244f83daad93ce9d1056e"><div class="ttname"><a href="a01092.html#gad678410f7c7244f83daad93ce9d1056e">TIM_OC4PolarityConfig</a></div><div class="ttdeci">void TIM_OC4PolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</div><div class="ttdoc">Configures the TIMx channel 4 polarity. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01755">stm32f4xx_tim.c:1755</a></div></div>
<div class="ttc" id="a01306_html_gaa4f2a9f0cf7b60e3c623af451f141f3c"><div class="ttname"><a href="a01306.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a></div><div class="ttdeci">#define TIM_CR1_UDIS</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10422">stm32f4xx.h:10422</a></div></div>
<div class="ttc" id="a01091_html_ga45c6fd9041baf7f64c121e0172f305c7"><div class="ttname"><a href="a01091.html#ga45c6fd9041baf7f64c121e0172f305c7">TIM_PrescalerConfig</a></div><div class="ttdeci">void TIM_PrescalerConfig(TIM_TypeDef *TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)</div><div class="ttdoc">Configures the TIMx Prescaler. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l00360">stm32f4xx_tim.c:360</a></div></div>
<div class="ttc" id="a01092_html_ga99ba6c2afa87a239c9d32a49762b4245"><div class="ttname"><a href="a01092.html#ga99ba6c2afa87a239c9d32a49762b4245">TIM_SetCompare4</a></div><div class="ttdeci">void TIM_SetCompare4(TIM_TypeDef *TIMx, uint32_t Compare4)</div><div class="ttdoc">Sets the TIMx Capture Compare4 Register value. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01106">stm32f4xx_tim.c:1106</a></div></div>
<div class="ttc" id="a01279_html_gab1da3e84848ed66e0577c87c199bfb6d"><div class="ttname"><a href="a01279.html#gab1da3e84848ed66e0577c87c199bfb6d">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint16_t CCER</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l01684">stm32f4xx.h:1684</a></div></div>
<div class="ttc" id="a01306_html_ga1da114e666b61f09cf25f50cdaa7f81f"><div class="ttname"><a href="a01306.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a></div><div class="ttdeci">#define TIM_CCER_CC3E</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10634">stm32f4xx.h:10634</a></div></div>
<div class="ttc" id="a01306_html_ga20fb9b62a7e8d114fbd180abd9f8ceae"><div class="ttname"><a href="a01306.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a></div><div class="ttdeci">#define TIM_CR2_OIS3N</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10453">stm32f4xx.h:10453</a></div></div>
<div class="ttc" id="a01306_html_gab0ee123675d8b8f98b5a6eeeccf37912"><div class="ttname"><a href="a01306.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a></div><div class="ttdeci">#define TIM_CCMR1_IC1F</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10558">stm32f4xx.h:10558</a></div></div>
<div class="ttc" id="a01306_html_ga331a1d5f39d5f47b5409054e693fc651"><div class="ttname"><a href="a01306.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a></div><div class="ttdeci">#define TIM_SMCR_ECE</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10479">stm32f4xx.h:10479</a></div></div>
<div class="ttc" id="a01092_html_ga2fa6ea3a89f446b52b4e699272b70cad"><div class="ttname"><a href="a01092.html#ga2fa6ea3a89f446b52b4e699272b70cad">TIM_OC2NPolarityConfig</a></div><div class="ttdeci">void TIM_OC2NPolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCNPolarity)</div><div class="ttdoc">Configures the TIMx Channel 2N polarity. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01674">stm32f4xx_tim.c:1674</a></div></div>
<div class="ttc" id="a01306_html_gad07504497b70af628fa1aee8fe7ef63c"><div class="ttname"><a href="a01306.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a></div><div class="ttdeci">#define TIM_CR2_TI1S</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10447">stm32f4xx.h:10447</a></div></div>
<div class="ttc" id="a01306_html_ga6a784649120eddec31998f34323d4156"><div class="ttname"><a href="a01306.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a></div><div class="ttdeci">#define TIM_CCER_CC2NE</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10632">stm32f4xx.h:10632</a></div></div>
<div class="ttc" id="a01093_html_ga5005dac8e4e8a4c7fc2a0ef05b77cc50"><div class="ttname"><a href="a01093.html#ga5005dac8e4e8a4c7fc2a0ef05b77cc50">TIM_ICStructInit</a></div><div class="ttdeci">void TIM_ICStructInit(TIM_ICInitTypeDef *TIM_ICInitStruct)</div><div class="ttdoc">Fills each TIM_ICInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01956">stm32f4xx_tim.c:1956</a></div></div>
<div class="ttc" id="a01279_html_gaa0663aab6ed640b7594c8c6d32f6c1cd"><div class="ttname"><a href="a01279.html#gaa0663aab6ed640b7594c8c6d32f6c1cd">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint16_t RCR</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l01690">stm32f4xx.h:1690</a></div></div>
<div class="ttc" id="a00916_html_ga3d38876044457b7faefe951d367ac8c3"><div class="ttname"><a href="a00916.html#ga3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a></div><div class="ttdeci">#define TIM_ICSelection_DirectTI</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00521">stm32f4xx_tim.h:521</a></div></div>
<div class="ttc" id="a01092_html_ga4f58c12e6493a0d8b9555c9097b831d6"><div class="ttname"><a href="a01092.html#ga4f58c12e6493a0d8b9555c9097b831d6">TIM_ForcedOC1Config</a></div><div class="ttdeci">void TIM_ForcedOC1Config(TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</div><div class="ttdoc">Forces the TIMx output 1 waveform to active or inactive level. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01124">stm32f4xx_tim.c:1124</a></div></div>
<div class="ttc" id="a01091_html_ga18173e7955a85d5c2598c643eada2692"><div class="ttname"><a href="a01091.html#ga18173e7955a85d5c2598c643eada2692">TIM_SetCounter</a></div><div class="ttdeci">void TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)</div><div class="ttdoc">Sets the TIMx Counter Register value. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l00409">stm32f4xx_tim.c:409</a></div></div>
<div class="ttc" id="a01096_html_gaf460e7d9c9969044e364130e209937fc"><div class="ttname"><a href="a01096.html#gaf460e7d9c9969044e364130e209937fc">TIM_TIxExternalClockConfig</a></div><div class="ttdeci">void TIM_TIxExternalClockConfig(TIM_TypeDef *TIMx, uint16_t TIM_TIxExternalCLKSource, uint16_t TIM_ICPolarity, uint16_t ICFilter)</div><div class="ttdoc">Configures the TIMx Trigger as External Clock. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02734">stm32f4xx_tim.c:2734</a></div></div>
<div class="ttc" id="a01306_html_ga3f494b9881e7b97bb2d79f7ad4e79937"><div class="ttname"><a href="a01306.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a></div><div class="ttdeci">#define TIM_CCER_CC1E</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10626">stm32f4xx.h:10626</a></div></div>
<div class="ttc" id="a00117_html_afa69e616eb0b11bd238062dd8a5ceaa5"><div class="ttname"><a href="a00117.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCInitTypeDef::TIM_OCMode</a></div><div class="ttdeci">uint16_t TIM_OCMode</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00086">stm32f4xx_tim.h:86</a></div></div>
<div class="ttc" id="a01306_html_ga93d86355e5e3b399ed45e1ca83abed2a"><div class="ttname"><a href="a01306.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a></div><div class="ttdeci">#define TIM_CR1_CEN</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10421">stm32f4xx.h:10421</a></div></div>
<div class="ttc" id="a01095_html_ga46568c7b254941dc53e785342d60baf3"><div class="ttname"><a href="a01095.html#ga46568c7b254941dc53e785342d60baf3">TIM_ClearFlag</a></div><div class="ttdeci">void TIM_ClearFlag(TIM_TypeDef *TIMx, uint16_t TIM_FLAG)</div><div class="ttdoc">Clears the TIMx&amp;#39;s pending flags. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02485">stm32f4xx_tim.c:2485</a></div></div>
<div class="ttc" id="a01092_html_ga83ea0af5a7c1af521236ce5e4d2c42b0"><div class="ttname"><a href="a01092.html#ga83ea0af5a7c1af521236ce5e4d2c42b0">TIM_SelectOCxM</a></div><div class="ttdeci">void TIM_SelectOCxM(TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)</div><div class="ttdoc">Selects the TIM Output Compare Mode. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01014">stm32f4xx_tim.c:1014</a></div></div>
<div class="ttc" id="a01306_html_gab9c5878e85ce02c22d8a374deebd1b6e"><div class="ttname"><a href="a01306.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1FE</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10528">stm32f4xx.h:10528</a></div></div>
<div class="ttc" id="a01306_html_gae6d8d2847058747ce23a648668ce4dba"><div class="ttname"><a href="a01306.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a></div><div class="ttdeci">#define TIM_CCMR2_OC3FE</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10579">stm32f4xx.h:10579</a></div></div>
<div class="ttc" id="a01306_html_ga0ca0aedba14241caff739afb3c3ee291"><div class="ttname"><a href="a01306.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a></div><div class="ttdeci">#define TIM_CCER_CC1P</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10627">stm32f4xx.h:10627</a></div></div>
<div class="ttc" id="a00917_html_ga8acb44abe3147d883685c1f9f1ce410e"><div class="ttname"><a href="a00917.html#ga8acb44abe3147d883685c1f9f1ce410e">TIM_ICPSC_DIV1</a></div><div class="ttdeci">#define TIM_ICPSC_DIV1</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00539">stm32f4xx_tim.h:539</a></div></div>
<div class="ttc" id="a01279_html_gaba5df4ecbb3ecb97b966b188c3681600"><div class="ttname"><a href="a01279.html#gaba5df4ecbb3ecb97b966b188c3681600">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint16_t PSC</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l01687">stm32f4xx.h:1687</a></div></div>
<div class="ttc" id="a01092_html_gac372fbbbbc20329802659dd6c6b4e051"><div class="ttname"><a href="a01092.html#gac372fbbbbc20329802659dd6c6b4e051">TIM_SetCompare3</a></div><div class="ttdeci">void TIM_SetCompare3(TIM_TypeDef *TIMx, uint32_t Compare3)</div><div class="ttdoc">Sets the TIMx Capture Compare3 Register value. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01091">stm32f4xx_tim.c:1091</a></div></div>
<div class="ttc" id="a01306_html_ga3e951cd3f6593e321cf79b662a1deaaa"><div class="ttname"><a href="a01306.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a></div><div class="ttdeci">#define TIM_CCMR2_OC4PE</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10594">stm32f4xx.h:10594</a></div></div>
<div class="ttc" id="a01092_html_gaf0a0bbe74251e56d4b835d20b0a3aa63"><div class="ttname"><a href="a01092.html#gaf0a0bbe74251e56d4b835d20b0a3aa63">TIM_ForcedOC4Config</a></div><div class="ttdeci">void TIM_ForcedOC4Config(TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</div><div class="ttdoc">Forces the TIMx output 4 waveform to active or inactive level. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01210">stm32f4xx_tim.c:1210</a></div></div>
<div class="ttc" id="a01306_html_ga1e4968b5500d58d1aebce888da31eb5d"><div class="ttname"><a href="a01306.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S_0</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10525">stm32f4xx.h:10525</a></div></div>
<div class="ttc" id="a01092_html_gab2f3698e6e56bd9b0a4be7056ba789e1"><div class="ttname"><a href="a01092.html#gab2f3698e6e56bd9b0a4be7056ba789e1">TIM_OC3FastConfig</a></div><div class="ttdeci">void TIM_OC3FastConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</div><div class="ttdoc">Configures the TIMx Output Compare 3 Fast feature. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01416">stm32f4xx_tim.c:1416</a></div></div>
<div class="ttc" id="a01306_html_ga2326bafe64ba2ebdde908d66219eaa6f"><div class="ttname"><a href="a01306.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a></div><div class="ttdeci">#define TIM_CCMR1_OC2M</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10545">stm32f4xx.h:10545</a></div></div>
<div class="ttc" id="a01092_html_ga3de36754f3ba5d46b9ef2bf8e77575c7"><div class="ttname"><a href="a01092.html#ga3de36754f3ba5d46b9ef2bf8e77575c7">TIM_SetCompare2</a></div><div class="ttdeci">void TIM_SetCompare2(TIM_TypeDef *TIMx, uint32_t Compare2)</div><div class="ttdoc">Sets the TIMx Capture Compare2 Register value. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01076">stm32f4xx_tim.c:1076</a></div></div>
<div class="ttc" id="a00916_html_ga2289b684133ac0b81ddfcd860d01b144"><div class="ttname"><a href="a00916.html#ga2289b684133ac0b81ddfcd860d01b144">TIM_ICSelection_IndirectTI</a></div><div class="ttdeci">#define TIM_ICSelection_IndirectTI</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00524">stm32f4xx_tim.h:524</a></div></div>
<div class="ttc" id="a01092_html_ga8bf4dfb35ff0c7b494dd96579f50b1ec"><div class="ttname"><a href="a01092.html#ga8bf4dfb35ff0c7b494dd96579f50b1ec">TIM_OC4PreloadConfig</a></div><div class="ttdeci">void TIM_OC4PreloadConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</div><div class="ttdoc">Enables or disables the TIMx peripheral Preload register on CCR4. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01326">stm32f4xx_tim.c:1326</a></div></div>
<div class="ttc" id="a01095_html_ga0adcbbd5e838ec8642e7a9b80075f41f"><div class="ttname"><a href="a01095.html#ga0adcbbd5e838ec8642e7a9b80075f41f">TIM_GetFlagStatus</a></div><div class="ttdeci">FlagStatus TIM_GetFlagStatus(TIM_TypeDef *TIMx, uint16_t TIM_FLAG)</div><div class="ttdoc">Checks whether the specified TIM flag is set or not. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02443">stm32f4xx_tim.c:2443</a></div></div>
<div class="ttc" id="a01092_html_ga394683c78ae02837882e36014e11643e"><div class="ttname"><a href="a01092.html#ga394683c78ae02837882e36014e11643e">TIM_OCStructInit</a></div><div class="ttdeci">void TIM_OCStructInit(TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Fills each TIM_OCInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l00978">stm32f4xx_tim.c:978</a></div></div>
<div class="ttc" id="a01279_html_ga112c0403ac38905a70cf5aaa9c8cc38a"><div class="ttname"><a href="a01279.html#ga112c0403ac38905a70cf5aaa9c8cc38a">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint16_t BDTR</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l01696">stm32f4xx.h:1696</a></div></div>
<div class="ttc" id="a01096_html_ga47c05638b93aabcd641dbc8859e1b2df"><div class="ttname"><a href="a01096.html#ga47c05638b93aabcd641dbc8859e1b2df">TIM_ETRClockMode1Config</a></div><div class="ttdeci">void TIM_ETRClockMode1Config(TIM_TypeDef *TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</div><div class="ttdoc">Configures the External clock Mode1. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02774">stm32f4xx_tim.c:2774</a></div></div>
<div class="ttc" id="a00117_html_a136119743510d706b94e605f86b31f82"><div class="ttname"><a href="a00117.html#a136119743510d706b94e605f86b31f82">TIM_BDTRInitTypeDef::TIM_DeadTime</a></div><div class="ttdeci">uint16_t TIM_DeadTime</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00155">stm32f4xx_tim.h:155</a></div></div>
<div class="ttc" id="a01091_html_ga20ef804dc32c723662d11ee7da3baab2"><div class="ttname"><a href="a01091.html#ga20ef804dc32c723662d11ee7da3baab2">TIM_SetClockDivision</a></div><div class="ttdeci">void TIM_SetClockDivision(TIM_TypeDef *TIMx, uint16_t TIM_CKD)</div><div class="ttdoc">Sets the TIMx Clock Division value. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l00572">stm32f4xx_tim.c:572</a></div></div>
<div class="ttc" id="a01092_html_gaeee5fa66b26e7c6f71850272dc3028f3"><div class="ttname"><a href="a01092.html#gaeee5fa66b26e7c6f71850272dc3028f3">TIM_ClearOC4Ref</a></div><div class="ttdeci">void TIM_ClearOC4Ref(TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</div><div class="ttdoc">Clears or safeguards the OCREF4 signal on an external event. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01564">stm32f4xx_tim.c:1564</a></div></div>
<div class="ttc" id="a01279_html_ga90d89aec51d8012b8a565ef48333b24b"><div class="ttname"><a href="a01279.html#ga90d89aec51d8012b8a565ef48333b24b">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint16_t CCMR1</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l01680">stm32f4xx.h:1680</a></div></div>
<div class="ttc" id="a00117_html_a052908740c8c618054ef82b3ec89e9b3"><div class="ttname"><a href="a00117.html#a052908740c8c618054ef82b3ec89e9b3">TIM_ICInitTypeDef::TIM_ICSelection</a></div><div class="ttdeci">uint16_t TIM_ICSelection</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00128">stm32f4xx_tim.h:128</a></div></div>
<div class="ttc" id="a01092_html_gafcdb6ff00158862aef7fed5e7a554a3e"><div class="ttname"><a href="a01092.html#gafcdb6ff00158862aef7fed5e7a554a3e">TIM_OC1Init</a></div><div class="ttdeci">void TIM_OC1Init(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Initializes the TIMx Channel1 according to the specified parameters in the TIM_OCInitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l00673">stm32f4xx_tim.c:673</a></div></div>
<div class="ttc" id="a01279_html_ga27a478cc47a3dff478555ccb985b06a2"><div class="ttname"><a href="a01279.html#ga27a478cc47a3dff478555ccb985b06a2">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l01694">stm32f4xx.h:1694</a></div></div>
<div class="ttc" id="a00117_html_a7f141e06bab7928bc0b8327f0d20e664"><div class="ttname"><a href="a00117.html#a7f141e06bab7928bc0b8327f0d20e664">TIM_BDTRInitTypeDef::TIM_Break</a></div><div class="ttdeci">uint16_t TIM_Break</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00159">stm32f4xx_tim.h:159</a></div></div>
<div class="ttc" id="a00117_html_abdff50beb0809a640ccf2cebde439a00"><div class="ttname"><a href="a00117.html#abdff50beb0809a640ccf2cebde439a00">TIM_ICInitTypeDef::TIM_ICPrescaler</a></div><div class="ttdeci">uint16_t TIM_ICPrescaler</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00131">stm32f4xx_tim.h:131</a></div></div>
<div class="ttc" id="a01306_html_gaaa6987d980e5c4c71c7d0faa1eb97a45"><div class="ttname"><a href="a01306.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a></div><div class="ttdeci">#define TIM_CR2_MMS</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10442">stm32f4xx.h:10442</a></div></div>
<div class="ttc" id="a00117_html_a2142bf86a7116c8c98ab015d5606fc98"><div class="ttname"><a href="a00117.html#a2142bf86a7116c8c98ab015d5606fc98">TIM_TimeBaseInitTypeDef::TIM_ClockDivision</a></div><div class="ttdeci">uint16_t TIM_ClockDivision</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00067">stm32f4xx_tim.h:67</a></div></div>
<div class="ttc" id="a01097_html_ga4dcc3d11b670c381d0ff9cb7e9fd01e2"><div class="ttname"><a href="a01097.html#ga4dcc3d11b670c381d0ff9cb7e9fd01e2">TIM_SelectMasterSlaveMode</a></div><div class="ttdeci">void TIM_SelectMasterSlaveMode(TIM_TypeDef *TIMx, uint16_t TIM_MasterSlaveMode)</div><div class="ttdoc">Sets or Resets the TIMx Master/Slave Mode. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02982">stm32f4xx_tim.c:2982</a></div></div>
<div class="ttc" id="a01306_html_ga52101db4ca2c7b3003f1b16a49b2032c"><div class="ttname"><a href="a01306.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a></div><div class="ttdeci">#define TIM_SMCR_MSM</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10467">stm32f4xx.h:10467</a></div></div>
<div class="ttc" id="a00117_html_acba399df603976d328261af5cd9ae011"><div class="ttname"><a href="a00117.html#acba399df603976d328261af5cd9ae011">TIM_BDTRInitTypeDef::TIM_LOCKLevel</a></div><div class="ttdeci">uint16_t TIM_LOCKLevel</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00152">stm32f4xx_tim.h:152</a></div></div>
<div class="ttc" id="a01306_html_ga352b3c389bde13dd6049de0afdd874f1"><div class="ttname"><a href="a01306.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a></div><div class="ttdeci">#define TIM_CR1_CMS</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10427">stm32f4xx.h:10427</a></div></div>
<div class="ttc" id="a01306_html_ga8680e719bca2b672d850504220ae51fc"><div class="ttname"><a href="a01306.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a></div><div class="ttdeci">#define TIM_SMCR_TS</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10462">stm32f4xx.h:10462</a></div></div>
<div class="ttc" id="a01306_html_ga4a3ad409f6b147cdcbafbfe29102f3fd"><div class="ttname"><a href="a01306.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a></div><div class="ttdeci">#define TIM_CR1_ARPE</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10431">stm32f4xx.h:10431</a></div></div>
<div class="ttc" id="a01306_html_gad974d7c91edf6f1bd47e892b3b6f7565"><div class="ttname"><a href="a01306.html#gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a></div><div class="ttdeci">#define TIM_CR2_OIS3</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10452">stm32f4xx.h:10452</a></div></div>
<div class="ttc" id="a01093_html_gaf0f684dea88e222de9689d8ed0ca8805"><div class="ttname"><a href="a01093.html#gaf0f684dea88e222de9689d8ed0ca8805">TIM_SetIC1Prescaler</a></div><div class="ttdeci">void TIM_SetIC1Prescaler(TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</div><div class="ttdoc">Sets the TIMx Input Capture 1 prescaler. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02095">stm32f4xx_tim.c:2095</a></div></div>
<div class="ttc" id="a00027_html_a01412"><div class="ttname"><a href="a00027.html#a01412">TIM_TypeDef</a></div><div class="ttdoc">TIM. </div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l01666">stm32f4xx.h:1666</a></div></div>
<div class="ttc" id="a00117_html_afc160a2e65a93ea65c81bf05aa6f085d"><div class="ttname"><a href="a00117.html#afc160a2e65a93ea65c81bf05aa6f085d">TIM_BDTRInitTypeDef::TIM_OSSIState</a></div><div class="ttdeci">uint16_t TIM_OSSIState</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00149">stm32f4xx_tim.h:149</a></div></div>
<div class="ttc" id="a01096_html_gabef227d21d9e121e6a4ec5ab6223f5a9"><div class="ttname"><a href="a01096.html#gabef227d21d9e121e6a4ec5ab6223f5a9">TIM_ITRxExternalClockConfig</a></div><div class="ttdeci">void TIM_ITRxExternalClockConfig(TIM_TypeDef *TIMx, uint16_t TIM_InputTriggerSource)</div><div class="ttdoc">Configures the TIMx Internal Trigger as External Clock. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02704">stm32f4xx_tim.c:2704</a></div></div>
<div class="ttc" id="a01091_html_ga83fd58c9416802d9638bbe1715c98932"><div class="ttname"><a href="a01091.html#ga83fd58c9416802d9638bbe1715c98932">TIM_TimeBaseInit</a></div><div class="ttdeci">void TIM_TimeBaseInit(TIM_TypeDef *TIMx, TIM_TimeBaseInitTypeDef *TIM_TimeBaseInitStruct)</div><div class="ttdoc">Initializes the TIMx Time Base Unit peripheral according to the specified parameters in the TIM_TimeB...</div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l00288">stm32f4xx_tim.c:288</a></div></div>
<div class="ttc" id="a01306_html_gacea10770904af189f3aaeb97b45722aa"><div class="ttname"><a href="a01306.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a></div><div class="ttdeci">#define TIM_CR1_DIR</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10425">stm32f4xx.h:10425</a></div></div>
<div class="ttc" id="a01092_html_ga90d4a358d4e6d4c5ed17dc1d6beb5f30"><div class="ttname"><a href="a01092.html#ga90d4a358d4e6d4c5ed17dc1d6beb5f30">TIM_OC3Init</a></div><div class="ttdeci">void TIM_OC3Init(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Initializes the TIMx Channel3 according to the specified parameters in the TIM_OCInitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l00835">stm32f4xx_tim.c:835</a></div></div>
<div class="ttc" id="a00117_html_a71dc0cc2f4eb59451ea323719b0741bb"><div class="ttname"><a href="a00117.html#a71dc0cc2f4eb59451ea323719b0741bb">TIM_ICInitTypeDef::TIM_ICPolarity</a></div><div class="ttdeci">uint16_t TIM_ICPolarity</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00125">stm32f4xx_tim.h:125</a></div></div>
<div class="ttc" id="a01306_html_ga387de559d8b16b16f3934fddd2aa969f"><div class="ttname"><a href="a01306.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a></div><div class="ttdeci">#define TIM_CCER_CC2NP</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10633">stm32f4xx.h:10633</a></div></div>
<div class="ttc" id="a01092_html_ga0bd9476a14bd346c319945ec4fa2bc67"><div class="ttname"><a href="a01092.html#ga0bd9476a14bd346c319945ec4fa2bc67">TIM_ClearOC3Ref</a></div><div class="ttdeci">void TIM_ClearOC3Ref(TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</div><div class="ttdoc">Clears or safeguards the OCREF3 signal on an external event. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01535">stm32f4xx_tim.c:1535</a></div></div>
<div class="ttc" id="a01279_html_gab90aa584f07eeeac364a67f5e05faa93"><div class="ttname"><a href="a01279.html#gab90aa584f07eeeac364a67f5e05faa93">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l01693">stm32f4xx.h:1693</a></div></div>
<div class="ttc" id="a01093_html_ga0f2c784271356d6b64b8c0da64dbdbc2"><div class="ttname"><a href="a01093.html#ga0f2c784271356d6b64b8c0da64dbdbc2">TIM_SetIC4Prescaler</a></div><div class="ttdeci">void TIM_SetIC4Prescaler(TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</div><div class="ttdoc">Sets the TIMx Input Capture 4 prescaler. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02168">stm32f4xx_tim.c:2168</a></div></div>
<div class="ttc" id="a01090_html_gac8dbcb0d903cc0a3491155b5b4fbee65"><div class="ttname"><a href="a01090.html#gac8dbcb0d903cc0a3491155b5b4fbee65">TI1_Config</a></div><div class="ttdeci">static void TI1_Config(TIM_TypeDef *TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter)</div><div class="ttdoc">Configure the TI1 as Input. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l03204">stm32f4xx_tim.c:3204</a></div></div>
<div class="ttc" id="a01306_html_gaae22c9c1197107d6fa629f419a29541e"><div class="ttname"><a href="a01306.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a></div><div class="ttdeci">#define TIM_CR2_CCPC</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10438">stm32f4xx.h:10438</a></div></div>
<div class="ttc" id="a01306_html_ga1aa54ddf87a4b339881a8d5368ec80eb"><div class="ttname"><a href="a01306.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1PE</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10529">stm32f4xx.h:10529</a></div></div>
<div class="ttc" id="a01306_html_ga1447dfe94bdd234382bb1f43307ea5c3"><div class="ttname"><a href="a01306.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a></div><div class="ttdeci">#define TIM_CCMR2_OC4CE</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10601">stm32f4xx.h:10601</a></div></div>
<div class="ttc" id="a01095_html_ga70e3d6c09d55ee69002e154c85cd40e4"><div class="ttname"><a href="a01095.html#ga70e3d6c09d55ee69002e154c85cd40e4">TIM_ITConfig</a></div><div class="ttdeci">void TIM_ITConfig(TIM_TypeDef *TIMx, uint16_t TIM_IT, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified TIM interrupts. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02372">stm32f4xx_tim.c:2372</a></div></div>
<div class="ttc" id="a01091_html_ga93941c1db20bf3794f377307df90a67b"><div class="ttname"><a href="a01091.html#ga93941c1db20bf3794f377307df90a67b">TIM_CounterModeConfig</a></div><div class="ttdeci">void TIM_CounterModeConfig(TIM_TypeDef *TIMx, uint16_t TIM_CounterMode)</div><div class="ttdoc">Specifies the TIMx Counter Mode to be used. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l00383">stm32f4xx_tim.c:383</a></div></div>
<div class="ttc" id="a00560_html"><div class="ttname"><a href="a00560.html">stm32f4xx_tim.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the TIM firmware library. </div></div>
<div class="ttc" id="a01094_html_ga3df4ba3f0727f63ce621e2b2e6035d4f"><div class="ttname"><a href="a01094.html#ga3df4ba3f0727f63ce621e2b2e6035d4f">TIM_BDTRConfig</a></div><div class="ttdeci">void TIM_BDTRConfig(TIM_TypeDef *TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)</div><div class="ttdoc">Configures the Break feature, dead time, Lock level, OSSI/OSSR State and the AOE(automatic output ena...</div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02221">stm32f4xx_tim.c:2221</a></div></div>
<div class="ttc" id="a01092_html_ga03878f78163485c8a3508cff2111c297"><div class="ttname"><a href="a01092.html#ga03878f78163485c8a3508cff2111c297">TIM_OC1PolarityConfig</a></div><div class="ttdeci">void TIM_OC1PolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</div><div class="ttdoc">Configures the TIMx channel 1 polarity. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01593">stm32f4xx_tim.c:1593</a></div></div>
<div class="ttc" id="a01306_html_ga3bf610cf77c3c6c936ce7c4f85992e6c"><div class="ttname"><a href="a01306.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2FE</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10542">stm32f4xx.h:10542</a></div></div>
<div class="ttc" id="a01306_html_ga6fd7591e2de10272f7fafb08cdd1b7b0"><div class="ttname"><a href="a01306.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a></div><div class="ttdeci">#define TIM_CCMR2_IC4PSC</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10615">stm32f4xx.h:10615</a></div></div>
<div class="ttc" id="a01092_html_ga64571ebbb58cac39a9e760050175f11c"><div class="ttname"><a href="a01092.html#ga64571ebbb58cac39a9e760050175f11c">TIM_OC4Init</a></div><div class="ttdeci">void TIM_OC4Init(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Initializes the TIMx Channel4 according to the specified parameters in the TIM_OCInitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l00915">stm32f4xx_tim.c:915</a></div></div>
<div class="ttc" id="a01306_html_ga769146db660b832f3ef26f892b567bd4"><div class="ttname"><a href="a01306.html#ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a></div><div class="ttdeci">#define TIM_CR2_OIS2N</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10451">stm32f4xx.h:10451</a></div></div>
<div class="ttc" id="a00117_html_a1e88e3081574da1e1abc089df87985ba"><div class="ttname"><a href="a00117.html#a1e88e3081574da1e1abc089df87985ba">TIM_OCInitTypeDef::TIM_OutputState</a></div><div class="ttdeci">uint16_t TIM_OutputState</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00089">stm32f4xx_tim.h:89</a></div></div>
<div class="ttc" id="a01093_html_ga6bd39ca543305ff0cd06fce0f678d94d"><div class="ttname"><a href="a01093.html#ga6bd39ca543305ff0cd06fce0f678d94d">TIM_GetCapture1</a></div><div class="ttdeci">uint32_t TIM_GetCapture1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Input Capture 1 value. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02032">stm32f4xx_tim.c:2032</a></div></div>
<div class="ttc" id="a01306_html_gacdb0986b78bea5b53ea61e4ddd667cbf"><div class="ttname"><a href="a01306.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a></div><div class="ttdeci">#define TIM_CCMR1_CC2S</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10538">stm32f4xx.h:10538</a></div></div>
<div class="ttc" id="a01092_html_gac710acc5b682e892584fc6f089f61dc2"><div class="ttname"><a href="a01092.html#gac710acc5b682e892584fc6f089f61dc2">TIM_OC3NPolarityConfig</a></div><div class="ttdeci">void TIM_OC3NPolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCNPolarity)</div><div class="ttdoc">Configures the TIMx Channel 3N polarity. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01728">stm32f4xx_tim.c:1728</a></div></div>
<div class="ttc" id="a00117_html_a68f0241aa8d57bb42cd8e56c153f8e48"><div class="ttname"><a href="a00117.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCInitTypeDef::TIM_OCNIdleState</a></div><div class="ttdeci">uint16_t TIM_OCNIdleState</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00110">stm32f4xx_tim.h:110</a></div></div>
<div class="ttc" id="a00111_html_gab197ae4369c10b92640a733b40ed2801"><div class="ttname"><a href="a00111.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a></div><div class="ttdeci">void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases Low Speed APB (APB1) peripheral reset. </div><div class="ttdef"><b>Definition:</b> <a href="a00543_source.html#l02204">stm32f4xx_rcc.c:2204</a></div></div>
<div class="ttc" id="a01306_html_ga61467648a433bd887683b9a4760021fa"><div class="ttname"><a href="a01306.html#ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a></div><div class="ttdeci">#define TIM_CR2_OIS2</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10450">stm32f4xx.h:10450</a></div></div>
<div class="ttc" id="a01092_html_ga48631e66c32bb905946664f4722b2546"><div class="ttname"><a href="a01092.html#ga48631e66c32bb905946664f4722b2546">TIM_SetCompare1</a></div><div class="ttdeci">void TIM_SetCompare1(TIM_TypeDef *TIMx, uint32_t Compare1)</div><div class="ttdoc">Sets the TIMx Capture Compare1 Register value. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01060">stm32f4xx_tim.c:1060</a></div></div>
<div class="ttc" id="a00111_html_gad94553850ac07106a27ee85fec37efdf"><div class="ttname"><a href="a00111.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a></div><div class="ttdeci">void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases High Speed APB (APB2) peripheral reset. </div><div class="ttdef"><b>Definition:</b> <a href="a00543_source.html#l02247">stm32f4xx_rcc.c:2247</a></div></div>
<div class="ttc" id="a01097_html_ga8bdde400b7a30f3e747fe8e4962c0abe"><div class="ttname"><a href="a01097.html#ga8bdde400b7a30f3e747fe8e4962c0abe">TIM_ETRConfig</a></div><div class="ttdeci">void TIM_ETRConfig(TIM_TypeDef *TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</div><div class="ttdoc">Configures the TIMx External Trigger (ETR). </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l03012">stm32f4xx_tim.c:3012</a></div></div>
<div class="ttc" id="a01306_html_gaf0328c1339b2b1633ef7a8db4c02d0d5"><div class="ttname"><a href="a01306.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a></div><div class="ttdeci">#define TIM_CR2_CCUS</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10439">stm32f4xx.h:10439</a></div></div>
<div class="ttc" id="a01306_html_gae61f8d54923999fffb6db381e81f2b69"><div class="ttname"><a href="a01306.html#gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a></div><div class="ttdeci">#define TIM_CR2_OIS1N</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10449">stm32f4xx.h:10449</a></div></div>
<div class="ttc" id="a01092_html_ga413359c87f46c69f1ffe2dc8fb3a65e7"><div class="ttname"><a href="a01092.html#ga413359c87f46c69f1ffe2dc8fb3a65e7">TIM_OC2FastConfig</a></div><div class="ttdeci">void TIM_OC2FastConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</div><div class="ttdoc">Configures the TIMx Output Compare 2 Fast feature. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01386">stm32f4xx_tim.c:1386</a></div></div>
<div class="ttc" id="a01279_html_gadab1e24ef769bbcb3e3769feae192ffb"><div class="ttname"><a href="a01279.html#gadab1e24ef769bbcb3e3769feae192ffb">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l01692">stm32f4xx.h:1692</a></div></div>
<div class="ttc" id="a01095_html_ga9eb1e95af71ed380f51a2c6d585cc5d6"><div class="ttname"><a href="a01095.html#ga9eb1e95af71ed380f51a2c6d585cc5d6">TIM_ClearITPendingBit</a></div><div class="ttdeci">void TIM_ClearITPendingBit(TIM_TypeDef *TIMx, uint16_t TIM_IT)</div><div class="ttdoc">Clears the TIMx&amp;#39;s interrupt pending bits. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02554">stm32f4xx_tim.c:2554</a></div></div>
<div class="ttc" id="a01093_html_ga3cc4869b5fe73271808512c89322a325"><div class="ttname"><a href="a01093.html#ga3cc4869b5fe73271808512c89322a325">TIM_SetIC2Prescaler</a></div><div class="ttdeci">void TIM_SetIC2Prescaler(TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</div><div class="ttdoc">Sets the TIMx Input Capture 2 prescaler. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02120">stm32f4xx_tim.c:2120</a></div></div>
<div class="ttc" id="a01279_html_ga1481b34cc41018c17e4ab592a1c8cb55"><div class="ttname"><a href="a01279.html#ga1481b34cc41018c17e4ab592a1c8cb55">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint16_t DIER</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l01674">stm32f4xx.h:1674</a></div></div>
<div class="ttc" id="a01306_html_ga95291df1eaf532c5c996d176648938eb"><div class="ttname"><a href="a01306.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10524">stm32f4xx.h:10524</a></div></div>
<div class="ttc" id="a01306_html_ga403fc501d4d8de6cabee6b07acb81a36"><div class="ttname"><a href="a01306.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a></div><div class="ttdeci">#define TIM_CCER_CC1NP</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10629">stm32f4xx.h:10629</a></div></div>
<div class="ttc" id="a01092_html_ga1ef43b03fe666495e80aac9741ae7ab0"><div class="ttname"><a href="a01092.html#ga1ef43b03fe666495e80aac9741ae7ab0">TIM_OC3PolarityConfig</a></div><div class="ttdeci">void TIM_OC3PolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</div><div class="ttdoc">Configures the TIMx channel 3 polarity. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l01701">stm32f4xx_tim.c:1701</a></div></div>
<div class="ttc" id="a01098_html_ga42c2d1025a3937c9d9f38631af86ffa4"><div class="ttname"><a href="a01098.html#ga42c2d1025a3937c9d9f38631af86ffa4">TIM_SelectHallSensor</a></div><div class="ttdeci">void TIM_SelectHallSensor(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the TIMx&amp;#39;s Hall sensor interface. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l03122">stm32f4xx_tim.c:3122</a></div></div>
<div class="ttc" id="a01306_html_ga70dc197250c2699d470aea1a7a42ad57"><div class="ttname"><a href="a01306.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a></div><div class="ttdeci">#define TIM_CCMR2_OC4FE</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10593">stm32f4xx.h:10593</a></div></div>
<div class="ttc" id="a00117_html_a01410"><div class="ttname"><a href="a00117.html#a01410">TIM_OCInitTypeDef</a></div><div class="ttdoc">TIM Output Compare Init structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00084">stm32f4xx_tim.h:84</a></div></div>
<div class="ttc" id="a00117_html_a01411"><div class="ttname"><a href="a00117.html#a01411">TIM_TimeBaseInitTypeDef</a></div><div class="ttdoc">TIM Time Base Init structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00055">stm32f4xx_tim.h:55</a></div></div>
<div class="ttc" id="a00117_html_a751574b5d1f66bea6c3405d2975e420a"><div class="ttname"><a href="a00117.html#a751574b5d1f66bea6c3405d2975e420a">TIM_ICInitTypeDef::TIM_ICFilter</a></div><div class="ttdeci">uint16_t TIM_ICFilter</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00134">stm32f4xx_tim.h:134</a></div></div>
<div class="ttc" id="a00117_html_a01408"><div class="ttname"><a href="a00117.html#a01408">TIM_BDTRInitTypeDef</a></div><div class="ttdoc">BDTR structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00143">stm32f4xx_tim.h:143</a></div></div>
<div class="ttc" id="a00117_html_a01409"><div class="ttname"><a href="a00117.html#a01409">TIM_ICInitTypeDef</a></div><div class="ttdoc">TIM Input Capture Init structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00119">stm32f4xx_tim.h:119</a></div></div>
<div class="ttc" id="a00117_html_a74a30f1a994c6676c0ce2b56243ed184"><div class="ttname"><a href="a00117.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OCInitTypeDef::TIM_OutputNState</a></div><div class="ttdeci">uint16_t TIM_OutputNState</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00092">stm32f4xx_tim.h:92</a></div></div>
<div class="ttc" id="a01306_html_gab46b7186665f5308cd2ca52acfb63e72"><div class="ttname"><a href="a01306.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC1PSC</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10554">stm32f4xx.h:10554</a></div></div>
<div class="ttc" id="a01095_html_gad7156f84c436c8ac92cd789611826d09"><div class="ttname"><a href="a01095.html#gad7156f84c436c8ac92cd789611826d09">TIM_DMAConfig</a></div><div class="ttdeci">void TIM_DMAConfig(TIM_TypeDef *TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)</div><div class="ttdoc">Configures the TIMx&amp;#39;s DMA interface. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02591">stm32f4xx_tim.c:2591</a></div></div>
<div class="ttc" id="a01090_html_gafed528b30af910d7e55ebd1d22a9a58f"><div class="ttname"><a href="a01090.html#gafed528b30af910d7e55ebd1d22a9a58f">TI2_Config</a></div><div class="ttdeci">static void TI2_Config(TIM_TypeDef *TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter)</div><div class="ttdoc">Configure the TI2 as Input. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l03245">stm32f4xx_tim.c:3245</a></div></div>
<div class="ttc" id="a01306_html_ga276fd2250d2b085b73ef51cb4c099d24"><div class="ttname"><a href="a01306.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a></div><div class="ttdeci">#define TIM_CCMR2_OC3PE</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10580">stm32f4xx.h:10580</a></div></div>
<div class="ttc" id="a01279_html_ga2a3e81bd118d1bc52d24a0b0772e6a0c"><div class="ttname"><a href="a01279.html#ga2a3e81bd118d1bc52d24a0b0772e6a0c">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint16_t CR2</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l01670">stm32f4xx.h:1670</a></div></div>
<div class="ttc" id="a01306_html_ga2b942752d686c23323880ff576e7dffb"><div class="ttname"><a href="a01306.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a></div><div class="ttdeci">#define TIM_CCMR1_IC2F</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10568">stm32f4xx.h:10568</a></div></div>
<div class="ttc" id="a00117_html_a5d0ca05d766b82cde0a56a6b61c02f8b"><div class="ttname"><a href="a00117.html#a5d0ca05d766b82cde0a56a6b61c02f8b">TIM_BDTRInitTypeDef::TIM_OSSRState</a></div><div class="ttdeci">uint16_t TIM_OSSRState</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00146">stm32f4xx_tim.h:146</a></div></div>
<div class="ttc" id="a01093_html_ga76f906383b8132ebe00dffadb70cf7f9"><div class="ttname"><a href="a01093.html#ga76f906383b8132ebe00dffadb70cf7f9">TIM_SetIC3Prescaler</a></div><div class="ttdeci">void TIM_SetIC3Prescaler(TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</div><div class="ttdoc">Sets the TIMx Input Capture 3 prescaler. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02144">stm32f4xx_tim.c:2144</a></div></div>
<div class="ttc" id="a01306_html_ga06c997c2c23e8bef7ca07579762c113b"><div class="ttname"><a href="a01306.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a></div><div class="ttdeci">#define TIM_CR1_URS</div><div class="ttdef"><b>Definition:</b> <a href="a00484_source.html#l10423">stm32f4xx.h:10423</a></div></div>
<div class="ttc" id="a00930_html_ga32c67bc3f8211a2c7b44ee9fe1523875"><div class="ttname"><a href="a00930.html#ga32c67bc3f8211a2c7b44ee9fe1523875">TIM_UpdateSource_Global</a></div><div class="ttdeci">#define TIM_UpdateSource_Global</div><div class="ttdef"><b>Definition:</b> <a href="a00560_source.html#l00814">stm32f4xx_tim.h:814</a></div></div>
<div class="ttc" id="a01095_html_ga24700389cfa3ea9b42234933b23f1399"><div class="ttname"><a href="a01095.html#ga24700389cfa3ea9b42234933b23f1399">TIM_DMACmd</a></div><div class="ttdeci">void TIM_DMACmd(TIM_TypeDef *TIMx, uint16_t TIM_DMASource, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the TIMx&amp;#39;s DMA Requests. </div><div class="ttdef"><b>Definition:</b> <a href="a00559_source.html#l02618">stm32f4xx_tim.c:2618</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_8a15977b2d9dc57cb351421694cd4a5d.html">StdPeriph_Driver</a></li><li class="navelem"><a class="el" href="dir_e20de90c3220761f1a578897bad51448.html">src</a></li><li class="navelem"><a class="el" href="a00559.html">stm32f4xx_tim.c</a></li>
    <li class="footer">Generated on Fri Feb 10 2017 02:37:42 for XY-GalvoScanner by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
