{"hierarchy":{"paths":[["doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator"]]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlgenerator\/vhdlparsing"]}],"kind":"symbol","schemaVersion":{"major":0,"patch":0,"minor":3},"metadata":{"roleHeading":"Extended Module","title":"VHDLParsing","modules":[{"name":"VHDLGenerator"}],"externalID":"s:m:s:e:s:11VHDLParsing6EntityV13VHDLGeneratorE12generatorForACx_tc12VHDLMachines24MachineVHDLRepresentableRzlufc","role":"collection","symbolKind":"extension"},"sections":[],"topicSections":[{"title":"Extended Structures","identifiers":["doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/Entity","doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile"]}],"identifier":{"url":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing","interfaceLanguage":"swift"},"references":{"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/Entity":{"type":"topic","title":"Entity","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/Entity","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Entity","preciseIdentifier":"s:11VHDLParsing6EntityV","kind":"identifier"}],"navigatorTitle":[{"text":"Entity","kind":"identifier"}],"url":"\/documentation\/vhdlgenerator\/vhdlparsing\/entity","kind":"symbol","role":"symbol","abstract":[]},"doc://VHDLGenerator/documentation/VHDLGenerator":{"title":"VHDLGenerator","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator","type":"topic","kind":"symbol","role":"collection","abstract":[],"url":"\/documentation\/vhdlgenerator"},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing":{"title":"VHDLParsing","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing","type":"topic","kind":"symbol","role":"collection","abstract":[],"url":"\/documentation\/vhdlgenerator\/vhdlparsing"},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/VHDLFile":{"title":"VHDLFile","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile","type":"topic","kind":"symbol","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VHDLFile","preciseIdentifier":"s:11VHDLParsing8VHDLFileV","kind":"identifier"}],"navigatorTitle":[{"text":"VHDLFile","kind":"identifier"}],"role":"symbol","abstract":[{"text":"Add verifiable initialisers.","type":"text"}],"url":"\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile"}}}