INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jimar/Desktop/digital_lab/lab2/SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIPO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jimar/Desktop/digital_lab/lab2/RTL/part A/part A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jimar/Desktop/digital_lab/lab2/partB v3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jimar/Desktop/digital_lab/lab2/partC2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jimar/Desktop/digital_lab/lab2/part_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jimar/Desktop/digital_lab/lab2/tesbench_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_D
