|tbs_core_pwm_board
clock_i => pll_8mhz:PLL50to8.refclk
reset_n_i => pll_8mhz:PLL50to8.rst
reset_n_i => tbs_core_pwm:tbs_core_0.reset_btn_i
comp_upper_i => tbs_core_pwm:tbs_core_0.comp_upper_i
comp_lower_i => tbs_core_pwm:tbs_core_0.comp_lower_i
trigger_start_sampling_i => tbs_core_pwm:tbs_core_0.trigger_start_sampling_i
trigger_start_mode_i => tbs_core_pwm:tbs_core_0.trigger_start_mode_i
adaptive_mode_i => tbs_core_pwm:tbs_core_0.adaptive_mode_i
control_mode_i => tbs_core_pwm:tbs_core_0.control_mode_i
signal_select_in_i => tbs_core_pwm:tbs_core_0.signal_select_in_i
enable_i => tbs_core_pwm:tbs_core_0.enable_i
select_tbs_delta_steps_i => tbs_core_pwm:tbs_core_0.select_tbs_delta_steps_i
select_comparator_type_i => tbs_core_pwm:tbs_core_0.select_comparator_type_i
ecg_lod_p_i => tbs_core_pwm:tbs_core_0.ecg_lod_p_i
ecg_lod_n_i => tbs_core_pwm:tbs_core_0.ecg_lod_n_i
signal_select_en_o <= tbs_core_pwm:tbs_core_0.signal_select_en_o
signal_select_in_o <= tbs_core_pwm:tbs_core_0.signal_select_in_o
amp_sdn_o <= tbs_core_pwm:tbs_core_0.amp_sdn_o
dac_pd_o <= tbs_core_pwm:tbs_core_0.dac_pd_o
dac_clr_o <= tbs_core_pwm:tbs_core_0.dac_clr_o
dac_wr_upper_o <= tbs_core_pwm:tbs_core_0.dac_wr_upper_o
dac_wr_lower_o <= tbs_core_pwm:tbs_core_0.dac_wr_lower_o
dac_upper_o[0] <= tbs_core_pwm:tbs_core_0.dac_upper_o[0]
dac_upper_o[1] <= tbs_core_pwm:tbs_core_0.dac_upper_o[1]
dac_upper_o[2] <= tbs_core_pwm:tbs_core_0.dac_upper_o[2]
dac_upper_o[3] <= tbs_core_pwm:tbs_core_0.dac_upper_o[3]
dac_upper_o[4] <= tbs_core_pwm:tbs_core_0.dac_upper_o[4]
dac_upper_o[5] <= tbs_core_pwm:tbs_core_0.dac_upper_o[5]
dac_upper_o[6] <= tbs_core_pwm:tbs_core_0.dac_upper_o[6]
dac_upper_o[7] <= tbs_core_pwm:tbs_core_0.dac_upper_o[7]
dac_pwm_upper_o <= tbs_core_pwm:tbs_core_0.dac_pwm_upper_o
dac_lower_o[0] <= tbs_core_pwm:tbs_core_0.dac_lower_o[0]
dac_lower_o[1] <= tbs_core_pwm:tbs_core_0.dac_lower_o[1]
dac_lower_o[2] <= tbs_core_pwm:tbs_core_0.dac_lower_o[2]
dac_lower_o[3] <= tbs_core_pwm:tbs_core_0.dac_lower_o[3]
dac_lower_o[4] <= tbs_core_pwm:tbs_core_0.dac_lower_o[4]
dac_lower_o[5] <= tbs_core_pwm:tbs_core_0.dac_lower_o[5]
dac_lower_o[6] <= tbs_core_pwm:tbs_core_0.dac_lower_o[6]
dac_lower_o[7] <= tbs_core_pwm:tbs_core_0.dac_lower_o[7]
dac_pwm_lower_o <= tbs_core_pwm:tbs_core_0.dac_pwm_lower_o
idle_led_o <= tbs_core_pwm:tbs_core_0.idle_led_o
overflow_led_o <= tbs_core_pwm:tbs_core_0.overflow_led_o
underflow_led_o <= tbs_core_pwm:tbs_core_0.underflow_led_o
ecg_led_o <= tbs_core_pwm:tbs_core_0.ecg_led_o
analog_trigger_o <= tbs_core_pwm:tbs_core_0.analog_trigger_o
sc_noc_1_o <= tbs_core_pwm:tbs_core_0.sc_noc_1_o
sc_noc_2_o <= tbs_core_pwm:tbs_core_0.sc_noc_2_o
uart_rx_i => tbs_core_pwm:tbs_core_0.uart_rx_i
uart_tx_o <= tbs_core_pwm:tbs_core_0.uart_tx_o


|tbs_core_pwm_board|pll_8MHz:PLL50to8
refclk => pll_8MHz_0002:pll_8mhz_inst.refclk
rst => pll_8MHz_0002:pll_8mhz_inst.rst
outclk_0 <= pll_8MHz_0002:pll_8mhz_inst.outclk_0
locked <= pll_8MHz_0002:pll_8mhz_inst.locked


|tbs_core_pwm_board|pll_8MHz:PLL50to8|pll_8MHz_0002:pll_8mhz_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|tbs_core_pwm_board|pll_8MHz:PLL50to8|pll_8MHz_0002:pll_8mhz_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0
clock_i => sync_chain:sync_chain_0.clock_i
clock_i => atbs_max_delta_steps_adj_uart[0].CLK
clock_i => atbs_max_delta_steps_adj_uart[1].CLK
clock_i => atbs_max_delta_steps_adj_uart[2].CLK
clock_i => atbs_max_delta_steps_adj_uart[3].CLK
clock_i => atbs_max_delta_steps_adj_uart[4].CLK
clock_i => atbs_max_delta_steps_adj_uart[5].CLK
clock_i => atbs_max_delta_steps_adj_uart[6].CLK
clock_i => atbs_max_delta_steps_adj_uart[7].CLK
clock_i => atbs_max_delta_steps_uart.CLK
clock_i => atbs_win_length_adj_uart[0].CLK
clock_i => atbs_win_length_adj_uart[1].CLK
clock_i => atbs_win_length_adj_uart[2].CLK
clock_i => atbs_win_length_adj_uart[3].CLK
clock_i => atbs_win_length_adj_uart[4].CLK
clock_i => atbs_win_length_adj_uart[5].CLK
clock_i => atbs_win_length_adj_uart[6].CLK
clock_i => atbs_win_length_adj_uart[7].CLK
clock_i => atbs_win_length_adj_uart[8].CLK
clock_i => atbs_win_length_adj_uart[9].CLK
clock_i => atbs_win_length_adj_uart[10].CLK
clock_i => atbs_win_length_adj_uart[11].CLK
clock_i => atbs_win_length_adj_uart[12].CLK
clock_i => atbs_win_length_adj_uart[13].CLK
clock_i => atbs_win_length_adj_uart[14].CLK
clock_i => atbs_win_length_adj_uart[15].CLK
clock_i => atbs_win_length_adj_uart[16].CLK
clock_i => atbs_win_length_adj_uart[17].CLK
clock_i => atbs_win_length_adj_uart[18].CLK
clock_i => atbs_win_length_adj_uart[19].CLK
clock_i => atbs_win_length_uart.CLK
clock_i => tbs_virtual_delta_steps_adj_uart[0].CLK
clock_i => tbs_virtual_delta_steps_adj_uart[1].CLK
clock_i => tbs_virtual_delta_steps_adj_uart[2].CLK
clock_i => tbs_virtual_delta_steps_adj_uart[3].CLK
clock_i => tbs_virtual_delta_steps_adj_uart[4].CLK
clock_i => tbs_virtual_delta_steps_adj_uart[5].CLK
clock_i => tbs_virtual_delta_steps_adj_uart[6].CLK
clock_i => tbs_virtual_delta_steps_adj_uart[7].CLK
clock_i => tbs_virtual_delta_steps_uart.CLK
clock_i => baudrate_adj_uart[0].CLK
clock_i => baudrate_adj_uart[1].CLK
clock_i => baudrate_adj_uart[2].CLK
clock_i => baudrate_adj_uart[3].CLK
clock_i => baudrate_adj_uart[4].CLK
clock_i => baudrate_adj_uart[5].CLK
clock_i => baudrate_adj_uart[6].CLK
clock_i => baudrate_adj_uart[7].CLK
clock_i => baudrate_adj_uart[8].CLK
clock_i => baudrate_uart.CLK
clock_i => sc_noc_generator_overlap_adj_uart[0].CLK
clock_i => sc_noc_generator_overlap_adj_uart[1].CLK
clock_i => sc_noc_generator_overlap_adj_uart[2].CLK
clock_i => sc_noc_generator_overlap_adj_uart[3].CLK
clock_i => sc_noc_generator_overlap_adj_uart[4].CLK
clock_i => sc_noc_generator_overlap_adj_uart[5].CLK
clock_i => sc_noc_generator_overlap_adj_uart[6].CLK
clock_i => sc_noc_generator_overlap_adj_uart[7].CLK
clock_i => sc_noc_generator_overlap_adj_uart[8].CLK
clock_i => sc_noc_generator_overlap_adj_uart[9].CLK
clock_i => sc_noc_generator_overlap_adj_uart[10].CLK
clock_i => sc_noc_generator_duty_cycle_adj_uart[0].CLK
clock_i => sc_noc_generator_duty_cycle_adj_uart[1].CLK
clock_i => sc_noc_generator_duty_cycle_adj_uart[2].CLK
clock_i => sc_noc_generator_duty_cycle_adj_uart[3].CLK
clock_i => sc_noc_generator_duty_cycle_adj_uart[4].CLK
clock_i => sc_noc_generator_duty_cycle_adj_uart[5].CLK
clock_i => sc_noc_generator_duty_cycle_adj_uart[6].CLK
clock_i => sc_noc_generator_duty_cycle_adj_uart[7].CLK
clock_i => sc_noc_generator_duty_cycle_adj_uart[8].CLK
clock_i => sc_noc_generator_duty_cycle_adj_uart[9].CLK
clock_i => sc_noc_generator_duty_cycle_adj_uart[10].CLK
clock_i => sc_noc_generator_period_adj_uart[0].CLK
clock_i => sc_noc_generator_period_adj_uart[1].CLK
clock_i => sc_noc_generator_period_adj_uart[2].CLK
clock_i => sc_noc_generator_period_adj_uart[3].CLK
clock_i => sc_noc_generator_period_adj_uart[4].CLK
clock_i => sc_noc_generator_period_adj_uart[5].CLK
clock_i => sc_noc_generator_period_adj_uart[6].CLK
clock_i => sc_noc_generator_period_adj_uart[7].CLK
clock_i => sc_noc_generator_period_adj_uart[8].CLK
clock_i => sc_noc_generator_period_adj_uart[9].CLK
clock_i => sc_noc_generator_period_adj_uart[10].CLK
clock_i => sc_noc_generator_uart.CLK
clock_i => analog_trigger_duty_cycle_adj_uart[0].CLK
clock_i => analog_trigger_duty_cycle_adj_uart[1].CLK
clock_i => analog_trigger_duty_cycle_adj_uart[2].CLK
clock_i => analog_trigger_duty_cycle_adj_uart[3].CLK
clock_i => analog_trigger_duty_cycle_adj_uart[4].CLK
clock_i => analog_trigger_duty_cycle_adj_uart[5].CLK
clock_i => analog_trigger_duty_cycle_adj_uart[6].CLK
clock_i => analog_trigger_duty_cycle_adj_uart[7].CLK
clock_i => analog_trigger_period_adj_uart[0].CLK
clock_i => analog_trigger_period_adj_uart[1].CLK
clock_i => analog_trigger_period_adj_uart[2].CLK
clock_i => analog_trigger_period_adj_uart[3].CLK
clock_i => analog_trigger_period_adj_uart[4].CLK
clock_i => analog_trigger_period_adj_uart[5].CLK
clock_i => analog_trigger_period_adj_uart[6].CLK
clock_i => analog_trigger_period_adj_uart[7].CLK
clock_i => analog_trigger_uart.CLK
clock_i => select_tbs_delta_steps_uart.CLK
clock_i => enable_analog_uart.CLK
clock_i => signal_select_in_uart.CLK
clock_i => adaptive_mode_uart.CLK
clock_i => trigger_start_mode_uart.CLK
clock_i => clear_dac.CLK
clock_i => detection_en.CLK
clock_i => enable_read.CLK
clock_i => select_enable_write.CLK
clock_i => underflow_led.CLK
clock_i => overflow_led.CLK
clock_i => idle_led.CLK
clock_i => main_counter_value[0].CLK
clock_i => main_counter_value[1].CLK
clock_i => main_counter_value[2].CLK
clock_i => main_counter_value[3].CLK
clock_i => main_counter_value[4].CLK
clock_i => main_counter_value[5].CLK
clock_i => main_counter_value[6].CLK
clock_i => main_counter_value[7].CLK
clock_i => main_counter_value[8].CLK
clock_i => main_counter_value[9].CLK
clock_i => main_counter_value[10].CLK
clock_i => main_counter_value[11].CLK
clock_i => main_counter_value[12].CLK
clock_i => main_counter_value[13].CLK
clock_i => main_counter_value[14].CLK
clock_i => main_counter_value[15].CLK
clock_i => main_counter_value[16].CLK
clock_i => main_counter_value[17].CLK
clock_i => main_counter_value[18].CLK
clock_i => main_counter_value[19].CLK
clock_i => tbs_decreasing_en.CLK
clock_i => tbs_increasing_en.CLK
clock_i => dt_comp_lower.CLK
clock_i => dt_comp_upper.CLK
clock_i => select_tbs_delta_steps_d.CLK
clock_i => signal_select_in_d.CLK
clock_i => control_mode_d.CLK
clock_i => adaptive_mode_d.CLK
clock_i => trigger_start_mode_d.CLK
clock_i => trigger_start_sampling_d.CLK
clock_i => sync_chain:sync_chain_2.clock_i
clock_i => debouncer:debouncer_0.clock_i
clock_i => debouncer:debouncer_1.clock_i
clock_i => debouncer:debouncer_2.clock_i
clock_i => debouncer:debouncer_3.clock_i
clock_i => debouncer:debouncer_4.clock_i
clock_i => debouncer:debouncer_5.clock_i
clock_i => debouncer:debouncer_6.clock_i
clock_i => sync_chain:sync_chain_1.clock_i
clock_i => spike_detector:spike_detector_0.clock_i
clock_i => adaptive_threshold_control:adaptive_ctrl_0.clock_i
clock_i => dac_control:dac_control_0.clock_i
clock_i => pwm_modulator:pwm_0.clock_i
clock_i => dac_control:dac_control_1.clock_i
clock_i => pwm_modulator:pwm_1.clock_i
clock_i => analog_trig:analog_trigger_0.clock_i
clock_i => sc_noc_generator:sc_noc_generator_0.clock_i
clock_i => time_measurement:time_measurement_0.clock_i
clock_i => spike_encoder:spike_encoder_0.clock_i
clock_i => spike_memory:spike_memory_0.clock_i
clock_i => memory2uart:memory2uart_0.clock_i
clock_i => uart:uart_0.clock_i
clock_i => state~1.DATAIN
reset_btn_i => sync_chain:sync_chain_0.reset_i
comp_upper_i => comp_upper_mux.DATAA
comp_upper_i => dt_comp_upper.DATAIN
comp_lower_i => comp_lower_mux.DATAA
comp_lower_i => dt_comp_lower.DATAIN
trigger_start_sampling_i => sync_chain:sync_chain_2.async_i[0]
trigger_start_mode_i => debouncer:debouncer_0.bouncing_i
adaptive_mode_i => debouncer:debouncer_1.bouncing_i
control_mode_i => debouncer:debouncer_2.bouncing_i
signal_select_in_i => debouncer:debouncer_3.bouncing_i
enable_i => debouncer:debouncer_4.bouncing_i
select_tbs_delta_steps_i => debouncer:debouncer_5.bouncing_i
select_comparator_type_i => debouncer:debouncer_6.bouncing_i
ecg_lod_p_i => ecg_led_o.IN0
ecg_lod_n_i => ecg_led_o.IN1
signal_select_en_o <= enable_analog.DB_MAX_OUTPUT_PORT_TYPE
signal_select_in_o <= signal_select_in.DB_MAX_OUTPUT_PORT_TYPE
amp_sdn_o <= enable_analog.DB_MAX_OUTPUT_PORT_TYPE
dac_pd_o <= dac_pd_o.DB_MAX_OUTPUT_PORT_TYPE
dac_clr_o <= dac_clr_o.DB_MAX_OUTPUT_PORT_TYPE
dac_wr_upper_o <= dac_control:dac_control_0.dac_wr_o
dac_wr_lower_o <= dac_control:dac_control_1.dac_wr_o
dac_upper_o[0] <= dac_control:dac_control_0.dac_o[0]
dac_upper_o[1] <= dac_control:dac_control_0.dac_o[1]
dac_upper_o[2] <= dac_control:dac_control_0.dac_o[2]
dac_upper_o[3] <= dac_control:dac_control_0.dac_o[3]
dac_upper_o[4] <= dac_control:dac_control_0.dac_o[4]
dac_upper_o[5] <= dac_control:dac_control_0.dac_o[5]
dac_upper_o[6] <= dac_control:dac_control_0.dac_o[6]
dac_upper_o[7] <= dac_control:dac_control_0.dac_o[7]
dac_pwm_upper_o <= pwm_modulator:pwm_0.pwm_o
dac_lower_o[0] <= dac_control:dac_control_1.dac_o[0]
dac_lower_o[1] <= dac_control:dac_control_1.dac_o[1]
dac_lower_o[2] <= dac_control:dac_control_1.dac_o[2]
dac_lower_o[3] <= dac_control:dac_control_1.dac_o[3]
dac_lower_o[4] <= dac_control:dac_control_1.dac_o[4]
dac_lower_o[5] <= dac_control:dac_control_1.dac_o[5]
dac_lower_o[6] <= dac_control:dac_control_1.dac_o[6]
dac_lower_o[7] <= dac_control:dac_control_1.dac_o[7]
dac_pwm_lower_o <= pwm_modulator:pwm_1.pwm_o
idle_led_o <= idle_led.DB_MAX_OUTPUT_PORT_TYPE
overflow_led_o <= overflow_led.DB_MAX_OUTPUT_PORT_TYPE
underflow_led_o <= underflow_led.DB_MAX_OUTPUT_PORT_TYPE
ecg_led_o <= ecg_led_o.DB_MAX_OUTPUT_PORT_TYPE
analog_trigger_o <= analog_trig:analog_trigger_0.analog_trigger_o
sc_noc_1_o <= sc_noc_generator:sc_noc_generator_0.sc_noc_1_o
sc_noc_2_o <= sc_noc_generator:sc_noc_generator_0.sc_noc_2_o
uart_rx_i => uart:uart_0.rx_i
uart_tx_o <= uart:uart_0.tx_o


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|sync_chain:sync_chain_0
clock_i => buf[0][0].CLK
clock_i => buf[1][0].CLK
reset_i => buf[0][0].ACLR
reset_i => buf[1][0].ACLR
async_i[0] => buf[0][0].DATAIN
sync_o[0] <= buf[1][0].DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|sync_chain:sync_chain_2
clock_i => buf[0][0].CLK
clock_i => buf[1][0].CLK
reset_i => buf[0][0].ACLR
reset_i => buf[1][0].ACLR
async_i[0] => buf[0][0].DATAIN
sync_o[0] <= buf[1][0].DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|debouncer:debouncer_0
clock_i => sync_chain:sync_chain_0.clock_i
clock_i => debounced.CLK
clock_i => counter_value[0].CLK
clock_i => counter_value[1].CLK
clock_i => counter_value[2].CLK
clock_i => counter_value[3].CLK
clock_i => counter_value[4].CLK
clock_i => counter_value[5].CLK
clock_i => counter_value[6].CLK
clock_i => counter_value[7].CLK
clock_i => counter_value[8].CLK
clock_i => counter_value[9].CLK
clock_i => counter_value[10].CLK
clock_i => counter_value[11].CLK
clock_i => counter_value[12].CLK
clock_i => counter_value[13].CLK
clock_i => counter_value[14].CLK
clock_i => counter_value[15].CLK
clock_i => bouncing_sync_d.CLK
clock_i => state~1.DATAIN
reset_i => sync_chain:sync_chain_0.reset_i
reset_i => debounced.ACLR
reset_i => counter_value[0].ACLR
reset_i => counter_value[1].ACLR
reset_i => counter_value[2].ACLR
reset_i => counter_value[3].ACLR
reset_i => counter_value[4].ACLR
reset_i => counter_value[5].ACLR
reset_i => counter_value[6].ACLR
reset_i => counter_value[7].ACLR
reset_i => counter_value[8].ACLR
reset_i => counter_value[9].ACLR
reset_i => counter_value[10].ACLR
reset_i => counter_value[11].ACLR
reset_i => counter_value[12].ACLR
reset_i => counter_value[13].ACLR
reset_i => counter_value[14].ACLR
reset_i => counter_value[15].ACLR
reset_i => bouncing_sync_d.ACLR
reset_i => state~3.DATAIN
bouncing_i => sync_chain:sync_chain_0.async_i[0]
debounced_o <= debounced.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|debouncer:debouncer_0|sync_chain:sync_chain_0
clock_i => buf[0][0].CLK
clock_i => buf[1][0].CLK
reset_i => buf[0][0].ACLR
reset_i => buf[1][0].ACLR
async_i[0] => buf[0][0].DATAIN
sync_o[0] <= buf[1][0].DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|debouncer:debouncer_1
clock_i => sync_chain:sync_chain_0.clock_i
clock_i => debounced.CLK
clock_i => counter_value[0].CLK
clock_i => counter_value[1].CLK
clock_i => counter_value[2].CLK
clock_i => counter_value[3].CLK
clock_i => counter_value[4].CLK
clock_i => counter_value[5].CLK
clock_i => counter_value[6].CLK
clock_i => counter_value[7].CLK
clock_i => counter_value[8].CLK
clock_i => counter_value[9].CLK
clock_i => counter_value[10].CLK
clock_i => counter_value[11].CLK
clock_i => counter_value[12].CLK
clock_i => counter_value[13].CLK
clock_i => counter_value[14].CLK
clock_i => counter_value[15].CLK
clock_i => bouncing_sync_d.CLK
clock_i => state~1.DATAIN
reset_i => sync_chain:sync_chain_0.reset_i
reset_i => debounced.ACLR
reset_i => counter_value[0].ACLR
reset_i => counter_value[1].ACLR
reset_i => counter_value[2].ACLR
reset_i => counter_value[3].ACLR
reset_i => counter_value[4].ACLR
reset_i => counter_value[5].ACLR
reset_i => counter_value[6].ACLR
reset_i => counter_value[7].ACLR
reset_i => counter_value[8].ACLR
reset_i => counter_value[9].ACLR
reset_i => counter_value[10].ACLR
reset_i => counter_value[11].ACLR
reset_i => counter_value[12].ACLR
reset_i => counter_value[13].ACLR
reset_i => counter_value[14].ACLR
reset_i => counter_value[15].ACLR
reset_i => bouncing_sync_d.ACLR
reset_i => state~3.DATAIN
bouncing_i => sync_chain:sync_chain_0.async_i[0]
debounced_o <= debounced.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|debouncer:debouncer_1|sync_chain:sync_chain_0
clock_i => buf[0][0].CLK
clock_i => buf[1][0].CLK
reset_i => buf[0][0].ACLR
reset_i => buf[1][0].ACLR
async_i[0] => buf[0][0].DATAIN
sync_o[0] <= buf[1][0].DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|debouncer:debouncer_2
clock_i => sync_chain:sync_chain_0.clock_i
clock_i => debounced.CLK
clock_i => counter_value[0].CLK
clock_i => counter_value[1].CLK
clock_i => counter_value[2].CLK
clock_i => counter_value[3].CLK
clock_i => counter_value[4].CLK
clock_i => counter_value[5].CLK
clock_i => counter_value[6].CLK
clock_i => counter_value[7].CLK
clock_i => counter_value[8].CLK
clock_i => counter_value[9].CLK
clock_i => counter_value[10].CLK
clock_i => counter_value[11].CLK
clock_i => counter_value[12].CLK
clock_i => counter_value[13].CLK
clock_i => counter_value[14].CLK
clock_i => counter_value[15].CLK
clock_i => bouncing_sync_d.CLK
clock_i => state~1.DATAIN
reset_i => sync_chain:sync_chain_0.reset_i
reset_i => debounced.ACLR
reset_i => counter_value[0].ACLR
reset_i => counter_value[1].ACLR
reset_i => counter_value[2].ACLR
reset_i => counter_value[3].ACLR
reset_i => counter_value[4].ACLR
reset_i => counter_value[5].ACLR
reset_i => counter_value[6].ACLR
reset_i => counter_value[7].ACLR
reset_i => counter_value[8].ACLR
reset_i => counter_value[9].ACLR
reset_i => counter_value[10].ACLR
reset_i => counter_value[11].ACLR
reset_i => counter_value[12].ACLR
reset_i => counter_value[13].ACLR
reset_i => counter_value[14].ACLR
reset_i => counter_value[15].ACLR
reset_i => bouncing_sync_d.ACLR
reset_i => state~3.DATAIN
bouncing_i => sync_chain:sync_chain_0.async_i[0]
debounced_o <= debounced.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|debouncer:debouncer_2|sync_chain:sync_chain_0
clock_i => buf[0][0].CLK
clock_i => buf[1][0].CLK
reset_i => buf[0][0].ACLR
reset_i => buf[1][0].ACLR
async_i[0] => buf[0][0].DATAIN
sync_o[0] <= buf[1][0].DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|debouncer:debouncer_3
clock_i => sync_chain:sync_chain_0.clock_i
clock_i => debounced.CLK
clock_i => counter_value[0].CLK
clock_i => counter_value[1].CLK
clock_i => counter_value[2].CLK
clock_i => counter_value[3].CLK
clock_i => counter_value[4].CLK
clock_i => counter_value[5].CLK
clock_i => counter_value[6].CLK
clock_i => counter_value[7].CLK
clock_i => counter_value[8].CLK
clock_i => counter_value[9].CLK
clock_i => counter_value[10].CLK
clock_i => counter_value[11].CLK
clock_i => counter_value[12].CLK
clock_i => counter_value[13].CLK
clock_i => counter_value[14].CLK
clock_i => counter_value[15].CLK
clock_i => bouncing_sync_d.CLK
clock_i => state~1.DATAIN
reset_i => sync_chain:sync_chain_0.reset_i
reset_i => debounced.ACLR
reset_i => counter_value[0].ACLR
reset_i => counter_value[1].ACLR
reset_i => counter_value[2].ACLR
reset_i => counter_value[3].ACLR
reset_i => counter_value[4].ACLR
reset_i => counter_value[5].ACLR
reset_i => counter_value[6].ACLR
reset_i => counter_value[7].ACLR
reset_i => counter_value[8].ACLR
reset_i => counter_value[9].ACLR
reset_i => counter_value[10].ACLR
reset_i => counter_value[11].ACLR
reset_i => counter_value[12].ACLR
reset_i => counter_value[13].ACLR
reset_i => counter_value[14].ACLR
reset_i => counter_value[15].ACLR
reset_i => bouncing_sync_d.ACLR
reset_i => state~3.DATAIN
bouncing_i => sync_chain:sync_chain_0.async_i[0]
debounced_o <= debounced.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|debouncer:debouncer_3|sync_chain:sync_chain_0
clock_i => buf[0][0].CLK
clock_i => buf[1][0].CLK
reset_i => buf[0][0].ACLR
reset_i => buf[1][0].ACLR
async_i[0] => buf[0][0].DATAIN
sync_o[0] <= buf[1][0].DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|debouncer:debouncer_4
clock_i => sync_chain:sync_chain_0.clock_i
clock_i => debounced.CLK
clock_i => counter_value[0].CLK
clock_i => counter_value[1].CLK
clock_i => counter_value[2].CLK
clock_i => counter_value[3].CLK
clock_i => counter_value[4].CLK
clock_i => counter_value[5].CLK
clock_i => counter_value[6].CLK
clock_i => counter_value[7].CLK
clock_i => counter_value[8].CLK
clock_i => counter_value[9].CLK
clock_i => counter_value[10].CLK
clock_i => counter_value[11].CLK
clock_i => counter_value[12].CLK
clock_i => counter_value[13].CLK
clock_i => counter_value[14].CLK
clock_i => counter_value[15].CLK
clock_i => bouncing_sync_d.CLK
clock_i => state~1.DATAIN
reset_i => sync_chain:sync_chain_0.reset_i
reset_i => debounced.ACLR
reset_i => counter_value[0].ACLR
reset_i => counter_value[1].ACLR
reset_i => counter_value[2].ACLR
reset_i => counter_value[3].ACLR
reset_i => counter_value[4].ACLR
reset_i => counter_value[5].ACLR
reset_i => counter_value[6].ACLR
reset_i => counter_value[7].ACLR
reset_i => counter_value[8].ACLR
reset_i => counter_value[9].ACLR
reset_i => counter_value[10].ACLR
reset_i => counter_value[11].ACLR
reset_i => counter_value[12].ACLR
reset_i => counter_value[13].ACLR
reset_i => counter_value[14].ACLR
reset_i => counter_value[15].ACLR
reset_i => bouncing_sync_d.ACLR
reset_i => state~3.DATAIN
bouncing_i => sync_chain:sync_chain_0.async_i[0]
debounced_o <= debounced.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|debouncer:debouncer_4|sync_chain:sync_chain_0
clock_i => buf[0][0].CLK
clock_i => buf[1][0].CLK
reset_i => buf[0][0].ACLR
reset_i => buf[1][0].ACLR
async_i[0] => buf[0][0].DATAIN
sync_o[0] <= buf[1][0].DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|debouncer:debouncer_5
clock_i => sync_chain:sync_chain_0.clock_i
clock_i => debounced.CLK
clock_i => counter_value[0].CLK
clock_i => counter_value[1].CLK
clock_i => counter_value[2].CLK
clock_i => counter_value[3].CLK
clock_i => counter_value[4].CLK
clock_i => counter_value[5].CLK
clock_i => counter_value[6].CLK
clock_i => counter_value[7].CLK
clock_i => counter_value[8].CLK
clock_i => counter_value[9].CLK
clock_i => counter_value[10].CLK
clock_i => counter_value[11].CLK
clock_i => counter_value[12].CLK
clock_i => counter_value[13].CLK
clock_i => counter_value[14].CLK
clock_i => counter_value[15].CLK
clock_i => bouncing_sync_d.CLK
clock_i => state~1.DATAIN
reset_i => sync_chain:sync_chain_0.reset_i
reset_i => debounced.ACLR
reset_i => counter_value[0].ACLR
reset_i => counter_value[1].ACLR
reset_i => counter_value[2].ACLR
reset_i => counter_value[3].ACLR
reset_i => counter_value[4].ACLR
reset_i => counter_value[5].ACLR
reset_i => counter_value[6].ACLR
reset_i => counter_value[7].ACLR
reset_i => counter_value[8].ACLR
reset_i => counter_value[9].ACLR
reset_i => counter_value[10].ACLR
reset_i => counter_value[11].ACLR
reset_i => counter_value[12].ACLR
reset_i => counter_value[13].ACLR
reset_i => counter_value[14].ACLR
reset_i => counter_value[15].ACLR
reset_i => bouncing_sync_d.ACLR
reset_i => state~3.DATAIN
bouncing_i => sync_chain:sync_chain_0.async_i[0]
debounced_o <= debounced.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|debouncer:debouncer_5|sync_chain:sync_chain_0
clock_i => buf[0][0].CLK
clock_i => buf[1][0].CLK
reset_i => buf[0][0].ACLR
reset_i => buf[1][0].ACLR
async_i[0] => buf[0][0].DATAIN
sync_o[0] <= buf[1][0].DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|debouncer:debouncer_6
clock_i => sync_chain:sync_chain_0.clock_i
clock_i => debounced.CLK
clock_i => counter_value[0].CLK
clock_i => counter_value[1].CLK
clock_i => counter_value[2].CLK
clock_i => counter_value[3].CLK
clock_i => counter_value[4].CLK
clock_i => counter_value[5].CLK
clock_i => counter_value[6].CLK
clock_i => counter_value[7].CLK
clock_i => counter_value[8].CLK
clock_i => counter_value[9].CLK
clock_i => counter_value[10].CLK
clock_i => counter_value[11].CLK
clock_i => counter_value[12].CLK
clock_i => counter_value[13].CLK
clock_i => counter_value[14].CLK
clock_i => counter_value[15].CLK
clock_i => bouncing_sync_d.CLK
clock_i => state~1.DATAIN
reset_i => sync_chain:sync_chain_0.reset_i
reset_i => debounced.ACLR
reset_i => counter_value[0].ACLR
reset_i => counter_value[1].ACLR
reset_i => counter_value[2].ACLR
reset_i => counter_value[3].ACLR
reset_i => counter_value[4].ACLR
reset_i => counter_value[5].ACLR
reset_i => counter_value[6].ACLR
reset_i => counter_value[7].ACLR
reset_i => counter_value[8].ACLR
reset_i => counter_value[9].ACLR
reset_i => counter_value[10].ACLR
reset_i => counter_value[11].ACLR
reset_i => counter_value[12].ACLR
reset_i => counter_value[13].ACLR
reset_i => counter_value[14].ACLR
reset_i => counter_value[15].ACLR
reset_i => bouncing_sync_d.ACLR
reset_i => state~3.DATAIN
bouncing_i => sync_chain:sync_chain_0.async_i[0]
debounced_o <= debounced.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|debouncer:debouncer_6|sync_chain:sync_chain_0
clock_i => buf[0][0].CLK
clock_i => buf[1][0].CLK
reset_i => buf[0][0].ACLR
reset_i => buf[1][0].ACLR
async_i[0] => buf[0][0].DATAIN
sync_o[0] <= buf[1][0].DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|sync_chain:sync_chain_1
clock_i => buf[0][0].CLK
clock_i => buf[0][1].CLK
clock_i => buf[1][0].CLK
clock_i => buf[1][1].CLK
reset_i => buf[0][0].ACLR
reset_i => buf[0][1].ACLR
reset_i => buf[1][0].ACLR
reset_i => buf[1][1].ACLR
async_i[0] => buf[0][0].DATAIN
async_i[1] => buf[0][1].DATAIN
sync_o[0] <= buf[1][0].DB_MAX_OUTPUT_PORT_TYPE
sync_o[1] <= buf[1][1].DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|spike_detector:spike_detector_0
clock_i => lock_detection.CLK
clock_i => is_changing.CLK
clock_i => lower_is_changing.CLK
clock_i => upper_is_changing.CLK
clock_i => hold_spike.CLK
reset_i => lock_detection.ACLR
reset_i => is_changing.ACLR
reset_i => lower_is_changing.ACLR
reset_i => upper_is_changing.ACLR
reset_i => hold_spike.ACLR
detection_en_i => spike_detection_logic.IN1
comp_upper_i => spike_detection_logic.IN0
comp_lower_i => spike_detection_logic.IN0
change_upper_strb_i => next_upper_is_changing.OUTPUTSELECT
change_lower_strb_i => next_lower_is_changing.OUTPUTSELECT
stopped_changing_upper_strb_i => next_upper_is_changing.OUTPUTSELECT
stopped_changing_lower_strb_i => next_lower_is_changing.OUTPUTSELECT
increasing_en_i => spike_detection_logic.IN1
decreasing_en_i => spike_detection_logic.IN1
pause_detection_strb_i => locking_detection.IN1
spike_o <= spike_o.DB_MAX_OUTPUT_PORT_TYPE
spike_strb_o <= spike_strb.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0
clock_i => spike_shift_reg:spike_shift_reg_0.clock_i
clock_i => adapt_on_overflow.CLK
clock_i => is_empty_interval.CLK
clock_i => delta_steps_strb.CLK
clock_i => widen_threshold_strb.CLK
clock_i => adaptive_strb.CLK
clock_i => prev_delta_steps[0].CLK
clock_i => prev_delta_steps[1].CLK
clock_i => prev_delta_steps[2].CLK
clock_i => prev_delta_steps[3].CLK
clock_i => prev_delta_steps[4].CLK
clock_i => prev_delta_steps[5].CLK
clock_i => prev_delta_steps[6].CLK
clock_i => prev_delta_steps[7].CLK
clock_i => delta_steps[0].CLK
clock_i => delta_steps[1].CLK
clock_i => delta_steps[2].CLK
clock_i => delta_steps[3].CLK
clock_i => delta_steps[4].CLK
clock_i => delta_steps[5].CLK
clock_i => delta_steps[6].CLK
clock_i => delta_steps[7].CLK
clock_i => steps_to_lower_v[0].CLK
clock_i => steps_to_lower_v[1].CLK
clock_i => steps_to_lower_v[2].CLK
clock_i => steps_to_lower_v[3].CLK
clock_i => steps_to_lower_v[4].CLK
clock_i => steps_to_lower_v[5].CLK
clock_i => steps_to_lower_v[6].CLK
clock_i => steps_to_lower_v[7].CLK
clock_i => steps_to_lower_v[8].CLK
clock_i => steps_to_upper_v[0].CLK
clock_i => steps_to_upper_v[1].CLK
clock_i => steps_to_upper_v[2].CLK
clock_i => steps_to_upper_v[3].CLK
clock_i => steps_to_upper_v[4].CLK
clock_i => steps_to_upper_v[5].CLK
clock_i => steps_to_upper_v[6].CLK
clock_i => steps_to_upper_v[7].CLK
clock_i => steps_to_upper_v[8].CLK
clock_i => weyls_discrepancy:weyls_discrepancy_0.clock_i
reset_i => spike_shift_reg:spike_shift_reg_0.reset_i
reset_i => adapt_on_overflow.ACLR
reset_i => is_empty_interval.ACLR
reset_i => delta_steps_strb.ACLR
reset_i => widen_threshold_strb.ACLR
reset_i => adaptive_strb.ACLR
reset_i => prev_delta_steps[0].PRESET
reset_i => prev_delta_steps[1].ACLR
reset_i => prev_delta_steps[2].ACLR
reset_i => prev_delta_steps[3].ACLR
reset_i => prev_delta_steps[4].ACLR
reset_i => prev_delta_steps[5].ACLR
reset_i => prev_delta_steps[6].ACLR
reset_i => prev_delta_steps[7].ACLR
reset_i => delta_steps[0].PRESET
reset_i => delta_steps[1].ACLR
reset_i => delta_steps[2].ACLR
reset_i => delta_steps[3].ACLR
reset_i => delta_steps[4].ACLR
reset_i => delta_steps[5].ACLR
reset_i => delta_steps[6].ACLR
reset_i => delta_steps[7].ACLR
reset_i => steps_to_lower_v[0].PRESET
reset_i => steps_to_lower_v[1].PRESET
reset_i => steps_to_lower_v[2].PRESET
reset_i => steps_to_lower_v[3].PRESET
reset_i => steps_to_lower_v[4].PRESET
reset_i => steps_to_lower_v[5].PRESET
reset_i => steps_to_lower_v[6].PRESET
reset_i => steps_to_lower_v[7].ACLR
reset_i => steps_to_lower_v[8].ACLR
reset_i => steps_to_upper_v[0].PRESET
reset_i => steps_to_upper_v[1].ACLR
reset_i => steps_to_upper_v[2].PRESET
reset_i => steps_to_upper_v[3].PRESET
reset_i => steps_to_upper_v[4].PRESET
reset_i => steps_to_upper_v[5].PRESET
reset_i => steps_to_upper_v[6].PRESET
reset_i => steps_to_upper_v[7].ACLR
reset_i => steps_to_upper_v[8].ACLR
reset_i => weyls_discrepancy:weyls_discrepancy_0.reset_i
sync_reset_i => next_delta_steps.OUTPUTSELECT
sync_reset_i => next_delta_steps.OUTPUTSELECT
sync_reset_i => next_delta_steps.OUTPUTSELECT
sync_reset_i => next_delta_steps.OUTPUTSELECT
sync_reset_i => next_delta_steps.OUTPUTSELECT
sync_reset_i => next_delta_steps.OUTPUTSELECT
sync_reset_i => next_delta_steps.OUTPUTSELECT
sync_reset_i => next_delta_steps.OUTPUTSELECT
sync_reset_i => next_prev_delta_steps[7].OUTPUTSELECT
sync_reset_i => next_prev_delta_steps[6].OUTPUTSELECT
sync_reset_i => next_prev_delta_steps[5].OUTPUTSELECT
sync_reset_i => next_prev_delta_steps[4].OUTPUTSELECT
sync_reset_i => next_prev_delta_steps[3].OUTPUTSELECT
sync_reset_i => next_prev_delta_steps[2].OUTPUTSELECT
sync_reset_i => next_prev_delta_steps[1].OUTPUTSELECT
sync_reset_i => next_prev_delta_steps[0].OUTPUTSELECT
sync_reset_i => next_steps_to_upper_v[8].OUTPUTSELECT
sync_reset_i => next_steps_to_upper_v[7].OUTPUTSELECT
sync_reset_i => next_steps_to_upper_v[6].OUTPUTSELECT
sync_reset_i => next_steps_to_upper_v[5].OUTPUTSELECT
sync_reset_i => next_steps_to_upper_v[4].OUTPUTSELECT
sync_reset_i => next_steps_to_upper_v[3].OUTPUTSELECT
sync_reset_i => next_steps_to_upper_v[2].OUTPUTSELECT
sync_reset_i => next_steps_to_upper_v[1].OUTPUTSELECT
sync_reset_i => next_steps_to_upper_v[0].OUTPUTSELECT
sync_reset_i => next_steps_to_lower_v[8].OUTPUTSELECT
sync_reset_i => next_steps_to_lower_v[7].OUTPUTSELECT
sync_reset_i => next_steps_to_lower_v[6].OUTPUTSELECT
sync_reset_i => next_steps_to_lower_v[5].OUTPUTSELECT
sync_reset_i => next_steps_to_lower_v[4].OUTPUTSELECT
sync_reset_i => next_steps_to_lower_v[3].OUTPUTSELECT
sync_reset_i => next_steps_to_lower_v[2].OUTPUTSELECT
sync_reset_i => next_steps_to_lower_v[1].OUTPUTSELECT
sync_reset_i => next_steps_to_lower_v[0].OUTPUTSELECT
overflow_strb_i => next_is_empty_interval.OUTPUTSELECT
overflow_strb_i => adapt_on_overflow_strb.IN1
overflow_strb_i => spike_shift_reg:spike_shift_reg_0.overflow_strb_i
curr_time_i[0] => spike_shift_reg:spike_shift_reg_0.curr_time_i[0]
curr_time_i[1] => spike_shift_reg:spike_shift_reg_0.curr_time_i[1]
curr_time_i[2] => spike_shift_reg:spike_shift_reg_0.curr_time_i[2]
curr_time_i[3] => spike_shift_reg:spike_shift_reg_0.curr_time_i[3]
curr_time_i[4] => spike_shift_reg:spike_shift_reg_0.curr_time_i[4]
curr_time_i[5] => spike_shift_reg:spike_shift_reg_0.curr_time_i[5]
curr_time_i[6] => spike_shift_reg:spike_shift_reg_0.curr_time_i[6]
curr_time_i[7] => spike_shift_reg:spike_shift_reg_0.curr_time_i[7]
curr_time_i[8] => spike_shift_reg:spike_shift_reg_0.curr_time_i[8]
curr_time_i[9] => spike_shift_reg:spike_shift_reg_0.curr_time_i[9]
curr_time_i[10] => spike_shift_reg:spike_shift_reg_0.curr_time_i[10]
curr_time_i[11] => spike_shift_reg:spike_shift_reg_0.curr_time_i[11]
curr_time_i[12] => spike_shift_reg:spike_shift_reg_0.curr_time_i[12]
curr_time_i[13] => spike_shift_reg:spike_shift_reg_0.curr_time_i[13]
curr_time_i[14] => spike_shift_reg:spike_shift_reg_0.curr_time_i[14]
curr_time_i[15] => spike_shift_reg:spike_shift_reg_0.curr_time_i[15]
curr_time_i[16] => spike_shift_reg:spike_shift_reg_0.curr_time_i[16]
curr_time_i[17] => spike_shift_reg:spike_shift_reg_0.curr_time_i[17]
curr_time_i[18] => spike_shift_reg:spike_shift_reg_0.curr_time_i[18]
spike_i => atbs_clipping_logic.IN1
spike_i => delta_steps_lower_strb.OUTPUTSELECT
spike_i => delta_steps_upper_strb.OUTPUTSELECT
spike_i => delta_steps_lower.OUTPUTSELECT
spike_i => delta_steps_lower.OUTPUTSELECT
spike_i => delta_steps_lower.OUTPUTSELECT
spike_i => delta_steps_lower.OUTPUTSELECT
spike_i => delta_steps_lower.OUTPUTSELECT
spike_i => delta_steps_lower.OUTPUTSELECT
spike_i => delta_steps_lower.OUTPUTSELECT
spike_i => delta_steps_lower.OUTPUTSELECT
spike_i => delta_steps_upper.OUTPUTSELECT
spike_i => delta_steps_upper.OUTPUTSELECT
spike_i => delta_steps_upper.OUTPUTSELECT
spike_i => delta_steps_upper.OUTPUTSELECT
spike_i => delta_steps_upper.OUTPUTSELECT
spike_i => delta_steps_upper.OUTPUTSELECT
spike_i => delta_steps_upper.OUTPUTSELECT
spike_i => delta_steps_upper.OUTPUTSELECT
spike_i => direction_upper.IN1
spike_i => direction_lower.IN1
spike_i => spike_shift_reg:spike_shift_reg_0.spike_i
spike_i => atbs_clipping_logic.IN1
spike_strb_i => next_is_empty_interval.OUTPUTSELECT
spike_strb_i => spike_shift_reg:spike_shift_reg_0.spike_strb_i
d_max_i[0] => LessThan0.IN3
d_max_i[1] => LessThan0.IN2
d_max_i[2] => LessThan0.IN1
d_min_i[0] => LessThan2.IN3
d_min_i[1] => LessThan2.IN2
d_min_i[2] => LessThan2.IN1
win_length_i[0] => spike_shift_reg:spike_shift_reg_0.win_length_i[0]
win_length_i[1] => spike_shift_reg:spike_shift_reg_0.win_length_i[1]
win_length_i[2] => spike_shift_reg:spike_shift_reg_0.win_length_i[2]
win_length_i[3] => spike_shift_reg:spike_shift_reg_0.win_length_i[3]
win_length_i[4] => spike_shift_reg:spike_shift_reg_0.win_length_i[4]
win_length_i[5] => spike_shift_reg:spike_shift_reg_0.win_length_i[5]
win_length_i[6] => spike_shift_reg:spike_shift_reg_0.win_length_i[6]
win_length_i[7] => spike_shift_reg:spike_shift_reg_0.win_length_i[7]
win_length_i[8] => spike_shift_reg:spike_shift_reg_0.win_length_i[8]
win_length_i[9] => spike_shift_reg:spike_shift_reg_0.win_length_i[9]
win_length_i[10] => spike_shift_reg:spike_shift_reg_0.win_length_i[10]
win_length_i[11] => spike_shift_reg:spike_shift_reg_0.win_length_i[11]
win_length_i[12] => spike_shift_reg:spike_shift_reg_0.win_length_i[12]
win_length_i[13] => spike_shift_reg:spike_shift_reg_0.win_length_i[13]
win_length_i[14] => spike_shift_reg:spike_shift_reg_0.win_length_i[14]
win_length_i[15] => spike_shift_reg:spike_shift_reg_0.win_length_i[15]
win_length_i[16] => spike_shift_reg:spike_shift_reg_0.win_length_i[16]
win_length_i[17] => spike_shift_reg:spike_shift_reg_0.win_length_i[17]
win_length_i[18] => spike_shift_reg:spike_shift_reg_0.win_length_i[18]
win_length_i[19] => spike_shift_reg:spike_shift_reg_0.win_length_i[19]
max_delta_steps_i[0] => LessThan1.IN8
max_delta_steps_i[1] => LessThan1.IN7
max_delta_steps_i[2] => LessThan1.IN6
max_delta_steps_i[3] => LessThan1.IN5
max_delta_steps_i[4] => LessThan1.IN4
max_delta_steps_i[5] => LessThan1.IN3
max_delta_steps_i[6] => LessThan1.IN2
max_delta_steps_i[7] => LessThan1.IN1
increasing_en_o <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
decreasing_en_o <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
direction_upper_o <= direction_upper.DB_MAX_OUTPUT_PORT_TYPE
direction_lower_o <= direction_lower.DB_MAX_OUTPUT_PORT_TYPE
delta_steps_upper_strb_o <= delta_steps_upper_strb.DB_MAX_OUTPUT_PORT_TYPE
delta_steps_lower_strb_o <= delta_steps_lower_strb.DB_MAX_OUTPUT_PORT_TYPE
delta_steps_upper_o[0] <= delta_steps_upper.DB_MAX_OUTPUT_PORT_TYPE
delta_steps_upper_o[1] <= delta_steps_upper.DB_MAX_OUTPUT_PORT_TYPE
delta_steps_upper_o[2] <= delta_steps_upper.DB_MAX_OUTPUT_PORT_TYPE
delta_steps_upper_o[3] <= delta_steps_upper.DB_MAX_OUTPUT_PORT_TYPE
delta_steps_upper_o[4] <= delta_steps_upper.DB_MAX_OUTPUT_PORT_TYPE
delta_steps_upper_o[5] <= delta_steps_upper.DB_MAX_OUTPUT_PORT_TYPE
delta_steps_upper_o[6] <= delta_steps_upper.DB_MAX_OUTPUT_PORT_TYPE
delta_steps_upper_o[7] <= delta_steps_upper.DB_MAX_OUTPUT_PORT_TYPE
delta_steps_lower_o[0] <= delta_steps_lower.DB_MAX_OUTPUT_PORT_TYPE
delta_steps_lower_o[1] <= delta_steps_lower.DB_MAX_OUTPUT_PORT_TYPE
delta_steps_lower_o[2] <= delta_steps_lower.DB_MAX_OUTPUT_PORT_TYPE
delta_steps_lower_o[3] <= delta_steps_lower.DB_MAX_OUTPUT_PORT_TYPE
delta_steps_lower_o[4] <= delta_steps_lower.DB_MAX_OUTPUT_PORT_TYPE
delta_steps_lower_o[5] <= delta_steps_lower.DB_MAX_OUTPUT_PORT_TYPE
delta_steps_lower_o[6] <= delta_steps_lower.DB_MAX_OUTPUT_PORT_TYPE
delta_steps_lower_o[7] <= delta_steps_lower.DB_MAX_OUTPUT_PORT_TYPE
adapt_on_overflow_strb_o <= adapt_on_overflow_strb.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|spike_shift_reg:spike_shift_reg_0
clock_i => spikes_strb.CLK
clock_i => overflow_marker[0].CLK
clock_i => overflow_marker[1].CLK
clock_i => overflow_marker[2].CLK
clock_i => overflow_marker[3].CLK
clock_i => overflow_marker[4].CLK
clock_i => overflow_marker[5].CLK
clock_i => overflow_marker[6].CLK
clock_i => overflow_marker[7].CLK
clock_i => overflow_marker[8].CLK
clock_i => overflow_marker[9].CLK
clock_i => overflow_marker[10].CLK
clock_i => overflow_marker[11].CLK
clock_i => overflow_marker[12].CLK
clock_i => overflow_marker[13].CLK
clock_i => overflow_marker[14].CLK
clock_i => timestamps[0][0].CLK
clock_i => timestamps[0][1].CLK
clock_i => timestamps[0][2].CLK
clock_i => timestamps[0][3].CLK
clock_i => timestamps[0][4].CLK
clock_i => timestamps[0][5].CLK
clock_i => timestamps[0][6].CLK
clock_i => timestamps[0][7].CLK
clock_i => timestamps[0][8].CLK
clock_i => timestamps[0][9].CLK
clock_i => timestamps[0][10].CLK
clock_i => timestamps[0][11].CLK
clock_i => timestamps[0][12].CLK
clock_i => timestamps[0][13].CLK
clock_i => timestamps[0][14].CLK
clock_i => timestamps[0][15].CLK
clock_i => timestamps[0][16].CLK
clock_i => timestamps[0][17].CLK
clock_i => timestamps[0][18].CLK
clock_i => timestamps[1][0].CLK
clock_i => timestamps[1][1].CLK
clock_i => timestamps[1][2].CLK
clock_i => timestamps[1][3].CLK
clock_i => timestamps[1][4].CLK
clock_i => timestamps[1][5].CLK
clock_i => timestamps[1][6].CLK
clock_i => timestamps[1][7].CLK
clock_i => timestamps[1][8].CLK
clock_i => timestamps[1][9].CLK
clock_i => timestamps[1][10].CLK
clock_i => timestamps[1][11].CLK
clock_i => timestamps[1][12].CLK
clock_i => timestamps[1][13].CLK
clock_i => timestamps[1][14].CLK
clock_i => timestamps[1][15].CLK
clock_i => timestamps[1][16].CLK
clock_i => timestamps[1][17].CLK
clock_i => timestamps[1][18].CLK
clock_i => timestamps[2][0].CLK
clock_i => timestamps[2][1].CLK
clock_i => timestamps[2][2].CLK
clock_i => timestamps[2][3].CLK
clock_i => timestamps[2][4].CLK
clock_i => timestamps[2][5].CLK
clock_i => timestamps[2][6].CLK
clock_i => timestamps[2][7].CLK
clock_i => timestamps[2][8].CLK
clock_i => timestamps[2][9].CLK
clock_i => timestamps[2][10].CLK
clock_i => timestamps[2][11].CLK
clock_i => timestamps[2][12].CLK
clock_i => timestamps[2][13].CLK
clock_i => timestamps[2][14].CLK
clock_i => timestamps[2][15].CLK
clock_i => timestamps[2][16].CLK
clock_i => timestamps[2][17].CLK
clock_i => timestamps[2][18].CLK
clock_i => timestamps[3][0].CLK
clock_i => timestamps[3][1].CLK
clock_i => timestamps[3][2].CLK
clock_i => timestamps[3][3].CLK
clock_i => timestamps[3][4].CLK
clock_i => timestamps[3][5].CLK
clock_i => timestamps[3][6].CLK
clock_i => timestamps[3][7].CLK
clock_i => timestamps[3][8].CLK
clock_i => timestamps[3][9].CLK
clock_i => timestamps[3][10].CLK
clock_i => timestamps[3][11].CLK
clock_i => timestamps[3][12].CLK
clock_i => timestamps[3][13].CLK
clock_i => timestamps[3][14].CLK
clock_i => timestamps[3][15].CLK
clock_i => timestamps[3][16].CLK
clock_i => timestamps[3][17].CLK
clock_i => timestamps[3][18].CLK
clock_i => timestamps[4][0].CLK
clock_i => timestamps[4][1].CLK
clock_i => timestamps[4][2].CLK
clock_i => timestamps[4][3].CLK
clock_i => timestamps[4][4].CLK
clock_i => timestamps[4][5].CLK
clock_i => timestamps[4][6].CLK
clock_i => timestamps[4][7].CLK
clock_i => timestamps[4][8].CLK
clock_i => timestamps[4][9].CLK
clock_i => timestamps[4][10].CLK
clock_i => timestamps[4][11].CLK
clock_i => timestamps[4][12].CLK
clock_i => timestamps[4][13].CLK
clock_i => timestamps[4][14].CLK
clock_i => timestamps[4][15].CLK
clock_i => timestamps[4][16].CLK
clock_i => timestamps[4][17].CLK
clock_i => timestamps[4][18].CLK
clock_i => timestamps[5][0].CLK
clock_i => timestamps[5][1].CLK
clock_i => timestamps[5][2].CLK
clock_i => timestamps[5][3].CLK
clock_i => timestamps[5][4].CLK
clock_i => timestamps[5][5].CLK
clock_i => timestamps[5][6].CLK
clock_i => timestamps[5][7].CLK
clock_i => timestamps[5][8].CLK
clock_i => timestamps[5][9].CLK
clock_i => timestamps[5][10].CLK
clock_i => timestamps[5][11].CLK
clock_i => timestamps[5][12].CLK
clock_i => timestamps[5][13].CLK
clock_i => timestamps[5][14].CLK
clock_i => timestamps[5][15].CLK
clock_i => timestamps[5][16].CLK
clock_i => timestamps[5][17].CLK
clock_i => timestamps[5][18].CLK
clock_i => timestamps[6][0].CLK
clock_i => timestamps[6][1].CLK
clock_i => timestamps[6][2].CLK
clock_i => timestamps[6][3].CLK
clock_i => timestamps[6][4].CLK
clock_i => timestamps[6][5].CLK
clock_i => timestamps[6][6].CLK
clock_i => timestamps[6][7].CLK
clock_i => timestamps[6][8].CLK
clock_i => timestamps[6][9].CLK
clock_i => timestamps[6][10].CLK
clock_i => timestamps[6][11].CLK
clock_i => timestamps[6][12].CLK
clock_i => timestamps[6][13].CLK
clock_i => timestamps[6][14].CLK
clock_i => timestamps[6][15].CLK
clock_i => timestamps[6][16].CLK
clock_i => timestamps[6][17].CLK
clock_i => timestamps[6][18].CLK
clock_i => timestamps[7][0].CLK
clock_i => timestamps[7][1].CLK
clock_i => timestamps[7][2].CLK
clock_i => timestamps[7][3].CLK
clock_i => timestamps[7][4].CLK
clock_i => timestamps[7][5].CLK
clock_i => timestamps[7][6].CLK
clock_i => timestamps[7][7].CLK
clock_i => timestamps[7][8].CLK
clock_i => timestamps[7][9].CLK
clock_i => timestamps[7][10].CLK
clock_i => timestamps[7][11].CLK
clock_i => timestamps[7][12].CLK
clock_i => timestamps[7][13].CLK
clock_i => timestamps[7][14].CLK
clock_i => timestamps[7][15].CLK
clock_i => timestamps[7][16].CLK
clock_i => timestamps[7][17].CLK
clock_i => timestamps[7][18].CLK
clock_i => timestamps[8][0].CLK
clock_i => timestamps[8][1].CLK
clock_i => timestamps[8][2].CLK
clock_i => timestamps[8][3].CLK
clock_i => timestamps[8][4].CLK
clock_i => timestamps[8][5].CLK
clock_i => timestamps[8][6].CLK
clock_i => timestamps[8][7].CLK
clock_i => timestamps[8][8].CLK
clock_i => timestamps[8][9].CLK
clock_i => timestamps[8][10].CLK
clock_i => timestamps[8][11].CLK
clock_i => timestamps[8][12].CLK
clock_i => timestamps[8][13].CLK
clock_i => timestamps[8][14].CLK
clock_i => timestamps[8][15].CLK
clock_i => timestamps[8][16].CLK
clock_i => timestamps[8][17].CLK
clock_i => timestamps[8][18].CLK
clock_i => timestamps[9][0].CLK
clock_i => timestamps[9][1].CLK
clock_i => timestamps[9][2].CLK
clock_i => timestamps[9][3].CLK
clock_i => timestamps[9][4].CLK
clock_i => timestamps[9][5].CLK
clock_i => timestamps[9][6].CLK
clock_i => timestamps[9][7].CLK
clock_i => timestamps[9][8].CLK
clock_i => timestamps[9][9].CLK
clock_i => timestamps[9][10].CLK
clock_i => timestamps[9][11].CLK
clock_i => timestamps[9][12].CLK
clock_i => timestamps[9][13].CLK
clock_i => timestamps[9][14].CLK
clock_i => timestamps[9][15].CLK
clock_i => timestamps[9][16].CLK
clock_i => timestamps[9][17].CLK
clock_i => timestamps[9][18].CLK
clock_i => timestamps[10][0].CLK
clock_i => timestamps[10][1].CLK
clock_i => timestamps[10][2].CLK
clock_i => timestamps[10][3].CLK
clock_i => timestamps[10][4].CLK
clock_i => timestamps[10][5].CLK
clock_i => timestamps[10][6].CLK
clock_i => timestamps[10][7].CLK
clock_i => timestamps[10][8].CLK
clock_i => timestamps[10][9].CLK
clock_i => timestamps[10][10].CLK
clock_i => timestamps[10][11].CLK
clock_i => timestamps[10][12].CLK
clock_i => timestamps[10][13].CLK
clock_i => timestamps[10][14].CLK
clock_i => timestamps[10][15].CLK
clock_i => timestamps[10][16].CLK
clock_i => timestamps[10][17].CLK
clock_i => timestamps[10][18].CLK
clock_i => timestamps[11][0].CLK
clock_i => timestamps[11][1].CLK
clock_i => timestamps[11][2].CLK
clock_i => timestamps[11][3].CLK
clock_i => timestamps[11][4].CLK
clock_i => timestamps[11][5].CLK
clock_i => timestamps[11][6].CLK
clock_i => timestamps[11][7].CLK
clock_i => timestamps[11][8].CLK
clock_i => timestamps[11][9].CLK
clock_i => timestamps[11][10].CLK
clock_i => timestamps[11][11].CLK
clock_i => timestamps[11][12].CLK
clock_i => timestamps[11][13].CLK
clock_i => timestamps[11][14].CLK
clock_i => timestamps[11][15].CLK
clock_i => timestamps[11][16].CLK
clock_i => timestamps[11][17].CLK
clock_i => timestamps[11][18].CLK
clock_i => timestamps[12][0].CLK
clock_i => timestamps[12][1].CLK
clock_i => timestamps[12][2].CLK
clock_i => timestamps[12][3].CLK
clock_i => timestamps[12][4].CLK
clock_i => timestamps[12][5].CLK
clock_i => timestamps[12][6].CLK
clock_i => timestamps[12][7].CLK
clock_i => timestamps[12][8].CLK
clock_i => timestamps[12][9].CLK
clock_i => timestamps[12][10].CLK
clock_i => timestamps[12][11].CLK
clock_i => timestamps[12][12].CLK
clock_i => timestamps[12][13].CLK
clock_i => timestamps[12][14].CLK
clock_i => timestamps[12][15].CLK
clock_i => timestamps[12][16].CLK
clock_i => timestamps[12][17].CLK
clock_i => timestamps[12][18].CLK
clock_i => timestamps[13][0].CLK
clock_i => timestamps[13][1].CLK
clock_i => timestamps[13][2].CLK
clock_i => timestamps[13][3].CLK
clock_i => timestamps[13][4].CLK
clock_i => timestamps[13][5].CLK
clock_i => timestamps[13][6].CLK
clock_i => timestamps[13][7].CLK
clock_i => timestamps[13][8].CLK
clock_i => timestamps[13][9].CLK
clock_i => timestamps[13][10].CLK
clock_i => timestamps[13][11].CLK
clock_i => timestamps[13][12].CLK
clock_i => timestamps[13][13].CLK
clock_i => timestamps[13][14].CLK
clock_i => timestamps[13][15].CLK
clock_i => timestamps[13][16].CLK
clock_i => timestamps[13][17].CLK
clock_i => timestamps[13][18].CLK
clock_i => timestamps[14][0].CLK
clock_i => timestamps[14][1].CLK
clock_i => timestamps[14][2].CLK
clock_i => timestamps[14][3].CLK
clock_i => timestamps[14][4].CLK
clock_i => timestamps[14][5].CLK
clock_i => timestamps[14][6].CLK
clock_i => timestamps[14][7].CLK
clock_i => timestamps[14][8].CLK
clock_i => timestamps[14][9].CLK
clock_i => timestamps[14][10].CLK
clock_i => timestamps[14][11].CLK
clock_i => timestamps[14][12].CLK
clock_i => timestamps[14][13].CLK
clock_i => timestamps[14][14].CLK
clock_i => timestamps[14][15].CLK
clock_i => timestamps[14][16].CLK
clock_i => timestamps[14][17].CLK
clock_i => timestamps[14][18].CLK
clock_i => spikes[0][0].CLK
clock_i => spikes[0][1].CLK
clock_i => spikes[1][0].CLK
clock_i => spikes[1][1].CLK
clock_i => spikes[2][0].CLK
clock_i => spikes[2][1].CLK
clock_i => spikes[3][0].CLK
clock_i => spikes[3][1].CLK
clock_i => spikes[4][0].CLK
clock_i => spikes[4][1].CLK
clock_i => spikes[5][0].CLK
clock_i => spikes[5][1].CLK
clock_i => spikes[6][0].CLK
clock_i => spikes[6][1].CLK
clock_i => spikes[7][0].CLK
clock_i => spikes[7][1].CLK
clock_i => spikes[8][0].CLK
clock_i => spikes[8][1].CLK
clock_i => spikes[9][0].CLK
clock_i => spikes[9][1].CLK
clock_i => spikes[10][0].CLK
clock_i => spikes[10][1].CLK
clock_i => spikes[11][0].CLK
clock_i => spikes[11][1].CLK
clock_i => spikes[12][0].CLK
clock_i => spikes[12][1].CLK
clock_i => spikes[13][0].CLK
clock_i => spikes[13][1].CLK
clock_i => spikes[14][0].CLK
clock_i => spikes[14][1].CLK
reset_i => spikes_strb.ACLR
reset_i => overflow_marker[0].ACLR
reset_i => overflow_marker[1].ACLR
reset_i => overflow_marker[2].ACLR
reset_i => overflow_marker[3].ACLR
reset_i => overflow_marker[4].ACLR
reset_i => overflow_marker[5].ACLR
reset_i => overflow_marker[6].ACLR
reset_i => overflow_marker[7].ACLR
reset_i => overflow_marker[8].ACLR
reset_i => overflow_marker[9].ACLR
reset_i => overflow_marker[10].ACLR
reset_i => overflow_marker[11].ACLR
reset_i => overflow_marker[12].ACLR
reset_i => overflow_marker[13].ACLR
reset_i => overflow_marker[14].ACLR
reset_i => timestamps[0][0].ACLR
reset_i => timestamps[0][1].ACLR
reset_i => timestamps[0][2].ACLR
reset_i => timestamps[0][3].ACLR
reset_i => timestamps[0][4].ACLR
reset_i => timestamps[0][5].ACLR
reset_i => timestamps[0][6].ACLR
reset_i => timestamps[0][7].ACLR
reset_i => timestamps[0][8].ACLR
reset_i => timestamps[0][9].ACLR
reset_i => timestamps[0][10].ACLR
reset_i => timestamps[0][11].ACLR
reset_i => timestamps[0][12].ACLR
reset_i => timestamps[0][13].ACLR
reset_i => timestamps[0][14].ACLR
reset_i => timestamps[0][15].ACLR
reset_i => timestamps[0][16].ACLR
reset_i => timestamps[0][17].ACLR
reset_i => timestamps[0][18].ACLR
reset_i => timestamps[1][0].ACLR
reset_i => timestamps[1][1].ACLR
reset_i => timestamps[1][2].ACLR
reset_i => timestamps[1][3].ACLR
reset_i => timestamps[1][4].ACLR
reset_i => timestamps[1][5].ACLR
reset_i => timestamps[1][6].ACLR
reset_i => timestamps[1][7].ACLR
reset_i => timestamps[1][8].ACLR
reset_i => timestamps[1][9].ACLR
reset_i => timestamps[1][10].ACLR
reset_i => timestamps[1][11].ACLR
reset_i => timestamps[1][12].ACLR
reset_i => timestamps[1][13].ACLR
reset_i => timestamps[1][14].ACLR
reset_i => timestamps[1][15].ACLR
reset_i => timestamps[1][16].ACLR
reset_i => timestamps[1][17].ACLR
reset_i => timestamps[1][18].ACLR
reset_i => timestamps[2][0].ACLR
reset_i => timestamps[2][1].ACLR
reset_i => timestamps[2][2].ACLR
reset_i => timestamps[2][3].ACLR
reset_i => timestamps[2][4].ACLR
reset_i => timestamps[2][5].ACLR
reset_i => timestamps[2][6].ACLR
reset_i => timestamps[2][7].ACLR
reset_i => timestamps[2][8].ACLR
reset_i => timestamps[2][9].ACLR
reset_i => timestamps[2][10].ACLR
reset_i => timestamps[2][11].ACLR
reset_i => timestamps[2][12].ACLR
reset_i => timestamps[2][13].ACLR
reset_i => timestamps[2][14].ACLR
reset_i => timestamps[2][15].ACLR
reset_i => timestamps[2][16].ACLR
reset_i => timestamps[2][17].ACLR
reset_i => timestamps[2][18].ACLR
reset_i => timestamps[3][0].ACLR
reset_i => timestamps[3][1].ACLR
reset_i => timestamps[3][2].ACLR
reset_i => timestamps[3][3].ACLR
reset_i => timestamps[3][4].ACLR
reset_i => timestamps[3][5].ACLR
reset_i => timestamps[3][6].ACLR
reset_i => timestamps[3][7].ACLR
reset_i => timestamps[3][8].ACLR
reset_i => timestamps[3][9].ACLR
reset_i => timestamps[3][10].ACLR
reset_i => timestamps[3][11].ACLR
reset_i => timestamps[3][12].ACLR
reset_i => timestamps[3][13].ACLR
reset_i => timestamps[3][14].ACLR
reset_i => timestamps[3][15].ACLR
reset_i => timestamps[3][16].ACLR
reset_i => timestamps[3][17].ACLR
reset_i => timestamps[3][18].ACLR
reset_i => timestamps[4][0].ACLR
reset_i => timestamps[4][1].ACLR
reset_i => timestamps[4][2].ACLR
reset_i => timestamps[4][3].ACLR
reset_i => timestamps[4][4].ACLR
reset_i => timestamps[4][5].ACLR
reset_i => timestamps[4][6].ACLR
reset_i => timestamps[4][7].ACLR
reset_i => timestamps[4][8].ACLR
reset_i => timestamps[4][9].ACLR
reset_i => timestamps[4][10].ACLR
reset_i => timestamps[4][11].ACLR
reset_i => timestamps[4][12].ACLR
reset_i => timestamps[4][13].ACLR
reset_i => timestamps[4][14].ACLR
reset_i => timestamps[4][15].ACLR
reset_i => timestamps[4][16].ACLR
reset_i => timestamps[4][17].ACLR
reset_i => timestamps[4][18].ACLR
reset_i => timestamps[5][0].ACLR
reset_i => timestamps[5][1].ACLR
reset_i => timestamps[5][2].ACLR
reset_i => timestamps[5][3].ACLR
reset_i => timestamps[5][4].ACLR
reset_i => timestamps[5][5].ACLR
reset_i => timestamps[5][6].ACLR
reset_i => timestamps[5][7].ACLR
reset_i => timestamps[5][8].ACLR
reset_i => timestamps[5][9].ACLR
reset_i => timestamps[5][10].ACLR
reset_i => timestamps[5][11].ACLR
reset_i => timestamps[5][12].ACLR
reset_i => timestamps[5][13].ACLR
reset_i => timestamps[5][14].ACLR
reset_i => timestamps[5][15].ACLR
reset_i => timestamps[5][16].ACLR
reset_i => timestamps[5][17].ACLR
reset_i => timestamps[5][18].ACLR
reset_i => timestamps[6][0].ACLR
reset_i => timestamps[6][1].ACLR
reset_i => timestamps[6][2].ACLR
reset_i => timestamps[6][3].ACLR
reset_i => timestamps[6][4].ACLR
reset_i => timestamps[6][5].ACLR
reset_i => timestamps[6][6].ACLR
reset_i => timestamps[6][7].ACLR
reset_i => timestamps[6][8].ACLR
reset_i => timestamps[6][9].ACLR
reset_i => timestamps[6][10].ACLR
reset_i => timestamps[6][11].ACLR
reset_i => timestamps[6][12].ACLR
reset_i => timestamps[6][13].ACLR
reset_i => timestamps[6][14].ACLR
reset_i => timestamps[6][15].ACLR
reset_i => timestamps[6][16].ACLR
reset_i => timestamps[6][17].ACLR
reset_i => timestamps[6][18].ACLR
reset_i => timestamps[7][0].ACLR
reset_i => timestamps[7][1].ACLR
reset_i => timestamps[7][2].ACLR
reset_i => timestamps[7][3].ACLR
reset_i => timestamps[7][4].ACLR
reset_i => timestamps[7][5].ACLR
reset_i => timestamps[7][6].ACLR
reset_i => timestamps[7][7].ACLR
reset_i => timestamps[7][8].ACLR
reset_i => timestamps[7][9].ACLR
reset_i => timestamps[7][10].ACLR
reset_i => timestamps[7][11].ACLR
reset_i => timestamps[7][12].ACLR
reset_i => timestamps[7][13].ACLR
reset_i => timestamps[7][14].ACLR
reset_i => timestamps[7][15].ACLR
reset_i => timestamps[7][16].ACLR
reset_i => timestamps[7][17].ACLR
reset_i => timestamps[7][18].ACLR
reset_i => timestamps[8][0].ACLR
reset_i => timestamps[8][1].ACLR
reset_i => timestamps[8][2].ACLR
reset_i => timestamps[8][3].ACLR
reset_i => timestamps[8][4].ACLR
reset_i => timestamps[8][5].ACLR
reset_i => timestamps[8][6].ACLR
reset_i => timestamps[8][7].ACLR
reset_i => timestamps[8][8].ACLR
reset_i => timestamps[8][9].ACLR
reset_i => timestamps[8][10].ACLR
reset_i => timestamps[8][11].ACLR
reset_i => timestamps[8][12].ACLR
reset_i => timestamps[8][13].ACLR
reset_i => timestamps[8][14].ACLR
reset_i => timestamps[8][15].ACLR
reset_i => timestamps[8][16].ACLR
reset_i => timestamps[8][17].ACLR
reset_i => timestamps[8][18].ACLR
reset_i => timestamps[9][0].ACLR
reset_i => timestamps[9][1].ACLR
reset_i => timestamps[9][2].ACLR
reset_i => timestamps[9][3].ACLR
reset_i => timestamps[9][4].ACLR
reset_i => timestamps[9][5].ACLR
reset_i => timestamps[9][6].ACLR
reset_i => timestamps[9][7].ACLR
reset_i => timestamps[9][8].ACLR
reset_i => timestamps[9][9].ACLR
reset_i => timestamps[9][10].ACLR
reset_i => timestamps[9][11].ACLR
reset_i => timestamps[9][12].ACLR
reset_i => timestamps[9][13].ACLR
reset_i => timestamps[9][14].ACLR
reset_i => timestamps[9][15].ACLR
reset_i => timestamps[9][16].ACLR
reset_i => timestamps[9][17].ACLR
reset_i => timestamps[9][18].ACLR
reset_i => timestamps[10][0].ACLR
reset_i => timestamps[10][1].ACLR
reset_i => timestamps[10][2].ACLR
reset_i => timestamps[10][3].ACLR
reset_i => timestamps[10][4].ACLR
reset_i => timestamps[10][5].ACLR
reset_i => timestamps[10][6].ACLR
reset_i => timestamps[10][7].ACLR
reset_i => timestamps[10][8].ACLR
reset_i => timestamps[10][9].ACLR
reset_i => timestamps[10][10].ACLR
reset_i => timestamps[10][11].ACLR
reset_i => timestamps[10][12].ACLR
reset_i => timestamps[10][13].ACLR
reset_i => timestamps[10][14].ACLR
reset_i => timestamps[10][15].ACLR
reset_i => timestamps[10][16].ACLR
reset_i => timestamps[10][17].ACLR
reset_i => timestamps[10][18].ACLR
reset_i => timestamps[11][0].ACLR
reset_i => timestamps[11][1].ACLR
reset_i => timestamps[11][2].ACLR
reset_i => timestamps[11][3].ACLR
reset_i => timestamps[11][4].ACLR
reset_i => timestamps[11][5].ACLR
reset_i => timestamps[11][6].ACLR
reset_i => timestamps[11][7].ACLR
reset_i => timestamps[11][8].ACLR
reset_i => timestamps[11][9].ACLR
reset_i => timestamps[11][10].ACLR
reset_i => timestamps[11][11].ACLR
reset_i => timestamps[11][12].ACLR
reset_i => timestamps[11][13].ACLR
reset_i => timestamps[11][14].ACLR
reset_i => timestamps[11][15].ACLR
reset_i => timestamps[11][16].ACLR
reset_i => timestamps[11][17].ACLR
reset_i => timestamps[11][18].ACLR
reset_i => timestamps[12][0].ACLR
reset_i => timestamps[12][1].ACLR
reset_i => timestamps[12][2].ACLR
reset_i => timestamps[12][3].ACLR
reset_i => timestamps[12][4].ACLR
reset_i => timestamps[12][5].ACLR
reset_i => timestamps[12][6].ACLR
reset_i => timestamps[12][7].ACLR
reset_i => timestamps[12][8].ACLR
reset_i => timestamps[12][9].ACLR
reset_i => timestamps[12][10].ACLR
reset_i => timestamps[12][11].ACLR
reset_i => timestamps[12][12].ACLR
reset_i => timestamps[12][13].ACLR
reset_i => timestamps[12][14].ACLR
reset_i => timestamps[12][15].ACLR
reset_i => timestamps[12][16].ACLR
reset_i => timestamps[12][17].ACLR
reset_i => timestamps[12][18].ACLR
reset_i => timestamps[13][0].ACLR
reset_i => timestamps[13][1].ACLR
reset_i => timestamps[13][2].ACLR
reset_i => timestamps[13][3].ACLR
reset_i => timestamps[13][4].ACLR
reset_i => timestamps[13][5].ACLR
reset_i => timestamps[13][6].ACLR
reset_i => timestamps[13][7].ACLR
reset_i => timestamps[13][8].ACLR
reset_i => timestamps[13][9].ACLR
reset_i => timestamps[13][10].ACLR
reset_i => timestamps[13][11].ACLR
reset_i => timestamps[13][12].ACLR
reset_i => timestamps[13][13].ACLR
reset_i => timestamps[13][14].ACLR
reset_i => timestamps[13][15].ACLR
reset_i => timestamps[13][16].ACLR
reset_i => timestamps[13][17].ACLR
reset_i => timestamps[13][18].ACLR
reset_i => timestamps[14][0].ACLR
reset_i => timestamps[14][1].ACLR
reset_i => timestamps[14][2].ACLR
reset_i => timestamps[14][3].ACLR
reset_i => timestamps[14][4].ACLR
reset_i => timestamps[14][5].ACLR
reset_i => timestamps[14][6].ACLR
reset_i => timestamps[14][7].ACLR
reset_i => timestamps[14][8].ACLR
reset_i => timestamps[14][9].ACLR
reset_i => timestamps[14][10].ACLR
reset_i => timestamps[14][11].ACLR
reset_i => timestamps[14][12].ACLR
reset_i => timestamps[14][13].ACLR
reset_i => timestamps[14][14].ACLR
reset_i => timestamps[14][15].ACLR
reset_i => timestamps[14][16].ACLR
reset_i => timestamps[14][17].ACLR
reset_i => timestamps[14][18].ACLR
reset_i => spikes[0][0].ACLR
reset_i => spikes[0][1].ACLR
reset_i => spikes[1][0].ACLR
reset_i => spikes[1][1].ACLR
reset_i => spikes[2][0].ACLR
reset_i => spikes[2][1].ACLR
reset_i => spikes[3][0].ACLR
reset_i => spikes[3][1].ACLR
reset_i => spikes[4][0].ACLR
reset_i => spikes[4][1].ACLR
reset_i => spikes[5][0].ACLR
reset_i => spikes[5][1].ACLR
reset_i => spikes[6][0].ACLR
reset_i => spikes[6][1].ACLR
reset_i => spikes[7][0].ACLR
reset_i => spikes[7][1].ACLR
reset_i => spikes[8][0].ACLR
reset_i => spikes[8][1].ACLR
reset_i => spikes[9][0].ACLR
reset_i => spikes[9][1].ACLR
reset_i => spikes[10][0].ACLR
reset_i => spikes[10][1].ACLR
reset_i => spikes[11][0].ACLR
reset_i => spikes[11][1].ACLR
reset_i => spikes[12][0].ACLR
reset_i => spikes[12][1].ACLR
reset_i => spikes[13][0].ACLR
reset_i => spikes[13][1].ACLR
reset_i => spikes[14][0].ACLR
reset_i => spikes[14][1].ACLR
overflow_strb_i => next_overflow_marker.OUTPUTSELECT
overflow_strb_i => next_overflow_marker.OUTPUTSELECT
overflow_strb_i => next_overflow_marker.OUTPUTSELECT
overflow_strb_i => next_overflow_marker.OUTPUTSELECT
overflow_strb_i => next_overflow_marker.OUTPUTSELECT
overflow_strb_i => next_overflow_marker.OUTPUTSELECT
overflow_strb_i => next_overflow_marker.OUTPUTSELECT
overflow_strb_i => next_overflow_marker.OUTPUTSELECT
overflow_strb_i => next_overflow_marker.OUTPUTSELECT
overflow_strb_i => next_overflow_marker.OUTPUTSELECT
overflow_strb_i => next_overflow_marker.OUTPUTSELECT
overflow_strb_i => next_overflow_marker.OUTPUTSELECT
overflow_strb_i => next_overflow_marker.OUTPUTSELECT
overflow_strb_i => next_overflow_marker.OUTPUTSELECT
overflow_strb_i => next_overflow_marker.OUTPUTSELECT
curr_time_i[0] => LessThan0.IN20
curr_time_i[0] => LessThan1.IN20
curr_time_i[0] => LessThan2.IN20
curr_time_i[0] => LessThan3.IN20
curr_time_i[0] => LessThan4.IN20
curr_time_i[0] => LessThan5.IN20
curr_time_i[0] => LessThan6.IN20
curr_time_i[0] => LessThan7.IN20
curr_time_i[0] => LessThan8.IN20
curr_time_i[0] => LessThan9.IN20
curr_time_i[0] => LessThan10.IN20
curr_time_i[0] => LessThan11.IN20
curr_time_i[0] => LessThan12.IN20
curr_time_i[0] => LessThan13.IN20
curr_time_i[0] => LessThan14.IN20
curr_time_i[0] => timestamps[0][0].DATAIN
curr_time_i[1] => LessThan0.IN19
curr_time_i[1] => LessThan1.IN19
curr_time_i[1] => LessThan2.IN19
curr_time_i[1] => LessThan3.IN19
curr_time_i[1] => LessThan4.IN19
curr_time_i[1] => LessThan5.IN19
curr_time_i[1] => LessThan6.IN19
curr_time_i[1] => LessThan7.IN19
curr_time_i[1] => LessThan8.IN19
curr_time_i[1] => LessThan9.IN19
curr_time_i[1] => LessThan10.IN19
curr_time_i[1] => LessThan11.IN19
curr_time_i[1] => LessThan12.IN19
curr_time_i[1] => LessThan13.IN19
curr_time_i[1] => LessThan14.IN19
curr_time_i[1] => timestamps[0][1].DATAIN
curr_time_i[2] => LessThan0.IN18
curr_time_i[2] => LessThan1.IN18
curr_time_i[2] => LessThan2.IN18
curr_time_i[2] => LessThan3.IN18
curr_time_i[2] => LessThan4.IN18
curr_time_i[2] => LessThan5.IN18
curr_time_i[2] => LessThan6.IN18
curr_time_i[2] => LessThan7.IN18
curr_time_i[2] => LessThan8.IN18
curr_time_i[2] => LessThan9.IN18
curr_time_i[2] => LessThan10.IN18
curr_time_i[2] => LessThan11.IN18
curr_time_i[2] => LessThan12.IN18
curr_time_i[2] => LessThan13.IN18
curr_time_i[2] => LessThan14.IN18
curr_time_i[2] => timestamps[0][2].DATAIN
curr_time_i[3] => LessThan0.IN17
curr_time_i[3] => LessThan1.IN17
curr_time_i[3] => LessThan2.IN17
curr_time_i[3] => LessThan3.IN17
curr_time_i[3] => LessThan4.IN17
curr_time_i[3] => LessThan5.IN17
curr_time_i[3] => LessThan6.IN17
curr_time_i[3] => LessThan7.IN17
curr_time_i[3] => LessThan8.IN17
curr_time_i[3] => LessThan9.IN17
curr_time_i[3] => LessThan10.IN17
curr_time_i[3] => LessThan11.IN17
curr_time_i[3] => LessThan12.IN17
curr_time_i[3] => LessThan13.IN17
curr_time_i[3] => LessThan14.IN17
curr_time_i[3] => timestamps[0][3].DATAIN
curr_time_i[4] => LessThan0.IN16
curr_time_i[4] => LessThan1.IN16
curr_time_i[4] => LessThan2.IN16
curr_time_i[4] => LessThan3.IN16
curr_time_i[4] => LessThan4.IN16
curr_time_i[4] => LessThan5.IN16
curr_time_i[4] => LessThan6.IN16
curr_time_i[4] => LessThan7.IN16
curr_time_i[4] => LessThan8.IN16
curr_time_i[4] => LessThan9.IN16
curr_time_i[4] => LessThan10.IN16
curr_time_i[4] => LessThan11.IN16
curr_time_i[4] => LessThan12.IN16
curr_time_i[4] => LessThan13.IN16
curr_time_i[4] => LessThan14.IN16
curr_time_i[4] => timestamps[0][4].DATAIN
curr_time_i[5] => LessThan0.IN15
curr_time_i[5] => LessThan1.IN15
curr_time_i[5] => LessThan2.IN15
curr_time_i[5] => LessThan3.IN15
curr_time_i[5] => LessThan4.IN15
curr_time_i[5] => LessThan5.IN15
curr_time_i[5] => LessThan6.IN15
curr_time_i[5] => LessThan7.IN15
curr_time_i[5] => LessThan8.IN15
curr_time_i[5] => LessThan9.IN15
curr_time_i[5] => LessThan10.IN15
curr_time_i[5] => LessThan11.IN15
curr_time_i[5] => LessThan12.IN15
curr_time_i[5] => LessThan13.IN15
curr_time_i[5] => LessThan14.IN15
curr_time_i[5] => timestamps[0][5].DATAIN
curr_time_i[6] => LessThan0.IN14
curr_time_i[6] => LessThan1.IN14
curr_time_i[6] => LessThan2.IN14
curr_time_i[6] => LessThan3.IN14
curr_time_i[6] => LessThan4.IN14
curr_time_i[6] => LessThan5.IN14
curr_time_i[6] => LessThan6.IN14
curr_time_i[6] => LessThan7.IN14
curr_time_i[6] => LessThan8.IN14
curr_time_i[6] => LessThan9.IN14
curr_time_i[6] => LessThan10.IN14
curr_time_i[6] => LessThan11.IN14
curr_time_i[6] => LessThan12.IN14
curr_time_i[6] => LessThan13.IN14
curr_time_i[6] => LessThan14.IN14
curr_time_i[6] => timestamps[0][6].DATAIN
curr_time_i[7] => LessThan0.IN13
curr_time_i[7] => LessThan1.IN13
curr_time_i[7] => LessThan2.IN13
curr_time_i[7] => LessThan3.IN13
curr_time_i[7] => LessThan4.IN13
curr_time_i[7] => LessThan5.IN13
curr_time_i[7] => LessThan6.IN13
curr_time_i[7] => LessThan7.IN13
curr_time_i[7] => LessThan8.IN13
curr_time_i[7] => LessThan9.IN13
curr_time_i[7] => LessThan10.IN13
curr_time_i[7] => LessThan11.IN13
curr_time_i[7] => LessThan12.IN13
curr_time_i[7] => LessThan13.IN13
curr_time_i[7] => LessThan14.IN13
curr_time_i[7] => timestamps[0][7].DATAIN
curr_time_i[8] => LessThan0.IN12
curr_time_i[8] => LessThan1.IN12
curr_time_i[8] => LessThan2.IN12
curr_time_i[8] => LessThan3.IN12
curr_time_i[8] => LessThan4.IN12
curr_time_i[8] => LessThan5.IN12
curr_time_i[8] => LessThan6.IN12
curr_time_i[8] => LessThan7.IN12
curr_time_i[8] => LessThan8.IN12
curr_time_i[8] => LessThan9.IN12
curr_time_i[8] => LessThan10.IN12
curr_time_i[8] => LessThan11.IN12
curr_time_i[8] => LessThan12.IN12
curr_time_i[8] => LessThan13.IN12
curr_time_i[8] => LessThan14.IN12
curr_time_i[8] => timestamps[0][8].DATAIN
curr_time_i[9] => LessThan0.IN11
curr_time_i[9] => LessThan1.IN11
curr_time_i[9] => LessThan2.IN11
curr_time_i[9] => LessThan3.IN11
curr_time_i[9] => LessThan4.IN11
curr_time_i[9] => LessThan5.IN11
curr_time_i[9] => LessThan6.IN11
curr_time_i[9] => LessThan7.IN11
curr_time_i[9] => LessThan8.IN11
curr_time_i[9] => LessThan9.IN11
curr_time_i[9] => LessThan10.IN11
curr_time_i[9] => LessThan11.IN11
curr_time_i[9] => LessThan12.IN11
curr_time_i[9] => LessThan13.IN11
curr_time_i[9] => LessThan14.IN11
curr_time_i[9] => timestamps[0][9].DATAIN
curr_time_i[10] => LessThan0.IN10
curr_time_i[10] => LessThan1.IN10
curr_time_i[10] => LessThan2.IN10
curr_time_i[10] => LessThan3.IN10
curr_time_i[10] => LessThan4.IN10
curr_time_i[10] => LessThan5.IN10
curr_time_i[10] => LessThan6.IN10
curr_time_i[10] => LessThan7.IN10
curr_time_i[10] => LessThan8.IN10
curr_time_i[10] => LessThan9.IN10
curr_time_i[10] => LessThan10.IN10
curr_time_i[10] => LessThan11.IN10
curr_time_i[10] => LessThan12.IN10
curr_time_i[10] => LessThan13.IN10
curr_time_i[10] => LessThan14.IN10
curr_time_i[10] => timestamps[0][10].DATAIN
curr_time_i[11] => LessThan0.IN9
curr_time_i[11] => LessThan1.IN9
curr_time_i[11] => LessThan2.IN9
curr_time_i[11] => LessThan3.IN9
curr_time_i[11] => LessThan4.IN9
curr_time_i[11] => LessThan5.IN9
curr_time_i[11] => LessThan6.IN9
curr_time_i[11] => LessThan7.IN9
curr_time_i[11] => LessThan8.IN9
curr_time_i[11] => LessThan9.IN9
curr_time_i[11] => LessThan10.IN9
curr_time_i[11] => LessThan11.IN9
curr_time_i[11] => LessThan12.IN9
curr_time_i[11] => LessThan13.IN9
curr_time_i[11] => LessThan14.IN9
curr_time_i[11] => timestamps[0][11].DATAIN
curr_time_i[12] => LessThan0.IN8
curr_time_i[12] => LessThan1.IN8
curr_time_i[12] => LessThan2.IN8
curr_time_i[12] => LessThan3.IN8
curr_time_i[12] => LessThan4.IN8
curr_time_i[12] => LessThan5.IN8
curr_time_i[12] => LessThan6.IN8
curr_time_i[12] => LessThan7.IN8
curr_time_i[12] => LessThan8.IN8
curr_time_i[12] => LessThan9.IN8
curr_time_i[12] => LessThan10.IN8
curr_time_i[12] => LessThan11.IN8
curr_time_i[12] => LessThan12.IN8
curr_time_i[12] => LessThan13.IN8
curr_time_i[12] => LessThan14.IN8
curr_time_i[12] => timestamps[0][12].DATAIN
curr_time_i[13] => LessThan0.IN7
curr_time_i[13] => LessThan1.IN7
curr_time_i[13] => LessThan2.IN7
curr_time_i[13] => LessThan3.IN7
curr_time_i[13] => LessThan4.IN7
curr_time_i[13] => LessThan5.IN7
curr_time_i[13] => LessThan6.IN7
curr_time_i[13] => LessThan7.IN7
curr_time_i[13] => LessThan8.IN7
curr_time_i[13] => LessThan9.IN7
curr_time_i[13] => LessThan10.IN7
curr_time_i[13] => LessThan11.IN7
curr_time_i[13] => LessThan12.IN7
curr_time_i[13] => LessThan13.IN7
curr_time_i[13] => LessThan14.IN7
curr_time_i[13] => timestamps[0][13].DATAIN
curr_time_i[14] => LessThan0.IN6
curr_time_i[14] => LessThan1.IN6
curr_time_i[14] => LessThan2.IN6
curr_time_i[14] => LessThan3.IN6
curr_time_i[14] => LessThan4.IN6
curr_time_i[14] => LessThan5.IN6
curr_time_i[14] => LessThan6.IN6
curr_time_i[14] => LessThan7.IN6
curr_time_i[14] => LessThan8.IN6
curr_time_i[14] => LessThan9.IN6
curr_time_i[14] => LessThan10.IN6
curr_time_i[14] => LessThan11.IN6
curr_time_i[14] => LessThan12.IN6
curr_time_i[14] => LessThan13.IN6
curr_time_i[14] => LessThan14.IN6
curr_time_i[14] => timestamps[0][14].DATAIN
curr_time_i[15] => LessThan0.IN5
curr_time_i[15] => LessThan1.IN5
curr_time_i[15] => LessThan2.IN5
curr_time_i[15] => LessThan3.IN5
curr_time_i[15] => LessThan4.IN5
curr_time_i[15] => LessThan5.IN5
curr_time_i[15] => LessThan6.IN5
curr_time_i[15] => LessThan7.IN5
curr_time_i[15] => LessThan8.IN5
curr_time_i[15] => LessThan9.IN5
curr_time_i[15] => LessThan10.IN5
curr_time_i[15] => LessThan11.IN5
curr_time_i[15] => LessThan12.IN5
curr_time_i[15] => LessThan13.IN5
curr_time_i[15] => LessThan14.IN5
curr_time_i[15] => timestamps[0][15].DATAIN
curr_time_i[16] => LessThan0.IN4
curr_time_i[16] => LessThan1.IN4
curr_time_i[16] => LessThan2.IN4
curr_time_i[16] => LessThan3.IN4
curr_time_i[16] => LessThan4.IN4
curr_time_i[16] => LessThan5.IN4
curr_time_i[16] => LessThan6.IN4
curr_time_i[16] => LessThan7.IN4
curr_time_i[16] => LessThan8.IN4
curr_time_i[16] => LessThan9.IN4
curr_time_i[16] => LessThan10.IN4
curr_time_i[16] => LessThan11.IN4
curr_time_i[16] => LessThan12.IN4
curr_time_i[16] => LessThan13.IN4
curr_time_i[16] => LessThan14.IN4
curr_time_i[16] => timestamps[0][16].DATAIN
curr_time_i[17] => LessThan0.IN3
curr_time_i[17] => LessThan1.IN3
curr_time_i[17] => LessThan2.IN3
curr_time_i[17] => LessThan3.IN3
curr_time_i[17] => LessThan4.IN3
curr_time_i[17] => LessThan5.IN3
curr_time_i[17] => LessThan6.IN3
curr_time_i[17] => LessThan7.IN3
curr_time_i[17] => LessThan8.IN3
curr_time_i[17] => LessThan9.IN3
curr_time_i[17] => LessThan10.IN3
curr_time_i[17] => LessThan11.IN3
curr_time_i[17] => LessThan12.IN3
curr_time_i[17] => LessThan13.IN3
curr_time_i[17] => LessThan14.IN3
curr_time_i[17] => timestamps[0][17].DATAIN
curr_time_i[18] => LessThan0.IN2
curr_time_i[18] => LessThan1.IN2
curr_time_i[18] => LessThan2.IN2
curr_time_i[18] => LessThan3.IN2
curr_time_i[18] => LessThan4.IN2
curr_time_i[18] => LessThan5.IN2
curr_time_i[18] => LessThan6.IN2
curr_time_i[18] => LessThan7.IN2
curr_time_i[18] => LessThan8.IN2
curr_time_i[18] => LessThan9.IN2
curr_time_i[18] => LessThan10.IN2
curr_time_i[18] => LessThan11.IN2
curr_time_i[18] => LessThan12.IN2
curr_time_i[18] => LessThan13.IN2
curr_time_i[18] => LessThan14.IN2
curr_time_i[18] => timestamps[0][18].DATAIN
spike_i => next_spikes[0][0].DATAB
spike_i => next_spikes[0][1].DATAB
spike_strb_i => next_spikes[14][1].OUTPUTSELECT
spike_strb_i => next_spikes[14][0].OUTPUTSELECT
spike_strb_i => next_spikes[13][1].OUTPUTSELECT
spike_strb_i => next_spikes[13][0].OUTPUTSELECT
spike_strb_i => next_spikes[12][1].OUTPUTSELECT
spike_strb_i => next_spikes[12][0].OUTPUTSELECT
spike_strb_i => next_spikes[11][1].OUTPUTSELECT
spike_strb_i => next_spikes[11][0].OUTPUTSELECT
spike_strb_i => next_spikes[10][1].OUTPUTSELECT
spike_strb_i => next_spikes[10][0].OUTPUTSELECT
spike_strb_i => next_spikes[9][1].OUTPUTSELECT
spike_strb_i => next_spikes[9][0].OUTPUTSELECT
spike_strb_i => next_spikes[8][1].OUTPUTSELECT
spike_strb_i => next_spikes[8][0].OUTPUTSELECT
spike_strb_i => next_spikes[7][1].OUTPUTSELECT
spike_strb_i => next_spikes[7][0].OUTPUTSELECT
spike_strb_i => next_spikes[6][1].OUTPUTSELECT
spike_strb_i => next_spikes[6][0].OUTPUTSELECT
spike_strb_i => next_spikes[5][1].OUTPUTSELECT
spike_strb_i => next_spikes[5][0].OUTPUTSELECT
spike_strb_i => next_spikes[4][1].OUTPUTSELECT
spike_strb_i => next_spikes[4][0].OUTPUTSELECT
spike_strb_i => next_spikes[3][1].OUTPUTSELECT
spike_strb_i => next_spikes[3][0].OUTPUTSELECT
spike_strb_i => next_spikes[2][1].OUTPUTSELECT
spike_strb_i => next_spikes[2][0].OUTPUTSELECT
spike_strb_i => next_spikes[1][1].OUTPUTSELECT
spike_strb_i => next_spikes[1][0].OUTPUTSELECT
spike_strb_i => next_spikes[0][1].OUTPUTSELECT
spike_strb_i => next_spikes[0][0].OUTPUTSELECT
spike_strb_i => next_overflow_marker[14].OUTPUTSELECT
spike_strb_i => next_overflow_marker[13].OUTPUTSELECT
spike_strb_i => next_overflow_marker[12].OUTPUTSELECT
spike_strb_i => next_overflow_marker[11].OUTPUTSELECT
spike_strb_i => next_overflow_marker[10].OUTPUTSELECT
spike_strb_i => next_overflow_marker[9].OUTPUTSELECT
spike_strb_i => next_overflow_marker[8].OUTPUTSELECT
spike_strb_i => next_overflow_marker[7].OUTPUTSELECT
spike_strb_i => next_overflow_marker[6].OUTPUTSELECT
spike_strb_i => next_overflow_marker[5].OUTPUTSELECT
spike_strb_i => next_overflow_marker[4].OUTPUTSELECT
spike_strb_i => next_overflow_marker[3].OUTPUTSELECT
spike_strb_i => next_overflow_marker[2].OUTPUTSELECT
spike_strb_i => next_overflow_marker[1].OUTPUTSELECT
spike_strb_i => next_overflow_marker[0].OUTPUTSELECT
spike_strb_i => spikes_strb.DATAIN
spike_strb_i => timestamps[14][18].ENA
spike_strb_i => timestamps[14][17].ENA
spike_strb_i => timestamps[14][16].ENA
spike_strb_i => timestamps[14][15].ENA
spike_strb_i => timestamps[14][14].ENA
spike_strb_i => timestamps[14][13].ENA
spike_strb_i => timestamps[14][12].ENA
spike_strb_i => timestamps[14][11].ENA
spike_strb_i => timestamps[14][10].ENA
spike_strb_i => timestamps[14][9].ENA
spike_strb_i => timestamps[14][8].ENA
spike_strb_i => timestamps[14][7].ENA
spike_strb_i => timestamps[14][6].ENA
spike_strb_i => timestamps[14][5].ENA
spike_strb_i => timestamps[14][4].ENA
spike_strb_i => timestamps[14][3].ENA
spike_strb_i => timestamps[14][2].ENA
spike_strb_i => timestamps[14][1].ENA
spike_strb_i => timestamps[14][0].ENA
spike_strb_i => timestamps[13][18].ENA
spike_strb_i => timestamps[13][17].ENA
spike_strb_i => timestamps[13][16].ENA
spike_strb_i => timestamps[13][15].ENA
spike_strb_i => timestamps[13][14].ENA
spike_strb_i => timestamps[13][13].ENA
spike_strb_i => timestamps[13][12].ENA
spike_strb_i => timestamps[13][11].ENA
spike_strb_i => timestamps[13][10].ENA
spike_strb_i => timestamps[13][9].ENA
spike_strb_i => timestamps[13][8].ENA
spike_strb_i => timestamps[13][7].ENA
spike_strb_i => timestamps[13][6].ENA
spike_strb_i => timestamps[13][5].ENA
spike_strb_i => timestamps[13][4].ENA
spike_strb_i => timestamps[13][3].ENA
spike_strb_i => timestamps[13][2].ENA
spike_strb_i => timestamps[13][1].ENA
spike_strb_i => timestamps[13][0].ENA
spike_strb_i => timestamps[12][18].ENA
spike_strb_i => timestamps[12][17].ENA
spike_strb_i => timestamps[12][16].ENA
spike_strb_i => timestamps[12][15].ENA
spike_strb_i => timestamps[12][14].ENA
spike_strb_i => timestamps[12][13].ENA
spike_strb_i => timestamps[12][12].ENA
spike_strb_i => timestamps[12][11].ENA
spike_strb_i => timestamps[12][10].ENA
spike_strb_i => timestamps[12][9].ENA
spike_strb_i => timestamps[12][8].ENA
spike_strb_i => timestamps[12][7].ENA
spike_strb_i => timestamps[12][6].ENA
spike_strb_i => timestamps[12][5].ENA
spike_strb_i => timestamps[12][4].ENA
spike_strb_i => timestamps[12][3].ENA
spike_strb_i => timestamps[12][2].ENA
spike_strb_i => timestamps[12][1].ENA
spike_strb_i => timestamps[12][0].ENA
spike_strb_i => timestamps[11][18].ENA
spike_strb_i => timestamps[11][17].ENA
spike_strb_i => timestamps[11][16].ENA
spike_strb_i => timestamps[11][15].ENA
spike_strb_i => timestamps[11][14].ENA
spike_strb_i => timestamps[11][13].ENA
spike_strb_i => timestamps[11][12].ENA
spike_strb_i => timestamps[11][11].ENA
spike_strb_i => timestamps[11][10].ENA
spike_strb_i => timestamps[11][9].ENA
spike_strb_i => timestamps[11][8].ENA
spike_strb_i => timestamps[11][7].ENA
spike_strb_i => timestamps[11][6].ENA
spike_strb_i => timestamps[11][5].ENA
spike_strb_i => timestamps[11][4].ENA
spike_strb_i => timestamps[11][3].ENA
spike_strb_i => timestamps[11][2].ENA
spike_strb_i => timestamps[11][1].ENA
spike_strb_i => timestamps[11][0].ENA
spike_strb_i => timestamps[10][18].ENA
spike_strb_i => timestamps[10][17].ENA
spike_strb_i => timestamps[10][16].ENA
spike_strb_i => timestamps[10][15].ENA
spike_strb_i => timestamps[10][14].ENA
spike_strb_i => timestamps[10][13].ENA
spike_strb_i => timestamps[10][12].ENA
spike_strb_i => timestamps[10][11].ENA
spike_strb_i => timestamps[10][10].ENA
spike_strb_i => timestamps[10][9].ENA
spike_strb_i => timestamps[10][8].ENA
spike_strb_i => timestamps[10][7].ENA
spike_strb_i => timestamps[10][6].ENA
spike_strb_i => timestamps[10][5].ENA
spike_strb_i => timestamps[10][4].ENA
spike_strb_i => timestamps[10][3].ENA
spike_strb_i => timestamps[10][2].ENA
spike_strb_i => timestamps[10][1].ENA
spike_strb_i => timestamps[10][0].ENA
spike_strb_i => timestamps[9][18].ENA
spike_strb_i => timestamps[9][17].ENA
spike_strb_i => timestamps[9][16].ENA
spike_strb_i => timestamps[9][15].ENA
spike_strb_i => timestamps[9][14].ENA
spike_strb_i => timestamps[9][13].ENA
spike_strb_i => timestamps[9][12].ENA
spike_strb_i => timestamps[9][11].ENA
spike_strb_i => timestamps[9][10].ENA
spike_strb_i => timestamps[9][9].ENA
spike_strb_i => timestamps[9][8].ENA
spike_strb_i => timestamps[9][7].ENA
spike_strb_i => timestamps[9][6].ENA
spike_strb_i => timestamps[9][5].ENA
spike_strb_i => timestamps[9][4].ENA
spike_strb_i => timestamps[9][3].ENA
spike_strb_i => timestamps[9][2].ENA
spike_strb_i => timestamps[9][1].ENA
spike_strb_i => timestamps[9][0].ENA
spike_strb_i => timestamps[8][18].ENA
spike_strb_i => timestamps[8][17].ENA
spike_strb_i => timestamps[8][16].ENA
spike_strb_i => timestamps[8][15].ENA
spike_strb_i => timestamps[8][14].ENA
spike_strb_i => timestamps[8][13].ENA
spike_strb_i => timestamps[8][12].ENA
spike_strb_i => timestamps[8][11].ENA
spike_strb_i => timestamps[8][10].ENA
spike_strb_i => timestamps[8][9].ENA
spike_strb_i => timestamps[8][8].ENA
spike_strb_i => timestamps[8][7].ENA
spike_strb_i => timestamps[8][6].ENA
spike_strb_i => timestamps[8][5].ENA
spike_strb_i => timestamps[8][4].ENA
spike_strb_i => timestamps[8][3].ENA
spike_strb_i => timestamps[8][2].ENA
spike_strb_i => timestamps[8][1].ENA
spike_strb_i => timestamps[8][0].ENA
spike_strb_i => timestamps[7][18].ENA
spike_strb_i => timestamps[7][17].ENA
spike_strb_i => timestamps[7][16].ENA
spike_strb_i => timestamps[7][15].ENA
spike_strb_i => timestamps[7][14].ENA
spike_strb_i => timestamps[7][13].ENA
spike_strb_i => timestamps[7][12].ENA
spike_strb_i => timestamps[7][11].ENA
spike_strb_i => timestamps[7][10].ENA
spike_strb_i => timestamps[7][9].ENA
spike_strb_i => timestamps[7][8].ENA
spike_strb_i => timestamps[7][7].ENA
spike_strb_i => timestamps[7][6].ENA
spike_strb_i => timestamps[7][5].ENA
spike_strb_i => timestamps[7][4].ENA
spike_strb_i => timestamps[7][3].ENA
spike_strb_i => timestamps[7][2].ENA
spike_strb_i => timestamps[7][1].ENA
spike_strb_i => timestamps[7][0].ENA
spike_strb_i => timestamps[6][18].ENA
spike_strb_i => timestamps[6][17].ENA
spike_strb_i => timestamps[6][16].ENA
spike_strb_i => timestamps[6][15].ENA
spike_strb_i => timestamps[6][14].ENA
spike_strb_i => timestamps[6][13].ENA
spike_strb_i => timestamps[6][12].ENA
spike_strb_i => timestamps[6][11].ENA
spike_strb_i => timestamps[6][10].ENA
spike_strb_i => timestamps[6][9].ENA
spike_strb_i => timestamps[6][8].ENA
spike_strb_i => timestamps[6][7].ENA
spike_strb_i => timestamps[6][6].ENA
spike_strb_i => timestamps[6][5].ENA
spike_strb_i => timestamps[6][4].ENA
spike_strb_i => timestamps[6][3].ENA
spike_strb_i => timestamps[6][2].ENA
spike_strb_i => timestamps[6][1].ENA
spike_strb_i => timestamps[6][0].ENA
spike_strb_i => timestamps[5][18].ENA
spike_strb_i => timestamps[5][17].ENA
spike_strb_i => timestamps[5][16].ENA
spike_strb_i => timestamps[5][15].ENA
spike_strb_i => timestamps[5][14].ENA
spike_strb_i => timestamps[5][13].ENA
spike_strb_i => timestamps[5][12].ENA
spike_strb_i => timestamps[5][11].ENA
spike_strb_i => timestamps[5][10].ENA
spike_strb_i => timestamps[5][9].ENA
spike_strb_i => timestamps[5][8].ENA
spike_strb_i => timestamps[5][7].ENA
spike_strb_i => timestamps[5][6].ENA
spike_strb_i => timestamps[5][5].ENA
spike_strb_i => timestamps[5][4].ENA
spike_strb_i => timestamps[5][3].ENA
spike_strb_i => timestamps[5][2].ENA
spike_strb_i => timestamps[5][1].ENA
spike_strb_i => timestamps[5][0].ENA
spike_strb_i => timestamps[4][18].ENA
spike_strb_i => timestamps[4][17].ENA
spike_strb_i => timestamps[4][16].ENA
spike_strb_i => timestamps[4][15].ENA
spike_strb_i => timestamps[4][14].ENA
spike_strb_i => timestamps[4][13].ENA
spike_strb_i => timestamps[4][12].ENA
spike_strb_i => timestamps[4][11].ENA
spike_strb_i => timestamps[4][10].ENA
spike_strb_i => timestamps[4][9].ENA
spike_strb_i => timestamps[4][8].ENA
spike_strb_i => timestamps[4][7].ENA
spike_strb_i => timestamps[4][6].ENA
spike_strb_i => timestamps[4][5].ENA
spike_strb_i => timestamps[4][4].ENA
spike_strb_i => timestamps[4][3].ENA
spike_strb_i => timestamps[4][2].ENA
spike_strb_i => timestamps[4][1].ENA
spike_strb_i => timestamps[4][0].ENA
spike_strb_i => timestamps[3][18].ENA
spike_strb_i => timestamps[3][17].ENA
spike_strb_i => timestamps[3][16].ENA
spike_strb_i => timestamps[3][15].ENA
spike_strb_i => timestamps[3][14].ENA
spike_strb_i => timestamps[3][13].ENA
spike_strb_i => timestamps[3][12].ENA
spike_strb_i => timestamps[3][11].ENA
spike_strb_i => timestamps[3][10].ENA
spike_strb_i => timestamps[3][9].ENA
spike_strb_i => timestamps[3][8].ENA
spike_strb_i => timestamps[3][7].ENA
spike_strb_i => timestamps[3][6].ENA
spike_strb_i => timestamps[3][5].ENA
spike_strb_i => timestamps[3][4].ENA
spike_strb_i => timestamps[3][3].ENA
spike_strb_i => timestamps[3][2].ENA
spike_strb_i => timestamps[3][1].ENA
spike_strb_i => timestamps[3][0].ENA
spike_strb_i => timestamps[2][18].ENA
spike_strb_i => timestamps[2][17].ENA
spike_strb_i => timestamps[2][16].ENA
spike_strb_i => timestamps[2][15].ENA
spike_strb_i => timestamps[2][14].ENA
spike_strb_i => timestamps[2][13].ENA
spike_strb_i => timestamps[2][12].ENA
spike_strb_i => timestamps[2][11].ENA
spike_strb_i => timestamps[2][10].ENA
spike_strb_i => timestamps[2][9].ENA
spike_strb_i => timestamps[2][8].ENA
spike_strb_i => timestamps[2][7].ENA
spike_strb_i => timestamps[2][6].ENA
spike_strb_i => timestamps[2][5].ENA
spike_strb_i => timestamps[2][4].ENA
spike_strb_i => timestamps[2][3].ENA
spike_strb_i => timestamps[2][2].ENA
spike_strb_i => timestamps[2][1].ENA
spike_strb_i => timestamps[2][0].ENA
spike_strb_i => timestamps[1][18].ENA
spike_strb_i => timestamps[1][17].ENA
spike_strb_i => timestamps[1][16].ENA
spike_strb_i => timestamps[1][15].ENA
spike_strb_i => timestamps[1][14].ENA
spike_strb_i => timestamps[1][13].ENA
spike_strb_i => timestamps[1][12].ENA
spike_strb_i => timestamps[1][11].ENA
spike_strb_i => timestamps[1][10].ENA
spike_strb_i => timestamps[1][9].ENA
spike_strb_i => timestamps[1][8].ENA
spike_strb_i => timestamps[1][7].ENA
spike_strb_i => timestamps[1][6].ENA
spike_strb_i => timestamps[1][5].ENA
spike_strb_i => timestamps[1][4].ENA
spike_strb_i => timestamps[1][3].ENA
spike_strb_i => timestamps[1][2].ENA
spike_strb_i => timestamps[1][1].ENA
spike_strb_i => timestamps[1][0].ENA
spike_strb_i => timestamps[0][18].ENA
spike_strb_i => timestamps[0][17].ENA
spike_strb_i => timestamps[0][16].ENA
spike_strb_i => timestamps[0][15].ENA
spike_strb_i => timestamps[0][14].ENA
spike_strb_i => timestamps[0][13].ENA
spike_strb_i => timestamps[0][12].ENA
spike_strb_i => timestamps[0][11].ENA
spike_strb_i => timestamps[0][10].ENA
spike_strb_i => timestamps[0][9].ENA
spike_strb_i => timestamps[0][8].ENA
spike_strb_i => timestamps[0][7].ENA
spike_strb_i => timestamps[0][6].ENA
spike_strb_i => timestamps[0][5].ENA
spike_strb_i => timestamps[0][4].ENA
spike_strb_i => timestamps[0][3].ENA
spike_strb_i => timestamps[0][2].ENA
spike_strb_i => timestamps[0][1].ENA
spike_strb_i => timestamps[0][0].ENA
win_length_i[0] => Add0.IN21
win_length_i[0] => Add1.IN21
win_length_i[0] => Add2.IN21
win_length_i[0] => Add3.IN21
win_length_i[0] => Add4.IN21
win_length_i[0] => Add5.IN21
win_length_i[0] => Add6.IN21
win_length_i[0] => Add7.IN21
win_length_i[0] => Add8.IN21
win_length_i[0] => Add9.IN21
win_length_i[0] => Add10.IN21
win_length_i[0] => Add11.IN21
win_length_i[0] => Add12.IN21
win_length_i[0] => Add13.IN21
win_length_i[0] => Add14.IN21
win_length_i[1] => Add0.IN20
win_length_i[1] => Add1.IN20
win_length_i[1] => Add2.IN20
win_length_i[1] => Add3.IN20
win_length_i[1] => Add4.IN20
win_length_i[1] => Add5.IN20
win_length_i[1] => Add6.IN20
win_length_i[1] => Add7.IN20
win_length_i[1] => Add8.IN20
win_length_i[1] => Add9.IN20
win_length_i[1] => Add10.IN20
win_length_i[1] => Add11.IN20
win_length_i[1] => Add12.IN20
win_length_i[1] => Add13.IN20
win_length_i[1] => Add14.IN20
win_length_i[2] => Add0.IN19
win_length_i[2] => Add1.IN19
win_length_i[2] => Add2.IN19
win_length_i[2] => Add3.IN19
win_length_i[2] => Add4.IN19
win_length_i[2] => Add5.IN19
win_length_i[2] => Add6.IN19
win_length_i[2] => Add7.IN19
win_length_i[2] => Add8.IN19
win_length_i[2] => Add9.IN19
win_length_i[2] => Add10.IN19
win_length_i[2] => Add11.IN19
win_length_i[2] => Add12.IN19
win_length_i[2] => Add13.IN19
win_length_i[2] => Add14.IN19
win_length_i[3] => Add0.IN18
win_length_i[3] => Add1.IN18
win_length_i[3] => Add2.IN18
win_length_i[3] => Add3.IN18
win_length_i[3] => Add4.IN18
win_length_i[3] => Add5.IN18
win_length_i[3] => Add6.IN18
win_length_i[3] => Add7.IN18
win_length_i[3] => Add8.IN18
win_length_i[3] => Add9.IN18
win_length_i[3] => Add10.IN18
win_length_i[3] => Add11.IN18
win_length_i[3] => Add12.IN18
win_length_i[3] => Add13.IN18
win_length_i[3] => Add14.IN18
win_length_i[4] => Add0.IN17
win_length_i[4] => Add1.IN17
win_length_i[4] => Add2.IN17
win_length_i[4] => Add3.IN17
win_length_i[4] => Add4.IN17
win_length_i[4] => Add5.IN17
win_length_i[4] => Add6.IN17
win_length_i[4] => Add7.IN17
win_length_i[4] => Add8.IN17
win_length_i[4] => Add9.IN17
win_length_i[4] => Add10.IN17
win_length_i[4] => Add11.IN17
win_length_i[4] => Add12.IN17
win_length_i[4] => Add13.IN17
win_length_i[4] => Add14.IN17
win_length_i[5] => Add0.IN16
win_length_i[5] => Add1.IN16
win_length_i[5] => Add2.IN16
win_length_i[5] => Add3.IN16
win_length_i[5] => Add4.IN16
win_length_i[5] => Add5.IN16
win_length_i[5] => Add6.IN16
win_length_i[5] => Add7.IN16
win_length_i[5] => Add8.IN16
win_length_i[5] => Add9.IN16
win_length_i[5] => Add10.IN16
win_length_i[5] => Add11.IN16
win_length_i[5] => Add12.IN16
win_length_i[5] => Add13.IN16
win_length_i[5] => Add14.IN16
win_length_i[6] => Add0.IN15
win_length_i[6] => Add1.IN15
win_length_i[6] => Add2.IN15
win_length_i[6] => Add3.IN15
win_length_i[6] => Add4.IN15
win_length_i[6] => Add5.IN15
win_length_i[6] => Add6.IN15
win_length_i[6] => Add7.IN15
win_length_i[6] => Add8.IN15
win_length_i[6] => Add9.IN15
win_length_i[6] => Add10.IN15
win_length_i[6] => Add11.IN15
win_length_i[6] => Add12.IN15
win_length_i[6] => Add13.IN15
win_length_i[6] => Add14.IN15
win_length_i[7] => Add0.IN14
win_length_i[7] => Add1.IN14
win_length_i[7] => Add2.IN14
win_length_i[7] => Add3.IN14
win_length_i[7] => Add4.IN14
win_length_i[7] => Add5.IN14
win_length_i[7] => Add6.IN14
win_length_i[7] => Add7.IN14
win_length_i[7] => Add8.IN14
win_length_i[7] => Add9.IN14
win_length_i[7] => Add10.IN14
win_length_i[7] => Add11.IN14
win_length_i[7] => Add12.IN14
win_length_i[7] => Add13.IN14
win_length_i[7] => Add14.IN14
win_length_i[8] => Add0.IN13
win_length_i[8] => Add1.IN13
win_length_i[8] => Add2.IN13
win_length_i[8] => Add3.IN13
win_length_i[8] => Add4.IN13
win_length_i[8] => Add5.IN13
win_length_i[8] => Add6.IN13
win_length_i[8] => Add7.IN13
win_length_i[8] => Add8.IN13
win_length_i[8] => Add9.IN13
win_length_i[8] => Add10.IN13
win_length_i[8] => Add11.IN13
win_length_i[8] => Add12.IN13
win_length_i[8] => Add13.IN13
win_length_i[8] => Add14.IN13
win_length_i[9] => Add0.IN12
win_length_i[9] => Add1.IN12
win_length_i[9] => Add2.IN12
win_length_i[9] => Add3.IN12
win_length_i[9] => Add4.IN12
win_length_i[9] => Add5.IN12
win_length_i[9] => Add6.IN12
win_length_i[9] => Add7.IN12
win_length_i[9] => Add8.IN12
win_length_i[9] => Add9.IN12
win_length_i[9] => Add10.IN12
win_length_i[9] => Add11.IN12
win_length_i[9] => Add12.IN12
win_length_i[9] => Add13.IN12
win_length_i[9] => Add14.IN12
win_length_i[10] => Add0.IN11
win_length_i[10] => Add1.IN11
win_length_i[10] => Add2.IN11
win_length_i[10] => Add3.IN11
win_length_i[10] => Add4.IN11
win_length_i[10] => Add5.IN11
win_length_i[10] => Add6.IN11
win_length_i[10] => Add7.IN11
win_length_i[10] => Add8.IN11
win_length_i[10] => Add9.IN11
win_length_i[10] => Add10.IN11
win_length_i[10] => Add11.IN11
win_length_i[10] => Add12.IN11
win_length_i[10] => Add13.IN11
win_length_i[10] => Add14.IN11
win_length_i[11] => Add0.IN10
win_length_i[11] => Add1.IN10
win_length_i[11] => Add2.IN10
win_length_i[11] => Add3.IN10
win_length_i[11] => Add4.IN10
win_length_i[11] => Add5.IN10
win_length_i[11] => Add6.IN10
win_length_i[11] => Add7.IN10
win_length_i[11] => Add8.IN10
win_length_i[11] => Add9.IN10
win_length_i[11] => Add10.IN10
win_length_i[11] => Add11.IN10
win_length_i[11] => Add12.IN10
win_length_i[11] => Add13.IN10
win_length_i[11] => Add14.IN10
win_length_i[12] => Add0.IN9
win_length_i[12] => Add1.IN9
win_length_i[12] => Add2.IN9
win_length_i[12] => Add3.IN9
win_length_i[12] => Add4.IN9
win_length_i[12] => Add5.IN9
win_length_i[12] => Add6.IN9
win_length_i[12] => Add7.IN9
win_length_i[12] => Add8.IN9
win_length_i[12] => Add9.IN9
win_length_i[12] => Add10.IN9
win_length_i[12] => Add11.IN9
win_length_i[12] => Add12.IN9
win_length_i[12] => Add13.IN9
win_length_i[12] => Add14.IN9
win_length_i[13] => Add0.IN8
win_length_i[13] => Add1.IN8
win_length_i[13] => Add2.IN8
win_length_i[13] => Add3.IN8
win_length_i[13] => Add4.IN8
win_length_i[13] => Add5.IN8
win_length_i[13] => Add6.IN8
win_length_i[13] => Add7.IN8
win_length_i[13] => Add8.IN8
win_length_i[13] => Add9.IN8
win_length_i[13] => Add10.IN8
win_length_i[13] => Add11.IN8
win_length_i[13] => Add12.IN8
win_length_i[13] => Add13.IN8
win_length_i[13] => Add14.IN8
win_length_i[14] => Add0.IN7
win_length_i[14] => Add1.IN7
win_length_i[14] => Add2.IN7
win_length_i[14] => Add3.IN7
win_length_i[14] => Add4.IN7
win_length_i[14] => Add5.IN7
win_length_i[14] => Add6.IN7
win_length_i[14] => Add7.IN7
win_length_i[14] => Add8.IN7
win_length_i[14] => Add9.IN7
win_length_i[14] => Add10.IN7
win_length_i[14] => Add11.IN7
win_length_i[14] => Add12.IN7
win_length_i[14] => Add13.IN7
win_length_i[14] => Add14.IN7
win_length_i[15] => Add0.IN6
win_length_i[15] => Add1.IN6
win_length_i[15] => Add2.IN6
win_length_i[15] => Add3.IN6
win_length_i[15] => Add4.IN6
win_length_i[15] => Add5.IN6
win_length_i[15] => Add6.IN6
win_length_i[15] => Add7.IN6
win_length_i[15] => Add8.IN6
win_length_i[15] => Add9.IN6
win_length_i[15] => Add10.IN6
win_length_i[15] => Add11.IN6
win_length_i[15] => Add12.IN6
win_length_i[15] => Add13.IN6
win_length_i[15] => Add14.IN6
win_length_i[16] => Add0.IN5
win_length_i[16] => Add1.IN5
win_length_i[16] => Add2.IN5
win_length_i[16] => Add3.IN5
win_length_i[16] => Add4.IN5
win_length_i[16] => Add5.IN5
win_length_i[16] => Add6.IN5
win_length_i[16] => Add7.IN5
win_length_i[16] => Add8.IN5
win_length_i[16] => Add9.IN5
win_length_i[16] => Add10.IN5
win_length_i[16] => Add11.IN5
win_length_i[16] => Add12.IN5
win_length_i[16] => Add13.IN5
win_length_i[16] => Add14.IN5
win_length_i[17] => Add0.IN4
win_length_i[17] => Add1.IN4
win_length_i[17] => Add2.IN4
win_length_i[17] => Add3.IN4
win_length_i[17] => Add4.IN4
win_length_i[17] => Add5.IN4
win_length_i[17] => Add6.IN4
win_length_i[17] => Add7.IN4
win_length_i[17] => Add8.IN4
win_length_i[17] => Add9.IN4
win_length_i[17] => Add10.IN4
win_length_i[17] => Add11.IN4
win_length_i[17] => Add12.IN4
win_length_i[17] => Add13.IN4
win_length_i[17] => Add14.IN4
win_length_i[18] => Add0.IN3
win_length_i[18] => Add1.IN3
win_length_i[18] => Add2.IN3
win_length_i[18] => Add3.IN3
win_length_i[18] => Add4.IN3
win_length_i[18] => Add5.IN3
win_length_i[18] => Add6.IN3
win_length_i[18] => Add7.IN3
win_length_i[18] => Add8.IN3
win_length_i[18] => Add9.IN3
win_length_i[18] => Add10.IN3
win_length_i[18] => Add11.IN3
win_length_i[18] => Add12.IN3
win_length_i[18] => Add13.IN3
win_length_i[18] => Add14.IN3
win_length_i[19] => Add0.IN2
win_length_i[19] => Add1.IN2
win_length_i[19] => Add2.IN2
win_length_i[19] => Add3.IN2
win_length_i[19] => Add4.IN2
win_length_i[19] => Add5.IN2
win_length_i[19] => Add6.IN2
win_length_i[19] => Add7.IN2
win_length_i[19] => Add8.IN2
win_length_i[19] => Add9.IN2
win_length_i[19] => Add10.IN2
win_length_i[19] => Add11.IN2
win_length_i[19] => Add12.IN2
win_length_i[19] => Add13.IN2
win_length_i[19] => Add14.IN2
spikes_o[0][0] <= spikes[0][0].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[0][1] <= spikes[0][1].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[1][0] <= spikes[1][0].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[1][1] <= spikes[1][1].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[2][0] <= spikes[2][0].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[2][1] <= spikes[2][1].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[3][0] <= spikes[3][0].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[3][1] <= spikes[3][1].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[4][0] <= spikes[4][0].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[4][1] <= spikes[4][1].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[5][0] <= spikes[5][0].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[5][1] <= spikes[5][1].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[6][0] <= spikes[6][0].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[6][1] <= spikes[6][1].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[7][0] <= spikes[7][0].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[7][1] <= spikes[7][1].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[8][0] <= spikes[8][0].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[8][1] <= spikes[8][1].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[9][0] <= spikes[9][0].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[9][1] <= spikes[9][1].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[10][0] <= spikes[10][0].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[10][1] <= spikes[10][1].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[11][0] <= spikes[11][0].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[11][1] <= spikes[11][1].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[12][0] <= spikes[12][0].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[12][1] <= spikes[12][1].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[13][0] <= spikes[13][0].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[13][1] <= spikes[13][1].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[14][0] <= spikes[14][0].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[14][1] <= spikes[14][1].DB_MAX_OUTPUT_PORT_TYPE
spikes_strb_o <= spikes_strb.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0
clock_i => priority_encoder:priority_encoder_0.clock_i
clock_i => weylsd[0].CLK
clock_i => weylsd[1].CLK
clock_i => weylsd[2].CLK
clock_i => sync_weylsd_strb[0].CLK
clock_i => sync_weylsd_strb[1].CLK
clock_i => buf_reg[0][0].CLK
clock_i => buf_reg[0][1].CLK
clock_i => buf_reg[0][2].CLK
clock_i => buf_reg[0][3].CLK
clock_i => buf_reg[0][4].CLK
clock_i => buf_reg[0][5].CLK
clock_i => priority_encoder:priority_encoder_1.clock_i
reset_i => priority_encoder:priority_encoder_0.reset_i
reset_i => weylsd[0].ACLR
reset_i => weylsd[1].ACLR
reset_i => weylsd[2].ACLR
reset_i => sync_weylsd_strb[0].ACLR
reset_i => sync_weylsd_strb[1].ACLR
reset_i => buf_reg[0][0].ACLR
reset_i => buf_reg[0][1].ACLR
reset_i => buf_reg[0][2].ACLR
reset_i => buf_reg[0][3].ACLR
reset_i => buf_reg[0][4].ACLR
reset_i => buf_reg[0][5].ACLR
reset_i => priority_encoder:priority_encoder_1.reset_i
spikes_i[0][0] => spike_2_thermocode:gen_spike_2_tc:14:spike_2_tc.spike_i[0]
spikes_i[0][1] => spike_2_thermocode:gen_spike_2_tc:14:spike_2_tc.spike_i[1]
spikes_i[1][0] => spike_2_thermocode:gen_spike_2_tc:13:spike_2_tc.spike_i[0]
spikes_i[1][1] => spike_2_thermocode:gen_spike_2_tc:13:spike_2_tc.spike_i[1]
spikes_i[2][0] => spike_2_thermocode:gen_spike_2_tc:12:spike_2_tc.spike_i[0]
spikes_i[2][1] => spike_2_thermocode:gen_spike_2_tc:12:spike_2_tc.spike_i[1]
spikes_i[3][0] => spike_2_thermocode:gen_spike_2_tc:11:spike_2_tc.spike_i[0]
spikes_i[3][1] => spike_2_thermocode:gen_spike_2_tc:11:spike_2_tc.spike_i[1]
spikes_i[4][0] => spike_2_thermocode:gen_spike_2_tc:10:spike_2_tc.spike_i[0]
spikes_i[4][1] => spike_2_thermocode:gen_spike_2_tc:10:spike_2_tc.spike_i[1]
spikes_i[5][0] => spike_2_thermocode:gen_spike_2_tc:9:spike_2_tc.spike_i[0]
spikes_i[5][1] => spike_2_thermocode:gen_spike_2_tc:9:spike_2_tc.spike_i[1]
spikes_i[6][0] => spike_2_thermocode:gen_spike_2_tc:8:spike_2_tc.spike_i[0]
spikes_i[6][1] => spike_2_thermocode:gen_spike_2_tc:8:spike_2_tc.spike_i[1]
spikes_i[7][0] => spike_2_thermocode:gen_spike_2_tc:7:spike_2_tc.spike_i[0]
spikes_i[7][1] => spike_2_thermocode:gen_spike_2_tc:7:spike_2_tc.spike_i[1]
spikes_i[8][0] => spike_2_thermocode:gen_spike_2_tc:6:spike_2_tc.spike_i[0]
spikes_i[8][1] => spike_2_thermocode:gen_spike_2_tc:6:spike_2_tc.spike_i[1]
spikes_i[9][0] => spike_2_thermocode:gen_spike_2_tc:5:spike_2_tc.spike_i[0]
spikes_i[9][1] => spike_2_thermocode:gen_spike_2_tc:5:spike_2_tc.spike_i[1]
spikes_i[10][0] => spike_2_thermocode:gen_spike_2_tc:4:spike_2_tc.spike_i[0]
spikes_i[10][1] => spike_2_thermocode:gen_spike_2_tc:4:spike_2_tc.spike_i[1]
spikes_i[11][0] => spike_2_thermocode:gen_spike_2_tc:3:spike_2_tc.spike_i[0]
spikes_i[11][1] => spike_2_thermocode:gen_spike_2_tc:3:spike_2_tc.spike_i[1]
spikes_i[12][0] => spike_2_thermocode:gen_spike_2_tc:2:spike_2_tc.spike_i[0]
spikes_i[12][1] => spike_2_thermocode:gen_spike_2_tc:2:spike_2_tc.spike_i[1]
spikes_i[13][0] => spike_2_thermocode:gen_spike_2_tc:1:spike_2_tc.spike_i[0]
spikes_i[13][1] => spike_2_thermocode:gen_spike_2_tc:1:spike_2_tc.spike_i[1]
spikes_i[14][0] => spike_2_thermocode:gen_spike_2_tc:0:spike_2_tc.spike_i[0]
spikes_i[14][1] => spike_2_thermocode:gen_spike_2_tc:0:spike_2_tc.spike_i[1]
spikes_strb_i => sync_weylsd_strb[0].DATAIN
weylsd_o[0] <= weylsd[0].DB_MAX_OUTPUT_PORT_TYPE
weylsd_o[1] <= weylsd[1].DB_MAX_OUTPUT_PORT_TYPE
weylsd_o[2] <= weylsd[2].DB_MAX_OUTPUT_PORT_TYPE
weylsd_strb_o <= sync_weylsd_strb[1].DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:0:spike_2_tc
spike_i[0] => thermo.IN1
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => thermo.IN1
thermo_i[0] => thermo.DATAB
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.DATAB
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.DATAB
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.DATAB
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.DATAB
thermo_i[5] => thermo.IN1
thermo_i[5] => thermo.DATAB
thermo_o[0] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= thermo.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:1:spike_2_tc
spike_i[0] => thermo.IN1
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => thermo.IN1
thermo_i[0] => thermo.DATAB
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.DATAB
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.DATAB
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.DATAB
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.DATAB
thermo_i[5] => thermo.IN1
thermo_i[5] => thermo.DATAB
thermo_o[0] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= thermo.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:2:spike_2_tc
spike_i[0] => thermo.IN1
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => thermo.IN1
thermo_i[0] => thermo.DATAB
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.DATAB
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.DATAB
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.DATAB
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.DATAB
thermo_i[5] => thermo.IN1
thermo_i[5] => thermo.DATAB
thermo_o[0] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= thermo.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:3:spike_2_tc
spike_i[0] => thermo.IN1
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => thermo.IN1
thermo_i[0] => thermo.DATAB
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.DATAB
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.DATAB
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.DATAB
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.DATAB
thermo_i[5] => thermo.IN1
thermo_i[5] => thermo.DATAB
thermo_o[0] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= thermo.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:4:spike_2_tc
spike_i[0] => thermo.IN1
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => thermo.IN1
thermo_i[0] => thermo.DATAB
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.DATAB
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.DATAB
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.DATAB
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.DATAB
thermo_i[5] => thermo.IN1
thermo_i[5] => thermo.DATAB
thermo_o[0] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= thermo.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:5:spike_2_tc
spike_i[0] => thermo.IN1
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => thermo.IN1
thermo_i[0] => thermo.DATAB
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.DATAB
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.DATAB
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.DATAB
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.DATAB
thermo_i[5] => thermo.IN1
thermo_i[5] => thermo.DATAB
thermo_o[0] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= thermo.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:6:spike_2_tc
spike_i[0] => thermo.IN1
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => thermo.IN1
thermo_i[0] => thermo.DATAB
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.DATAB
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.DATAB
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.DATAB
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.DATAB
thermo_i[5] => thermo.IN1
thermo_i[5] => thermo.DATAB
thermo_o[0] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= thermo.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:7:spike_2_tc
spike_i[0] => thermo.IN1
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => thermo.IN1
thermo_i[0] => thermo.DATAB
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.DATAB
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.DATAB
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.DATAB
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.DATAB
thermo_i[5] => thermo.IN1
thermo_i[5] => thermo.DATAB
thermo_o[0] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= thermo.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:8:spike_2_tc
spike_i[0] => thermo.IN1
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => thermo.IN1
thermo_i[0] => thermo.DATAB
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.DATAB
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.DATAB
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.DATAB
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.DATAB
thermo_i[5] => thermo.IN1
thermo_i[5] => thermo.DATAB
thermo_o[0] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= thermo.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:9:spike_2_tc
spike_i[0] => thermo.IN1
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => thermo.IN1
thermo_i[0] => thermo.DATAB
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.DATAB
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.DATAB
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.DATAB
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.DATAB
thermo_i[5] => thermo.IN1
thermo_i[5] => thermo.DATAB
thermo_o[0] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= thermo.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:10:spike_2_tc
spike_i[0] => thermo.IN1
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => thermo.IN1
thermo_i[0] => thermo.DATAB
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.DATAB
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.DATAB
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.DATAB
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.DATAB
thermo_i[5] => thermo.IN1
thermo_i[5] => thermo.DATAB
thermo_o[0] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= thermo.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:11:spike_2_tc
spike_i[0] => thermo.IN1
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => thermo.IN1
thermo_i[0] => thermo.DATAB
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.DATAB
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.DATAB
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.DATAB
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.DATAB
thermo_i[5] => thermo.IN1
thermo_i[5] => thermo.DATAB
thermo_o[0] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= thermo.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:12:spike_2_tc
spike_i[0] => thermo.IN1
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => thermo.IN1
thermo_i[0] => thermo.DATAB
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.DATAB
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.DATAB
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.DATAB
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.DATAB
thermo_i[5] => thermo.IN1
thermo_i[5] => thermo.DATAB
thermo_o[0] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= thermo.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:13:spike_2_tc
spike_i[0] => thermo.IN1
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => thermo.IN1
thermo_i[0] => thermo.DATAB
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.DATAB
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.DATAB
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.DATAB
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.DATAB
thermo_i[5] => thermo.IN1
thermo_i[5] => thermo.DATAB
thermo_o[0] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= thermo.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|spike_2_thermocode:\gen_spike_2_tc:14:spike_2_tc
spike_i[0] => thermo.IN1
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => thermo.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => thermo.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => thermo.IN1
thermo_i[0] => thermo.DATAB
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.IN1
thermo_i[1] => thermo.DATAB
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.IN1
thermo_i[2] => thermo.DATAB
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.IN1
thermo_i[3] => thermo.DATAB
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.IN1
thermo_i[4] => thermo.DATAB
thermo_i[5] => thermo.IN1
thermo_i[5] => thermo.DATAB
thermo_o[0] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= thermo.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= thermo.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|priority_encoder:priority_encoder_0
clock_i => ~NO_FANOUT~
reset_i => ~NO_FANOUT~
code_i[0] => bin.DATAA
code_i[1] => bin.OUTPUTSELECT
code_i[1] => bin.DATAA
code_i[2] => bin.OUTPUTSELECT
code_i[2] => bin.OUTPUTSELECT
bin_o[0] <= bin.DB_MAX_OUTPUT_PORT_TYPE
bin_o[1] <= bin.DB_MAX_OUTPUT_PORT_TYPE
bin_o[2] <= <GND>


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|adaptive_threshold_control:adaptive_ctrl_0|weyls_discrepancy:weyls_discrepancy_0|priority_encoder:priority_encoder_1
clock_i => ~NO_FANOUT~
reset_i => ~NO_FANOUT~
code_i[0] => bin.DATAA
code_i[1] => bin.OUTPUTSELECT
code_i[1] => bin.DATAA
code_i[2] => bin.OUTPUTSELECT
code_i[2] => bin.OUTPUTSELECT
bin_o[0] <= bin.DB_MAX_OUTPUT_PORT_TYPE
bin_o[1] <= bin.DB_MAX_OUTPUT_PORT_TYPE
bin_o[2] <= <GND>


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|dac_control:dac_control_0
clock_i => sync_chain:sync_chain_0.clock_i
clock_i => settling_counter_value[0].CLK
clock_i => settling_counter_value[1].CLK
clock_i => settling_counter_value[2].CLK
clock_i => settling_counter_value[3].CLK
clock_i => settling_counter_value[4].CLK
clock_i => settling_counter_value[5].CLK
clock_i => settling_counter_value[6].CLK
clock_i => dac_change_in_progress.CLK
clock_i => dac_counter_value[0].CLK
clock_i => dac_counter_value[1].CLK
clock_i => dac_counter_value[2].CLK
clock_i => dac_counter_value[3].CLK
clock_i => dac_counter_value[4].CLK
clock_i => dac_counter_value[5].CLK
clock_i => dac_counter_value[6].CLK
clock_i => dac_counter_value[7].CLK
clock_i => dac_counter_value[8].CLK
clock_i => select_dac_value.CLK
clock_i => dac_init_value[0].CLK
clock_i => dac_init_value[1].CLK
clock_i => dac_init_value[2].CLK
clock_i => dac_init_value[3].CLK
clock_i => dac_init_value[4].CLK
clock_i => dac_init_value[5].CLK
clock_i => dac_init_value[6].CLK
clock_i => dac_init_value[7].CLK
clock_i => dac_init_value[8].CLK
clock_i => state.CLK
reset_i => sync_chain:sync_chain_0.reset_i
reset_i => settling_counter_value[0].ACLR
reset_i => settling_counter_value[1].ACLR
reset_i => settling_counter_value[2].ACLR
reset_i => settling_counter_value[3].ACLR
reset_i => settling_counter_value[4].ACLR
reset_i => settling_counter_value[5].ACLR
reset_i => settling_counter_value[6].ACLR
reset_i => dac_change_in_progress.ACLR
reset_i => dac_counter_value[0].ACLR
reset_i => dac_counter_value[1].ACLR
reset_i => dac_counter_value[2].ACLR
reset_i => dac_counter_value[3].ACLR
reset_i => dac_counter_value[4].ACLR
reset_i => dac_counter_value[5].ACLR
reset_i => dac_counter_value[6].ACLR
reset_i => dac_counter_value[7].ACLR
reset_i => dac_counter_value[8].ACLR
reset_i => select_dac_value.ACLR
reset_i => dac_init_value[0].ACLR
reset_i => dac_init_value[1].ACLR
reset_i => dac_init_value[2].ACLR
reset_i => dac_init_value[3].ACLR
reset_i => dac_init_value[4].ACLR
reset_i => dac_init_value[5].ACLR
reset_i => dac_init_value[6].ACLR
reset_i => dac_init_value[7].ACLR
reset_i => dac_init_value[8].ACLR
reset_i => state.ACLR
enable_dac_i => next_state.OUTPUTSELECT
enable_dac_i => dac_pd_o.DATAIN
clear_dac_i => dac_clr_o.DATAIN
adaptive_mode_i => next_dac_init_value.OUTPUTSELECT
adaptive_mode_i => next_dac_init_value.OUTPUTSELECT
adaptive_mode_i => next_dac_init_value.OUTPUTSELECT
adaptive_mode_i => next_dac_init_value.OUTPUTSELECT
adaptive_mode_i => next_dac_init_value.OUTPUTSELECT
adaptive_mode_i => next_dac_init_value.OUTPUTSELECT
adaptive_mode_i => next_dac_init_value.OUTPUTSELECT
adaptive_mode_i => next_dac_init_value.OUTPUTSELECT
select_tbs_delta_steps_i => next_dac_init_value.OUTPUTSELECT
select_tbs_delta_steps_i => next_dac_init_value.OUTPUTSELECT
select_tbs_delta_steps_i => next_dac_init_value.OUTPUTSELECT
select_tbs_delta_steps_i => next_dac_init_value.OUTPUTSELECT
select_tbs_delta_steps_i => next_dac_init_value.OUTPUTSELECT
select_tbs_delta_steps_i => next_dac_init_value.OUTPUTSELECT
select_tbs_delta_steps_i => next_dac_init_value.OUTPUTSELECT
select_tbs_delta_steps_i => next_dac_init_value.OUTPUTSELECT
direction_i => dac_cnt_logic.IN0
direction_i => dac_cnt_logic.IN0
update_dac_strb_i => next_state.OUTPUTSELECT
update_dac_strb_i => dac_cnt_logic.IN1
update_dac_strb_i => dac_cnt_logic.IN1
delta_steps_i[0] => next_dac_init_value.DATAB
delta_steps_i[0] => Add1.IN9
delta_steps_i[0] => LessThan1.IN9
delta_steps_i[0] => LessThan2.IN9
delta_steps_i[0] => Add2.IN9
delta_steps_i[1] => next_dac_init_value.DATAB
delta_steps_i[1] => Add1.IN8
delta_steps_i[1] => LessThan1.IN8
delta_steps_i[1] => LessThan2.IN8
delta_steps_i[1] => Add2.IN8
delta_steps_i[2] => next_dac_init_value.DATAB
delta_steps_i[2] => Add1.IN7
delta_steps_i[2] => LessThan1.IN7
delta_steps_i[2] => LessThan2.IN7
delta_steps_i[2] => Add2.IN7
delta_steps_i[3] => next_dac_init_value.DATAB
delta_steps_i[3] => Add1.IN6
delta_steps_i[3] => LessThan1.IN6
delta_steps_i[3] => LessThan2.IN6
delta_steps_i[3] => Add2.IN6
delta_steps_i[4] => next_dac_init_value.DATAB
delta_steps_i[4] => Add1.IN5
delta_steps_i[4] => LessThan1.IN5
delta_steps_i[4] => LessThan2.IN5
delta_steps_i[4] => Add2.IN5
delta_steps_i[5] => next_dac_init_value.DATAB
delta_steps_i[5] => Add1.IN4
delta_steps_i[5] => LessThan1.IN4
delta_steps_i[5] => LessThan2.IN4
delta_steps_i[5] => Add2.IN4
delta_steps_i[6] => Add1.IN3
delta_steps_i[6] => LessThan1.IN3
delta_steps_i[6] => LessThan2.IN3
delta_steps_i[6] => Add0.IN1
delta_steps_i[6] => Add2.IN3
delta_steps_i[7] => Add1.IN2
delta_steps_i[7] => LessThan1.IN2
delta_steps_i[7] => LessThan2.IN2
delta_steps_i[7] => Add2.IN2
dac_counter_value_o[0] <= dac_counter_value[0].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[1] <= dac_counter_value[1].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[2] <= dac_counter_value[2].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[3] <= dac_counter_value[3].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[4] <= dac_counter_value[4].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[5] <= dac_counter_value[5].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[6] <= dac_counter_value[6].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[7] <= dac_counter_value[7].DB_MAX_OUTPUT_PORT_TYPE
dac_finished_strb_o <= dac_finished_strb.DB_MAX_OUTPUT_PORT_TYPE
dac_pd_o <= enable_dac_i.DB_MAX_OUTPUT_PORT_TYPE
dac_wr_o <= sync_chain:sync_chain_0.sync_o[0]
dac_clr_o <= clear_dac_i.DB_MAX_OUTPUT_PORT_TYPE
dac_o[0] <= dac_counter_value[0].DB_MAX_OUTPUT_PORT_TYPE
dac_o[1] <= dac_counter_value[1].DB_MAX_OUTPUT_PORT_TYPE
dac_o[2] <= dac_counter_value[2].DB_MAX_OUTPUT_PORT_TYPE
dac_o[3] <= dac_counter_value[3].DB_MAX_OUTPUT_PORT_TYPE
dac_o[4] <= dac_counter_value[4].DB_MAX_OUTPUT_PORT_TYPE
dac_o[5] <= dac_counter_value[5].DB_MAX_OUTPUT_PORT_TYPE
dac_o[6] <= dac_counter_value[6].DB_MAX_OUTPUT_PORT_TYPE
dac_o[7] <= dac_counter_value[7].DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|dac_control:dac_control_0|sync_chain:sync_chain_0
clock_i => buf[0][0].CLK
clock_i => buf[1][0].CLK
reset_i => buf[0][0].ACLR
reset_i => buf[1][0].ACLR
async_i[0] => buf[0][0].DATAIN
sync_o[0] <= buf[1][0].DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|pwm_modulator:pwm_0
clock_i => counter_value[0].CLK
clock_i => counter_value[1].CLK
clock_i => counter_value[2].CLK
clock_i => counter_value[3].CLK
clock_i => counter_value[4].CLK
clock_i => counter_value[5].CLK
clock_i => counter_value[6].CLK
clock_i => counter_value[7].CLK
reset_i => counter_value[0].ACLR
reset_i => counter_value[1].ACLR
reset_i => counter_value[2].ACLR
reset_i => counter_value[3].ACLR
reset_i => counter_value[4].ACLR
reset_i => counter_value[5].ACLR
reset_i => counter_value[6].ACLR
reset_i => counter_value[7].ACLR
enable_i => counter_value[7].ENA
enable_i => counter_value[6].ENA
enable_i => counter_value[5].ENA
enable_i => counter_value[4].ENA
enable_i => counter_value[3].ENA
enable_i => counter_value[2].ENA
enable_i => counter_value[1].ENA
enable_i => counter_value[0].ENA
on_cnt_val_i[0] => LessThan0.IN8
on_cnt_val_i[0] => Equal1.IN15
on_cnt_val_i[1] => LessThan0.IN7
on_cnt_val_i[1] => Equal1.IN14
on_cnt_val_i[2] => LessThan0.IN6
on_cnt_val_i[2] => Equal1.IN13
on_cnt_val_i[3] => LessThan0.IN5
on_cnt_val_i[3] => Equal1.IN12
on_cnt_val_i[4] => LessThan0.IN4
on_cnt_val_i[4] => Equal1.IN11
on_cnt_val_i[5] => LessThan0.IN3
on_cnt_val_i[5] => Equal1.IN10
on_cnt_val_i[6] => LessThan0.IN2
on_cnt_val_i[6] => Equal1.IN9
on_cnt_val_i[7] => LessThan0.IN1
on_cnt_val_i[7] => Equal1.IN8
pwm_o <= pwm_o.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|dac_control:dac_control_1
clock_i => sync_chain:sync_chain_0.clock_i
clock_i => settling_counter_value[0].CLK
clock_i => settling_counter_value[1].CLK
clock_i => settling_counter_value[2].CLK
clock_i => settling_counter_value[3].CLK
clock_i => settling_counter_value[4].CLK
clock_i => settling_counter_value[5].CLK
clock_i => settling_counter_value[6].CLK
clock_i => dac_change_in_progress.CLK
clock_i => dac_counter_value[0].CLK
clock_i => dac_counter_value[1].CLK
clock_i => dac_counter_value[2].CLK
clock_i => dac_counter_value[3].CLK
clock_i => dac_counter_value[4].CLK
clock_i => dac_counter_value[5].CLK
clock_i => dac_counter_value[6].CLK
clock_i => dac_counter_value[7].CLK
clock_i => dac_counter_value[8].CLK
clock_i => select_dac_value.CLK
clock_i => dac_init_value[0].CLK
clock_i => dac_init_value[1].CLK
clock_i => dac_init_value[2].CLK
clock_i => dac_init_value[3].CLK
clock_i => dac_init_value[4].CLK
clock_i => dac_init_value[5].CLK
clock_i => dac_init_value[6].CLK
clock_i => dac_init_value[7].CLK
clock_i => dac_init_value[8].CLK
clock_i => state.CLK
reset_i => sync_chain:sync_chain_0.reset_i
reset_i => settling_counter_value[0].ACLR
reset_i => settling_counter_value[1].ACLR
reset_i => settling_counter_value[2].ACLR
reset_i => settling_counter_value[3].ACLR
reset_i => settling_counter_value[4].ACLR
reset_i => settling_counter_value[5].ACLR
reset_i => settling_counter_value[6].ACLR
reset_i => dac_change_in_progress.ACLR
reset_i => dac_counter_value[0].ACLR
reset_i => dac_counter_value[1].ACLR
reset_i => dac_counter_value[2].ACLR
reset_i => dac_counter_value[3].ACLR
reset_i => dac_counter_value[4].ACLR
reset_i => dac_counter_value[5].ACLR
reset_i => dac_counter_value[6].ACLR
reset_i => dac_counter_value[7].ACLR
reset_i => dac_counter_value[8].ACLR
reset_i => select_dac_value.ACLR
reset_i => dac_init_value[0].ACLR
reset_i => dac_init_value[1].ACLR
reset_i => dac_init_value[2].ACLR
reset_i => dac_init_value[3].ACLR
reset_i => dac_init_value[4].ACLR
reset_i => dac_init_value[5].ACLR
reset_i => dac_init_value[6].ACLR
reset_i => dac_init_value[7].ACLR
reset_i => dac_init_value[8].ACLR
reset_i => state.ACLR
enable_dac_i => next_state.OUTPUTSELECT
enable_dac_i => dac_pd_o.DATAIN
clear_dac_i => dac_clr_o.DATAIN
adaptive_mode_i => ~NO_FANOUT~
select_tbs_delta_steps_i => ~NO_FANOUT~
direction_i => dac_cnt_logic.IN0
direction_i => dac_cnt_logic.IN0
update_dac_strb_i => next_state.OUTPUTSELECT
update_dac_strb_i => dac_cnt_logic.IN1
update_dac_strb_i => dac_cnt_logic.IN1
delta_steps_i[0] => Add0.IN9
delta_steps_i[0] => LessThan1.IN9
delta_steps_i[0] => LessThan2.IN9
delta_steps_i[0] => Add1.IN9
delta_steps_i[1] => Add0.IN8
delta_steps_i[1] => LessThan1.IN8
delta_steps_i[1] => LessThan2.IN8
delta_steps_i[1] => Add1.IN8
delta_steps_i[2] => Add0.IN7
delta_steps_i[2] => LessThan1.IN7
delta_steps_i[2] => LessThan2.IN7
delta_steps_i[2] => Add1.IN7
delta_steps_i[3] => Add0.IN6
delta_steps_i[3] => LessThan1.IN6
delta_steps_i[3] => LessThan2.IN6
delta_steps_i[3] => Add1.IN6
delta_steps_i[4] => Add0.IN5
delta_steps_i[4] => LessThan1.IN5
delta_steps_i[4] => LessThan2.IN5
delta_steps_i[4] => Add1.IN5
delta_steps_i[5] => Add0.IN4
delta_steps_i[5] => LessThan1.IN4
delta_steps_i[5] => LessThan2.IN4
delta_steps_i[5] => Add1.IN4
delta_steps_i[6] => Add0.IN3
delta_steps_i[6] => LessThan1.IN3
delta_steps_i[6] => LessThan2.IN3
delta_steps_i[6] => Add1.IN3
delta_steps_i[7] => Add0.IN2
delta_steps_i[7] => LessThan1.IN2
delta_steps_i[7] => LessThan2.IN2
delta_steps_i[7] => Add1.IN2
dac_counter_value_o[0] <= dac_counter_value[0].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[1] <= dac_counter_value[1].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[2] <= dac_counter_value[2].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[3] <= dac_counter_value[3].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[4] <= dac_counter_value[4].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[5] <= dac_counter_value[5].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[6] <= dac_counter_value[6].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[7] <= dac_counter_value[7].DB_MAX_OUTPUT_PORT_TYPE
dac_finished_strb_o <= dac_finished_strb.DB_MAX_OUTPUT_PORT_TYPE
dac_pd_o <= enable_dac_i.DB_MAX_OUTPUT_PORT_TYPE
dac_wr_o <= sync_chain:sync_chain_0.sync_o[0]
dac_clr_o <= clear_dac_i.DB_MAX_OUTPUT_PORT_TYPE
dac_o[0] <= dac_counter_value[0].DB_MAX_OUTPUT_PORT_TYPE
dac_o[1] <= dac_counter_value[1].DB_MAX_OUTPUT_PORT_TYPE
dac_o[2] <= dac_counter_value[2].DB_MAX_OUTPUT_PORT_TYPE
dac_o[3] <= dac_counter_value[3].DB_MAX_OUTPUT_PORT_TYPE
dac_o[4] <= dac_counter_value[4].DB_MAX_OUTPUT_PORT_TYPE
dac_o[5] <= dac_counter_value[5].DB_MAX_OUTPUT_PORT_TYPE
dac_o[6] <= dac_counter_value[6].DB_MAX_OUTPUT_PORT_TYPE
dac_o[7] <= dac_counter_value[7].DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|dac_control:dac_control_1|sync_chain:sync_chain_0
clock_i => buf[0][0].CLK
clock_i => buf[1][0].CLK
reset_i => buf[0][0].ACLR
reset_i => buf[1][0].ACLR
async_i[0] => buf[0][0].DATAIN
sync_o[0] <= buf[1][0].DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|pwm_modulator:pwm_1
clock_i => counter_value[0].CLK
clock_i => counter_value[1].CLK
clock_i => counter_value[2].CLK
clock_i => counter_value[3].CLK
clock_i => counter_value[4].CLK
clock_i => counter_value[5].CLK
clock_i => counter_value[6].CLK
clock_i => counter_value[7].CLK
reset_i => counter_value[0].ACLR
reset_i => counter_value[1].ACLR
reset_i => counter_value[2].ACLR
reset_i => counter_value[3].ACLR
reset_i => counter_value[4].ACLR
reset_i => counter_value[5].ACLR
reset_i => counter_value[6].ACLR
reset_i => counter_value[7].ACLR
enable_i => counter_value[7].ENA
enable_i => counter_value[6].ENA
enable_i => counter_value[5].ENA
enable_i => counter_value[4].ENA
enable_i => counter_value[3].ENA
enable_i => counter_value[2].ENA
enable_i => counter_value[1].ENA
enable_i => counter_value[0].ENA
on_cnt_val_i[0] => LessThan0.IN8
on_cnt_val_i[0] => Equal1.IN15
on_cnt_val_i[1] => LessThan0.IN7
on_cnt_val_i[1] => Equal1.IN14
on_cnt_val_i[2] => LessThan0.IN6
on_cnt_val_i[2] => Equal1.IN13
on_cnt_val_i[3] => LessThan0.IN5
on_cnt_val_i[3] => Equal1.IN12
on_cnt_val_i[4] => LessThan0.IN4
on_cnt_val_i[4] => Equal1.IN11
on_cnt_val_i[5] => LessThan0.IN3
on_cnt_val_i[5] => Equal1.IN10
on_cnt_val_i[6] => LessThan0.IN2
on_cnt_val_i[6] => Equal1.IN9
on_cnt_val_i[7] => LessThan0.IN1
on_cnt_val_i[7] => Equal1.IN8
pwm_o <= pwm_o.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|analog_trig:analog_trigger_0
clock_i => counter_value[0].CLK
clock_i => counter_value[1].CLK
clock_i => counter_value[2].CLK
clock_i => counter_value[3].CLK
clock_i => counter_value[4].CLK
clock_i => counter_value[5].CLK
clock_i => counter_value[6].CLK
clock_i => counter_value[7].CLK
reset_i => counter_value[0].ACLR
reset_i => counter_value[1].ACLR
reset_i => counter_value[2].ACLR
reset_i => counter_value[3].ACLR
reset_i => counter_value[4].ACLR
reset_i => counter_value[5].ACLR
reset_i => counter_value[6].ACLR
reset_i => counter_value[7].ACLR
enable_i => counter_value[7].ENA
enable_i => counter_value[6].ENA
enable_i => counter_value[5].ENA
enable_i => counter_value[4].ENA
enable_i => counter_value[3].ENA
enable_i => counter_value[2].ENA
enable_i => counter_value[1].ENA
enable_i => counter_value[0].ENA
period_adj_i[0] => Equal1.IN7
period_adj_i[0] => Equal2.IN7
period_adj_i[1] => Equal1.IN6
period_adj_i[1] => Equal2.IN6
period_adj_i[2] => Equal1.IN5
period_adj_i[2] => Equal2.IN5
period_adj_i[3] => Equal1.IN4
period_adj_i[3] => Equal2.IN4
period_adj_i[4] => Equal1.IN3
period_adj_i[4] => Equal2.IN3
period_adj_i[5] => Equal1.IN2
period_adj_i[5] => Equal2.IN2
period_adj_i[6] => Equal1.IN1
period_adj_i[6] => Equal2.IN1
period_adj_i[7] => Equal1.IN0
period_adj_i[7] => Equal2.IN0
duty_cycle_adj_i[0] => LessThan0.IN8
duty_cycle_adj_i[0] => Equal0.IN15
duty_cycle_adj_i[0] => Equal2.IN15
duty_cycle_adj_i[1] => LessThan0.IN7
duty_cycle_adj_i[1] => Equal0.IN14
duty_cycle_adj_i[1] => Equal2.IN14
duty_cycle_adj_i[2] => LessThan0.IN6
duty_cycle_adj_i[2] => Equal0.IN13
duty_cycle_adj_i[2] => Equal2.IN13
duty_cycle_adj_i[3] => LessThan0.IN5
duty_cycle_adj_i[3] => Equal0.IN12
duty_cycle_adj_i[3] => Equal2.IN12
duty_cycle_adj_i[4] => LessThan0.IN4
duty_cycle_adj_i[4] => Equal0.IN11
duty_cycle_adj_i[4] => Equal2.IN11
duty_cycle_adj_i[5] => LessThan0.IN3
duty_cycle_adj_i[5] => Equal0.IN10
duty_cycle_adj_i[5] => Equal2.IN10
duty_cycle_adj_i[6] => LessThan0.IN2
duty_cycle_adj_i[6] => Equal0.IN9
duty_cycle_adj_i[6] => Equal2.IN9
duty_cycle_adj_i[7] => LessThan0.IN1
duty_cycle_adj_i[7] => Equal0.IN8
duty_cycle_adj_i[7] => Equal2.IN8
analog_trigger_o <= analog_trigger_o.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|sc_noc_generator:sc_noc_generator_0
clock_i => counter_value[0].CLK
clock_i => counter_value[1].CLK
clock_i => counter_value[2].CLK
clock_i => counter_value[3].CLK
clock_i => counter_value[4].CLK
clock_i => counter_value[5].CLK
clock_i => counter_value[6].CLK
clock_i => counter_value[7].CLK
clock_i => counter_value[8].CLK
clock_i => counter_value[9].CLK
clock_i => counter_value[10].CLK
reset_i => counter_value[0].ACLR
reset_i => counter_value[1].ACLR
reset_i => counter_value[2].ACLR
reset_i => counter_value[3].ACLR
reset_i => counter_value[4].ACLR
reset_i => counter_value[5].ACLR
reset_i => counter_value[6].ACLR
reset_i => counter_value[7].ACLR
reset_i => counter_value[8].ACLR
reset_i => counter_value[9].ACLR
reset_i => counter_value[10].ACLR
enable_i => counter_value[10].ENA
enable_i => counter_value[9].ENA
enable_i => counter_value[8].ENA
enable_i => counter_value[7].ENA
enable_i => counter_value[6].ENA
enable_i => counter_value[5].ENA
enable_i => counter_value[4].ENA
enable_i => counter_value[3].ENA
enable_i => counter_value[2].ENA
enable_i => counter_value[1].ENA
enable_i => counter_value[0].ENA
period_adj_i[0] => Equal1.IN10
period_adj_i[0] => Equal2.IN10
period_adj_i[1] => Equal1.IN9
period_adj_i[1] => Equal2.IN9
period_adj_i[2] => Equal1.IN8
period_adj_i[2] => Equal2.IN8
period_adj_i[3] => Equal1.IN7
period_adj_i[3] => Equal2.IN7
period_adj_i[4] => Equal1.IN6
period_adj_i[4] => Equal2.IN6
period_adj_i[5] => Equal1.IN5
period_adj_i[5] => Equal2.IN5
period_adj_i[6] => Equal1.IN4
period_adj_i[6] => Equal2.IN4
period_adj_i[7] => Equal1.IN3
period_adj_i[7] => Equal2.IN3
period_adj_i[8] => Equal1.IN2
period_adj_i[8] => Equal2.IN2
period_adj_i[9] => Equal1.IN1
period_adj_i[9] => Equal2.IN1
period_adj_i[10] => Equal1.IN0
period_adj_i[10] => Equal2.IN0
duty_cycle_adj_i[0] => LessThan0.IN11
duty_cycle_adj_i[0] => Equal0.IN21
duty_cycle_adj_i[0] => Equal2.IN21
duty_cycle_adj_i[0] => Add1.IN11
duty_cycle_adj_i[1] => LessThan0.IN10
duty_cycle_adj_i[1] => Equal0.IN20
duty_cycle_adj_i[1] => Equal2.IN20
duty_cycle_adj_i[1] => Add1.IN10
duty_cycle_adj_i[2] => LessThan0.IN9
duty_cycle_adj_i[2] => Equal0.IN19
duty_cycle_adj_i[2] => Equal2.IN19
duty_cycle_adj_i[2] => Add1.IN9
duty_cycle_adj_i[3] => LessThan0.IN8
duty_cycle_adj_i[3] => Equal0.IN18
duty_cycle_adj_i[3] => Equal2.IN18
duty_cycle_adj_i[3] => Add1.IN8
duty_cycle_adj_i[4] => LessThan0.IN7
duty_cycle_adj_i[4] => Equal0.IN17
duty_cycle_adj_i[4] => Equal2.IN17
duty_cycle_adj_i[4] => Add1.IN7
duty_cycle_adj_i[5] => LessThan0.IN6
duty_cycle_adj_i[5] => Equal0.IN16
duty_cycle_adj_i[5] => Equal2.IN16
duty_cycle_adj_i[5] => Add1.IN6
duty_cycle_adj_i[6] => LessThan0.IN5
duty_cycle_adj_i[6] => Equal0.IN15
duty_cycle_adj_i[6] => Equal2.IN15
duty_cycle_adj_i[6] => Add1.IN5
duty_cycle_adj_i[7] => LessThan0.IN4
duty_cycle_adj_i[7] => Equal0.IN14
duty_cycle_adj_i[7] => Equal2.IN14
duty_cycle_adj_i[7] => Add1.IN4
duty_cycle_adj_i[8] => LessThan0.IN3
duty_cycle_adj_i[8] => Equal0.IN13
duty_cycle_adj_i[8] => Equal2.IN13
duty_cycle_adj_i[8] => Add1.IN3
duty_cycle_adj_i[9] => LessThan0.IN2
duty_cycle_adj_i[9] => Equal0.IN12
duty_cycle_adj_i[9] => Equal2.IN12
duty_cycle_adj_i[9] => Add1.IN2
duty_cycle_adj_i[10] => LessThan0.IN1
duty_cycle_adj_i[10] => Equal0.IN11
duty_cycle_adj_i[10] => Equal2.IN11
duty_cycle_adj_i[10] => Add1.IN1
overlap_adj_i[0] => LessThan1.IN11
overlap_adj_i[0] => Add1.IN22
overlap_adj_i[0] => Equal3.IN10
overlap_adj_i[1] => LessThan1.IN10
overlap_adj_i[1] => Add1.IN21
overlap_adj_i[1] => Equal3.IN9
overlap_adj_i[2] => LessThan1.IN9
overlap_adj_i[2] => Add1.IN20
overlap_adj_i[2] => Equal3.IN8
overlap_adj_i[3] => LessThan1.IN8
overlap_adj_i[3] => Add1.IN19
overlap_adj_i[3] => Equal3.IN7
overlap_adj_i[4] => LessThan1.IN7
overlap_adj_i[4] => Add1.IN18
overlap_adj_i[4] => Equal3.IN6
overlap_adj_i[5] => LessThan1.IN6
overlap_adj_i[5] => Add1.IN17
overlap_adj_i[5] => Equal3.IN5
overlap_adj_i[6] => LessThan1.IN5
overlap_adj_i[6] => Add1.IN16
overlap_adj_i[6] => Equal3.IN4
overlap_adj_i[7] => LessThan1.IN4
overlap_adj_i[7] => Add1.IN15
overlap_adj_i[7] => Equal3.IN3
overlap_adj_i[8] => LessThan1.IN3
overlap_adj_i[8] => Add1.IN14
overlap_adj_i[8] => Equal3.IN2
overlap_adj_i[9] => LessThan1.IN2
overlap_adj_i[9] => Add1.IN13
overlap_adj_i[9] => Equal3.IN1
overlap_adj_i[10] => LessThan1.IN1
overlap_adj_i[10] => Add1.IN12
overlap_adj_i[10] => Equal3.IN0
sc_noc_1_o <= sc_noc_1_o.DB_MAX_OUTPUT_PORT_TYPE
sc_noc_2_o <= sc_noc_2_o.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|time_measurement:time_measurement_0
clock_i => overflow_strb.CLK
clock_i => counter_value[0].CLK
clock_i => counter_value[1].CLK
clock_i => counter_value[2].CLK
clock_i => counter_value[3].CLK
clock_i => counter_value[4].CLK
clock_i => counter_value[5].CLK
clock_i => counter_value[6].CLK
clock_i => counter_value[7].CLK
clock_i => counter_value[8].CLK
clock_i => counter_value[9].CLK
clock_i => counter_value[10].CLK
clock_i => counter_value[11].CLK
clock_i => counter_value[12].CLK
clock_i => counter_value[13].CLK
clock_i => counter_value[14].CLK
clock_i => counter_value[15].CLK
clock_i => counter_value[16].CLK
clock_i => counter_value[17].CLK
clock_i => counter_value[18].CLK
reset_i => overflow_strb.ACLR
reset_i => counter_value[0].ACLR
reset_i => counter_value[1].ACLR
reset_i => counter_value[2].ACLR
reset_i => counter_value[3].ACLR
reset_i => counter_value[4].ACLR
reset_i => counter_value[5].ACLR
reset_i => counter_value[6].ACLR
reset_i => counter_value[7].ACLR
reset_i => counter_value[8].ACLR
reset_i => counter_value[9].ACLR
reset_i => counter_value[10].ACLR
reset_i => counter_value[11].ACLR
reset_i => counter_value[12].ACLR
reset_i => counter_value[13].ACLR
reset_i => counter_value[14].ACLR
reset_i => counter_value[15].ACLR
reset_i => counter_value[16].ACLR
reset_i => counter_value[17].ACLR
reset_i => counter_value[18].ACLR
overflow_strb_o <= overflow_strb.DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[0] <= counter_value[0].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[1] <= counter_value[1].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[2] <= counter_value[2].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[3] <= counter_value[3].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[4] <= counter_value[4].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[5] <= counter_value[5].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[6] <= counter_value[6].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[7] <= counter_value[7].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[8] <= counter_value[8].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[9] <= counter_value[9].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[10] <= counter_value[10].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[11] <= counter_value[11].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[12] <= counter_value[12].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[13] <= counter_value[13].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[14] <= counter_value[14].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[15] <= counter_value[15].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[16] <= counter_value[16].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[17] <= counter_value[17].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[18] <= counter_value[18].DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|spike_encoder:spike_encoder_0
clock_i => delayed_spike_strb.CLK
clock_i => encoded_spike_strb.CLK
clock_i => delayed_spike.CLK
clock_i => encoded_spike[0].CLK
clock_i => encoded_spike[1].CLK
clock_i => encoded_spike[2].CLK
clock_i => encoded_spike[3].CLK
clock_i => encoded_spike[4].CLK
clock_i => encoded_spike[5].CLK
clock_i => encoded_spike[6].CLK
clock_i => encoded_spike[7].CLK
clock_i => encoded_spike[8].CLK
clock_i => encoded_spike[9].CLK
clock_i => encoded_spike[10].CLK
clock_i => encoded_spike[11].CLK
clock_i => encoded_spike[12].CLK
clock_i => encoded_spike[13].CLK
clock_i => encoded_spike[14].CLK
clock_i => encoded_spike[15].CLK
clock_i => encoded_spike[16].CLK
clock_i => encoded_spike[17].CLK
clock_i => encoded_spike[18].CLK
clock_i => encoded_spike[19].CLK
reset_i => delayed_spike_strb.ACLR
reset_i => encoded_spike_strb.ACLR
reset_i => delayed_spike.ACLR
reset_i => encoded_spike[0].ACLR
reset_i => encoded_spike[1].ACLR
reset_i => encoded_spike[2].ACLR
reset_i => encoded_spike[3].ACLR
reset_i => encoded_spike[4].ACLR
reset_i => encoded_spike[5].ACLR
reset_i => encoded_spike[6].ACLR
reset_i => encoded_spike[7].ACLR
reset_i => encoded_spike[8].ACLR
reset_i => encoded_spike[9].ACLR
reset_i => encoded_spike[10].ACLR
reset_i => encoded_spike[11].ACLR
reset_i => encoded_spike[12].ACLR
reset_i => encoded_spike[13].ACLR
reset_i => encoded_spike[14].ACLR
reset_i => encoded_spike[15].ACLR
reset_i => encoded_spike[16].ACLR
reset_i => encoded_spike[17].ACLR
reset_i => encoded_spike[18].ACLR
reset_i => encoded_spike[19].ACLR
spike_i => next_delayed_spike.DATAB
spike_i => encoding_logic.IN1
spike_strb_i => next_delayed_spike_strb.IN0
spike_strb_i => encoding_logic.IN1
overflow_strb_i => next_delayed_spike_strb.IN1
overflow_strb_i => next_encoded_spike_strb.OUTPUTSELECT
overflow_strb_i => next_encoded_spike[19].OUTPUTSELECT
overflow_strb_i => next_encoded_spike[18].OUTPUTSELECT
overflow_strb_i => next_encoded_spike[17].OUTPUTSELECT
overflow_strb_i => next_encoded_spike[16].OUTPUTSELECT
overflow_strb_i => next_encoded_spike[15].OUTPUTSELECT
overflow_strb_i => next_encoded_spike[14].OUTPUTSELECT
overflow_strb_i => next_encoded_spike[13].OUTPUTSELECT
overflow_strb_i => next_encoded_spike[12].OUTPUTSELECT
overflow_strb_i => next_encoded_spike[11].OUTPUTSELECT
overflow_strb_i => next_encoded_spike[10].OUTPUTSELECT
overflow_strb_i => next_encoded_spike[9].OUTPUTSELECT
overflow_strb_i => next_encoded_spike[8].OUTPUTSELECT
overflow_strb_i => next_encoded_spike[7].OUTPUTSELECT
overflow_strb_i => next_encoded_spike[6].OUTPUTSELECT
overflow_strb_i => next_encoded_spike[5].OUTPUTSELECT
overflow_strb_i => next_encoded_spike[4].OUTPUTSELECT
overflow_strb_i => next_encoded_spike[3].OUTPUTSELECT
overflow_strb_i => next_encoded_spike[2].OUTPUTSELECT
overflow_strb_i => next_encoded_spike[1].OUTPUTSELECT
overflow_strb_i => next_encoded_spike[0].OUTPUTSELECT
curr_time_i[0] => next_encoded_spike.DATAB
curr_time_i[0] => Add0.IN38
curr_time_i[1] => next_encoded_spike.DATAB
curr_time_i[1] => Add0.IN37
curr_time_i[2] => next_encoded_spike.DATAB
curr_time_i[2] => Add0.IN36
curr_time_i[3] => next_encoded_spike.DATAB
curr_time_i[3] => Add0.IN35
curr_time_i[4] => next_encoded_spike.DATAB
curr_time_i[4] => Add0.IN34
curr_time_i[5] => next_encoded_spike.DATAB
curr_time_i[5] => Add0.IN33
curr_time_i[6] => next_encoded_spike.DATAB
curr_time_i[6] => Add0.IN32
curr_time_i[7] => next_encoded_spike.DATAB
curr_time_i[7] => Add0.IN31
curr_time_i[8] => next_encoded_spike.DATAB
curr_time_i[8] => Add0.IN30
curr_time_i[9] => next_encoded_spike.DATAB
curr_time_i[9] => Add0.IN29
curr_time_i[10] => next_encoded_spike.DATAB
curr_time_i[10] => Add0.IN28
curr_time_i[11] => next_encoded_spike.DATAB
curr_time_i[11] => Add0.IN27
curr_time_i[12] => next_encoded_spike.DATAB
curr_time_i[12] => Add0.IN26
curr_time_i[13] => next_encoded_spike.DATAB
curr_time_i[13] => Add0.IN25
curr_time_i[14] => next_encoded_spike.DATAB
curr_time_i[14] => Add0.IN24
curr_time_i[15] => next_encoded_spike.DATAB
curr_time_i[15] => Add0.IN23
curr_time_i[16] => next_encoded_spike.DATAB
curr_time_i[16] => Add0.IN22
curr_time_i[17] => next_encoded_spike.DATAB
curr_time_i[17] => Add0.IN21
curr_time_i[18] => next_encoded_spike.DATAB
curr_time_i[18] => Add0.IN20
encoded_spike_o[0] <= encoded_spike[0].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[1] <= encoded_spike[1].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[2] <= encoded_spike[2].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[3] <= encoded_spike[3].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[4] <= encoded_spike[4].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[5] <= encoded_spike[5].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[6] <= encoded_spike[6].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[7] <= encoded_spike[7].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[8] <= encoded_spike[8].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[9] <= encoded_spike[9].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[10] <= encoded_spike[10].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[11] <= encoded_spike[11].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[12] <= encoded_spike[12].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[13] <= encoded_spike[13].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[14] <= encoded_spike[14].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[15] <= encoded_spike[15].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[16] <= encoded_spike[16].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[17] <= encoded_spike[17].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[18] <= encoded_spike[18].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[19] <= encoded_spike[19].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_strb_o <= encoded_spike_strb.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|spike_memory:spike_memory_0
clock_i => dual_ram:gen_dual_ram:dual_ram_0.a_clock_i
clock_i => tx_active[0].CLK
clock_i => tx_active[1].CLK
clock_i => tx_active[2].CLK
clock_i => sync_read_strb[0].CLK
clock_i => sync_read_strb[1].CLK
clock_i => sync_read_strb[2].CLK
clock_i => sync_read_strb[3].CLK
clock_i => b_data[0].CLK
clock_i => b_data[1].CLK
clock_i => b_data[2].CLK
clock_i => b_data[3].CLK
clock_i => b_data[4].CLK
clock_i => b_data[5].CLK
clock_i => b_data[6].CLK
clock_i => b_data[7].CLK
clock_i => b_data[8].CLK
clock_i => b_data[9].CLK
clock_i => b_data[10].CLK
clock_i => b_data[11].CLK
clock_i => b_data[12].CLK
clock_i => b_data[13].CLK
clock_i => b_data[14].CLK
clock_i => b_data[15].CLK
clock_i => b_data[16].CLK
clock_i => b_data[17].CLK
clock_i => b_data[18].CLK
clock_i => b_data[19].CLK
clock_i => a_data[0].CLK
clock_i => a_data[1].CLK
clock_i => a_data[2].CLK
clock_i => a_data[3].CLK
clock_i => a_data[4].CLK
clock_i => a_data[5].CLK
clock_i => a_data[6].CLK
clock_i => a_data[7].CLK
clock_i => a_data[8].CLK
clock_i => a_data[9].CLK
clock_i => a_data[10].CLK
clock_i => a_data[11].CLK
clock_i => a_data[12].CLK
clock_i => a_data[13].CLK
clock_i => a_data[14].CLK
clock_i => a_data[15].CLK
clock_i => a_data[16].CLK
clock_i => a_data[17].CLK
clock_i => a_data[18].CLK
clock_i => a_data[19].CLK
clock_i => write_delayed_strb.CLK
clock_i => tail[0].CLK
clock_i => tail[1].CLK
clock_i => tail[2].CLK
clock_i => tail[3].CLK
clock_i => tail[4].CLK
clock_i => tail[5].CLK
clock_i => tail[6].CLK
clock_i => head[0].CLK
clock_i => head[1].CLK
clock_i => head[2].CLK
clock_i => head[3].CLK
clock_i => head[4].CLK
clock_i => head[5].CLK
clock_i => head[6].CLK
clock_i => dual_ram:gen_dual_ram:dual_ram_0.b_clock_i
reset_i => head.OUTPUTSELECT
reset_i => head.OUTPUTSELECT
reset_i => head.OUTPUTSELECT
reset_i => head.OUTPUTSELECT
reset_i => head.OUTPUTSELECT
reset_i => head.OUTPUTSELECT
reset_i => head.OUTPUTSELECT
reset_i => tail.OUTPUTSELECT
reset_i => tail.OUTPUTSELECT
reset_i => tail.OUTPUTSELECT
reset_i => tail.OUTPUTSELECT
reset_i => tail.OUTPUTSELECT
reset_i => tail.OUTPUTSELECT
reset_i => tail.OUTPUTSELECT
reset_i => write_delayed_strb.OUTPUTSELECT
reset_i => a_data.OUTPUTSELECT
reset_i => a_data.OUTPUTSELECT
reset_i => a_data.OUTPUTSELECT
reset_i => a_data.OUTPUTSELECT
reset_i => a_data.OUTPUTSELECT
reset_i => a_data.OUTPUTSELECT
reset_i => a_data.OUTPUTSELECT
reset_i => a_data.OUTPUTSELECT
reset_i => a_data.OUTPUTSELECT
reset_i => a_data.OUTPUTSELECT
reset_i => a_data.OUTPUTSELECT
reset_i => a_data.OUTPUTSELECT
reset_i => a_data.OUTPUTSELECT
reset_i => a_data.OUTPUTSELECT
reset_i => a_data.OUTPUTSELECT
reset_i => a_data.OUTPUTSELECT
reset_i => a_data.OUTPUTSELECT
reset_i => a_data.OUTPUTSELECT
reset_i => a_data.OUTPUTSELECT
reset_i => a_data.OUTPUTSELECT
reset_i => b_data.OUTPUTSELECT
reset_i => b_data.OUTPUTSELECT
reset_i => b_data.OUTPUTSELECT
reset_i => b_data.OUTPUTSELECT
reset_i => b_data.OUTPUTSELECT
reset_i => b_data.OUTPUTSELECT
reset_i => b_data.OUTPUTSELECT
reset_i => b_data.OUTPUTSELECT
reset_i => b_data.OUTPUTSELECT
reset_i => b_data.OUTPUTSELECT
reset_i => b_data.OUTPUTSELECT
reset_i => b_data.OUTPUTSELECT
reset_i => b_data.OUTPUTSELECT
reset_i => b_data.OUTPUTSELECT
reset_i => b_data.OUTPUTSELECT
reset_i => b_data.OUTPUTSELECT
reset_i => b_data.OUTPUTSELECT
reset_i => b_data.OUTPUTSELECT
reset_i => b_data.OUTPUTSELECT
reset_i => b_data.OUTPUTSELECT
reset_i => sync_read_strb.OUTPUTSELECT
reset_i => sync_read_strb.OUTPUTSELECT
reset_i => sync_read_strb.OUTPUTSELECT
reset_i => sync_read_strb.OUTPUTSELECT
reset_i => tx_active.OUTPUTSELECT
reset_i => tx_active.OUTPUTSELECT
reset_i => tx_active.OUTPUTSELECT
enable_write_i => write_strb.IN1
a_data_i[0] => next_a_data[0].DATAB
a_data_i[1] => next_a_data[1].DATAB
a_data_i[2] => next_a_data[2].DATAB
a_data_i[3] => next_a_data[3].DATAB
a_data_i[4] => next_a_data[4].DATAB
a_data_i[5] => next_a_data[5].DATAB
a_data_i[6] => next_a_data[6].DATAB
a_data_i[7] => next_a_data[7].DATAB
a_data_i[8] => next_a_data[8].DATAB
a_data_i[9] => next_a_data[9].DATAB
a_data_i[10] => next_a_data[10].DATAB
a_data_i[11] => next_a_data[11].DATAB
a_data_i[12] => next_a_data[12].DATAB
a_data_i[13] => next_a_data[13].DATAB
a_data_i[14] => next_a_data[14].DATAB
a_data_i[15] => next_a_data[15].DATAB
a_data_i[16] => next_a_data[16].DATAB
a_data_i[17] => next_a_data[17].DATAB
a_data_i[18] => next_a_data[18].DATAB
a_data_i[19] => next_a_data[19].DATAB
enable_read_i => cnt_tail_logic.IN1
tx_strb_i => next_tx_active[2].OUTPUTSELECT
tx_strb_i => next_tx_active[1].OUTPUTSELECT
tx_strb_i => next_tx_active[0].OUTPUTSELECT
read_strb_o <= sync_read_strb[3].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[0] <= b_data[0].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[1] <= b_data[1].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[2] <= b_data[2].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[3] <= b_data[3].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[4] <= b_data[4].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[5] <= b_data[5].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[6] <= b_data[6].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[7] <= b_data[7].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[8] <= b_data[8].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[9] <= b_data[9].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[10] <= b_data[10].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[11] <= b_data[11].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[12] <= b_data[12].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[13] <= b_data[13].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[14] <= b_data[14].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[15] <= b_data[15].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[16] <= b_data[16].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[17] <= b_data[17].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[18] <= b_data[18].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[19] <= b_data[19].DB_MAX_OUTPUT_PORT_TYPE
fifo_full_o <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
fifo_empty_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|spike_memory:spike_memory_0|dual_ram:\gen_dual_ram:dual_ram_0
a_clock_i => mem~55.CLK
a_clock_i => mem~0.CLK
a_clock_i => mem~1.CLK
a_clock_i => mem~2.CLK
a_clock_i => mem~3.CLK
a_clock_i => mem~4.CLK
a_clock_i => mem~5.CLK
a_clock_i => mem~6.CLK
a_clock_i => mem~7.CLK
a_clock_i => mem~8.CLK
a_clock_i => mem~9.CLK
a_clock_i => mem~10.CLK
a_clock_i => mem~11.CLK
a_clock_i => mem~12.CLK
a_clock_i => mem~13.CLK
a_clock_i => mem~14.CLK
a_clock_i => mem~15.CLK
a_clock_i => mem~16.CLK
a_clock_i => mem~17.CLK
a_clock_i => mem~18.CLK
a_clock_i => mem~19.CLK
a_clock_i => mem~20.CLK
a_clock_i => mem~21.CLK
a_clock_i => mem~22.CLK
a_clock_i => mem~23.CLK
a_clock_i => mem~24.CLK
a_clock_i => mem~25.CLK
a_clock_i => mem~26.CLK
a_clock_i => a_data_o[0]~reg0.CLK
a_clock_i => a_data_o[1]~reg0.CLK
a_clock_i => a_data_o[2]~reg0.CLK
a_clock_i => a_data_o[3]~reg0.CLK
a_clock_i => a_data_o[4]~reg0.CLK
a_clock_i => a_data_o[5]~reg0.CLK
a_clock_i => a_data_o[6]~reg0.CLK
a_clock_i => a_data_o[7]~reg0.CLK
a_clock_i => a_data_o[8]~reg0.CLK
a_clock_i => a_data_o[9]~reg0.CLK
a_clock_i => a_data_o[10]~reg0.CLK
a_clock_i => a_data_o[11]~reg0.CLK
a_clock_i => a_data_o[12]~reg0.CLK
a_clock_i => a_data_o[13]~reg0.CLK
a_clock_i => a_data_o[14]~reg0.CLK
a_clock_i => a_data_o[15]~reg0.CLK
a_clock_i => a_data_o[16]~reg0.CLK
a_clock_i => a_data_o[17]~reg0.CLK
a_clock_i => a_data_o[18]~reg0.CLK
a_clock_i => a_data_o[19]~reg0.CLK
a_clock_i => mem.CLK0
a_write_i => mem~55.DATAIN
a_write_i => mem.WE
a_addr_i[0] => mem~6.DATAIN
a_addr_i[0] => mem.WADDR
a_addr_i[0] => mem.RADDR
a_addr_i[1] => mem~5.DATAIN
a_addr_i[1] => mem.WADDR1
a_addr_i[1] => mem.RADDR1
a_addr_i[2] => mem~4.DATAIN
a_addr_i[2] => mem.WADDR2
a_addr_i[2] => mem.RADDR2
a_addr_i[3] => mem~3.DATAIN
a_addr_i[3] => mem.WADDR3
a_addr_i[3] => mem.RADDR3
a_addr_i[4] => mem~2.DATAIN
a_addr_i[4] => mem.WADDR4
a_addr_i[4] => mem.RADDR4
a_addr_i[5] => mem~1.DATAIN
a_addr_i[5] => mem.WADDR5
a_addr_i[5] => mem.RADDR5
a_addr_i[6] => mem~0.DATAIN
a_addr_i[6] => mem.WADDR6
a_addr_i[6] => mem.RADDR6
a_data_i[0] => mem~26.DATAIN
a_data_i[0] => mem.DATAIN
a_data_i[1] => mem~25.DATAIN
a_data_i[1] => mem.DATAIN1
a_data_i[2] => mem~24.DATAIN
a_data_i[2] => mem.DATAIN2
a_data_i[3] => mem~23.DATAIN
a_data_i[3] => mem.DATAIN3
a_data_i[4] => mem~22.DATAIN
a_data_i[4] => mem.DATAIN4
a_data_i[5] => mem~21.DATAIN
a_data_i[5] => mem.DATAIN5
a_data_i[6] => mem~20.DATAIN
a_data_i[6] => mem.DATAIN6
a_data_i[7] => mem~19.DATAIN
a_data_i[7] => mem.DATAIN7
a_data_i[8] => mem~18.DATAIN
a_data_i[8] => mem.DATAIN8
a_data_i[9] => mem~17.DATAIN
a_data_i[9] => mem.DATAIN9
a_data_i[10] => mem~16.DATAIN
a_data_i[10] => mem.DATAIN10
a_data_i[11] => mem~15.DATAIN
a_data_i[11] => mem.DATAIN11
a_data_i[12] => mem~14.DATAIN
a_data_i[12] => mem.DATAIN12
a_data_i[13] => mem~13.DATAIN
a_data_i[13] => mem.DATAIN13
a_data_i[14] => mem~12.DATAIN
a_data_i[14] => mem.DATAIN14
a_data_i[15] => mem~11.DATAIN
a_data_i[15] => mem.DATAIN15
a_data_i[16] => mem~10.DATAIN
a_data_i[16] => mem.DATAIN16
a_data_i[17] => mem~9.DATAIN
a_data_i[17] => mem.DATAIN17
a_data_i[18] => mem~8.DATAIN
a_data_i[18] => mem.DATAIN18
a_data_i[19] => mem~7.DATAIN
a_data_i[19] => mem.DATAIN19
a_data_o[0] <= a_data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[1] <= a_data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[2] <= a_data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[3] <= a_data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[4] <= a_data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[5] <= a_data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[6] <= a_data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[7] <= a_data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[8] <= a_data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[9] <= a_data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[10] <= a_data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[11] <= a_data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[12] <= a_data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[13] <= a_data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[14] <= a_data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[15] <= a_data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[16] <= a_data_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[17] <= a_data_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[18] <= a_data_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[19] <= a_data_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_clock_i => mem~27.CLK
b_clock_i => mem~28.CLK
b_clock_i => mem~29.CLK
b_clock_i => mem~30.CLK
b_clock_i => mem~31.CLK
b_clock_i => mem~32.CLK
b_clock_i => mem~33.CLK
b_clock_i => mem~34.CLK
b_clock_i => mem~35.CLK
b_clock_i => mem~36.CLK
b_clock_i => mem~37.CLK
b_clock_i => mem~38.CLK
b_clock_i => mem~39.CLK
b_clock_i => mem~40.CLK
b_clock_i => mem~41.CLK
b_clock_i => mem~42.CLK
b_clock_i => mem~43.CLK
b_clock_i => mem~44.CLK
b_clock_i => mem~45.CLK
b_clock_i => mem~46.CLK
b_clock_i => mem~47.CLK
b_clock_i => mem~48.CLK
b_clock_i => mem~49.CLK
b_clock_i => mem~50.CLK
b_clock_i => mem~51.CLK
b_clock_i => mem~52.CLK
b_clock_i => mem~53.CLK
b_clock_i => mem~54.CLK
b_clock_i => b_data_o[0]~reg0.CLK
b_clock_i => b_data_o[1]~reg0.CLK
b_clock_i => b_data_o[2]~reg0.CLK
b_clock_i => b_data_o[3]~reg0.CLK
b_clock_i => b_data_o[4]~reg0.CLK
b_clock_i => b_data_o[5]~reg0.CLK
b_clock_i => b_data_o[6]~reg0.CLK
b_clock_i => b_data_o[7]~reg0.CLK
b_clock_i => b_data_o[8]~reg0.CLK
b_clock_i => b_data_o[9]~reg0.CLK
b_clock_i => b_data_o[10]~reg0.CLK
b_clock_i => b_data_o[11]~reg0.CLK
b_clock_i => b_data_o[12]~reg0.CLK
b_clock_i => b_data_o[13]~reg0.CLK
b_clock_i => b_data_o[14]~reg0.CLK
b_clock_i => b_data_o[15]~reg0.CLK
b_clock_i => b_data_o[16]~reg0.CLK
b_clock_i => b_data_o[17]~reg0.CLK
b_clock_i => b_data_o[18]~reg0.CLK
b_clock_i => b_data_o[19]~reg0.CLK
b_clock_i => mem.PORTBCLK0
b_write_i => mem~27.DATAIN
b_write_i => mem.PORTBWE
b_addr_i[0] => mem~34.DATAIN
b_addr_i[0] => mem.PORTBWADDR
b_addr_i[0] => mem.PORTBRADDR
b_addr_i[1] => mem~33.DATAIN
b_addr_i[1] => mem.PORTBWADDR1
b_addr_i[1] => mem.PORTBRADDR1
b_addr_i[2] => mem~32.DATAIN
b_addr_i[2] => mem.PORTBWADDR2
b_addr_i[2] => mem.PORTBRADDR2
b_addr_i[3] => mem~31.DATAIN
b_addr_i[3] => mem.PORTBWADDR3
b_addr_i[3] => mem.PORTBRADDR3
b_addr_i[4] => mem~30.DATAIN
b_addr_i[4] => mem.PORTBWADDR4
b_addr_i[4] => mem.PORTBRADDR4
b_addr_i[5] => mem~29.DATAIN
b_addr_i[5] => mem.PORTBWADDR5
b_addr_i[5] => mem.PORTBRADDR5
b_addr_i[6] => mem~28.DATAIN
b_addr_i[6] => mem.PORTBWADDR6
b_addr_i[6] => mem.PORTBRADDR6
b_data_i[0] => mem~54.DATAIN
b_data_i[0] => mem.PORTBDATAIN
b_data_i[1] => mem~53.DATAIN
b_data_i[1] => mem.PORTBDATAIN1
b_data_i[2] => mem~52.DATAIN
b_data_i[2] => mem.PORTBDATAIN2
b_data_i[3] => mem~51.DATAIN
b_data_i[3] => mem.PORTBDATAIN3
b_data_i[4] => mem~50.DATAIN
b_data_i[4] => mem.PORTBDATAIN4
b_data_i[5] => mem~49.DATAIN
b_data_i[5] => mem.PORTBDATAIN5
b_data_i[6] => mem~48.DATAIN
b_data_i[6] => mem.PORTBDATAIN6
b_data_i[7] => mem~47.DATAIN
b_data_i[7] => mem.PORTBDATAIN7
b_data_i[8] => mem~46.DATAIN
b_data_i[8] => mem.PORTBDATAIN8
b_data_i[9] => mem~45.DATAIN
b_data_i[9] => mem.PORTBDATAIN9
b_data_i[10] => mem~44.DATAIN
b_data_i[10] => mem.PORTBDATAIN10
b_data_i[11] => mem~43.DATAIN
b_data_i[11] => mem.PORTBDATAIN11
b_data_i[12] => mem~42.DATAIN
b_data_i[12] => mem.PORTBDATAIN12
b_data_i[13] => mem~41.DATAIN
b_data_i[13] => mem.PORTBDATAIN13
b_data_i[14] => mem~40.DATAIN
b_data_i[14] => mem.PORTBDATAIN14
b_data_i[15] => mem~39.DATAIN
b_data_i[15] => mem.PORTBDATAIN15
b_data_i[16] => mem~38.DATAIN
b_data_i[16] => mem.PORTBDATAIN16
b_data_i[17] => mem~37.DATAIN
b_data_i[17] => mem.PORTBDATAIN17
b_data_i[18] => mem~36.DATAIN
b_data_i[18] => mem.PORTBDATAIN18
b_data_i[19] => mem~35.DATAIN
b_data_i[19] => mem.PORTBDATAIN19
b_data_o[0] <= b_data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[1] <= b_data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[2] <= b_data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[3] <= b_data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[4] <= b_data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[5] <= b_data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[6] <= b_data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[7] <= b_data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[8] <= b_data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[9] <= b_data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[10] <= b_data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[11] <= b_data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[12] <= b_data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[13] <= b_data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[14] <= b_data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[15] <= b_data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[16] <= b_data_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[17] <= b_data_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[18] <= b_data_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[19] <= b_data_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|memory2uart:memory2uart_0
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => tx_start_strb.CLK
clock_i => shift_reg_out[2][0].CLK
clock_i => shift_reg_out[2][1].CLK
clock_i => shift_reg_out[2][2].CLK
clock_i => shift_reg_out[2][3].CLK
clock_i => shift_reg_out[2][4].CLK
clock_i => shift_reg_out[2][5].CLK
clock_i => shift_reg_out[2][6].CLK
clock_i => shift_reg_out[2][7].CLK
clock_i => shift_reg_out[1][0].CLK
clock_i => shift_reg_out[1][1].CLK
clock_i => shift_reg_out[1][2].CLK
clock_i => shift_reg_out[1][3].CLK
clock_i => shift_reg_out[1][4].CLK
clock_i => shift_reg_out[1][5].CLK
clock_i => shift_reg_out[1][6].CLK
clock_i => shift_reg_out[1][7].CLK
clock_i => shift_reg_out[0][0].CLK
clock_i => shift_reg_out[0][1].CLK
clock_i => shift_reg_out[0][2].CLK
clock_i => shift_reg_out[0][3].CLK
clock_i => shift_reg_out[0][4].CLK
clock_i => shift_reg_out[0][5].CLK
clock_i => shift_reg_out[0][6].CLK
clock_i => shift_reg_out[0][7].CLK
reset_i => counter[0].ACLR
reset_i => counter[1].ACLR
reset_i => tx_start_strb.ACLR
reset_i => shift_reg_out[2][0].ACLR
reset_i => shift_reg_out[2][1].ACLR
reset_i => shift_reg_out[2][2].ACLR
reset_i => shift_reg_out[2][3].ACLR
reset_i => shift_reg_out[2][4].ACLR
reset_i => shift_reg_out[2][5].ACLR
reset_i => shift_reg_out[2][6].ACLR
reset_i => shift_reg_out[2][7].ACLR
reset_i => shift_reg_out[1][0].ACLR
reset_i => shift_reg_out[1][1].ACLR
reset_i => shift_reg_out[1][2].ACLR
reset_i => shift_reg_out[1][3].ACLR
reset_i => shift_reg_out[1][4].ACLR
reset_i => shift_reg_out[1][5].ACLR
reset_i => shift_reg_out[1][6].ACLR
reset_i => shift_reg_out[1][7].ACLR
reset_i => shift_reg_out[0][0].ACLR
reset_i => shift_reg_out[0][1].ACLR
reset_i => shift_reg_out[0][2].ACLR
reset_i => shift_reg_out[0][3].ACLR
reset_i => shift_reg_out[0][4].ACLR
reset_i => shift_reg_out[0][5].ACLR
reset_i => shift_reg_out[0][6].ACLR
reset_i => shift_reg_out[0][7].ACLR
read_strb_i => next_tx_start_strb.OUTPUTSELECT
read_strb_i => next_shift_reg_out[1][7].OUTPUTSELECT
read_strb_i => next_shift_reg_out[1][6].OUTPUTSELECT
read_strb_i => next_shift_reg_out[1][5].OUTPUTSELECT
read_strb_i => next_shift_reg_out[1][4].OUTPUTSELECT
read_strb_i => next_shift_reg_out[1][3].OUTPUTSELECT
read_strb_i => next_shift_reg_out[1][2].OUTPUTSELECT
read_strb_i => next_shift_reg_out[1][1].OUTPUTSELECT
read_strb_i => next_shift_reg_out[1][0].OUTPUTSELECT
read_strb_i => next_shift_reg_out[2][7].OUTPUTSELECT
read_strb_i => next_shift_reg_out[2][6].OUTPUTSELECT
read_strb_i => next_shift_reg_out[2][5].OUTPUTSELECT
read_strb_i => next_shift_reg_out[2][4].OUTPUTSELECT
read_strb_i => next_shift_reg_out[2][3].OUTPUTSELECT
read_strb_i => next_shift_reg_out[2][2].OUTPUTSELECT
read_strb_i => next_shift_reg_out[2][1].OUTPUTSELECT
read_strb_i => next_shift_reg_out[2][0].OUTPUTSELECT
read_strb_i => shift_reg_out[0][7].ENA
read_strb_i => shift_reg_out[0][6].ENA
read_strb_i => shift_reg_out[0][5].ENA
read_strb_i => shift_reg_out[0][4].ENA
read_strb_i => shift_reg_out[0][3].ENA
read_strb_i => shift_reg_out[0][2].ENA
read_strb_i => shift_reg_out[0][1].ENA
read_strb_i => shift_reg_out[0][0].ENA
tx_strb_i => shift_logic.IN1
tx_strb_i => counter[1].ENA
tx_strb_i => counter[0].ENA
memory_data_i[0] => shift_reg_out[0][0].DATAIN
memory_data_i[1] => shift_reg_out[0][1].DATAIN
memory_data_i[2] => shift_reg_out[0][2].DATAIN
memory_data_i[3] => shift_reg_out[0][3].DATAIN
memory_data_i[4] => shift_reg_out[0][4].DATAIN
memory_data_i[5] => shift_reg_out[0][5].DATAIN
memory_data_i[6] => shift_reg_out[0][6].DATAIN
memory_data_i[7] => shift_reg_out[0][7].DATAIN
memory_data_i[8] => next_shift_reg_out[1][0].DATAB
memory_data_i[9] => next_shift_reg_out[1][1].DATAB
memory_data_i[10] => next_shift_reg_out[1][2].DATAB
memory_data_i[11] => next_shift_reg_out[1][3].DATAB
memory_data_i[12] => next_shift_reg_out[1][4].DATAB
memory_data_i[13] => next_shift_reg_out[1][5].DATAB
memory_data_i[14] => next_shift_reg_out[1][6].DATAB
memory_data_i[15] => next_shift_reg_out[1][7].DATAB
memory_data_i[16] => next_shift_reg_out[2][0].DATAB
memory_data_i[17] => next_shift_reg_out[2][1].DATAB
memory_data_i[18] => next_shift_reg_out[2][2].DATAB
memory_data_i[19] => next_shift_reg_out[2][7].DATAB
memory_data_i[19] => next_shift_reg_out[2][6].DATAB
memory_data_i[19] => next_shift_reg_out[2][5].DATAB
memory_data_i[19] => next_shift_reg_out[2][4].DATAB
memory_data_i[19] => next_shift_reg_out[2][3].DATAB
UART_data_o[0] <= shift_reg_out[2][0].DB_MAX_OUTPUT_PORT_TYPE
UART_data_o[1] <= shift_reg_out[2][1].DB_MAX_OUTPUT_PORT_TYPE
UART_data_o[2] <= shift_reg_out[2][2].DB_MAX_OUTPUT_PORT_TYPE
UART_data_o[3] <= shift_reg_out[2][3].DB_MAX_OUTPUT_PORT_TYPE
UART_data_o[4] <= shift_reg_out[2][4].DB_MAX_OUTPUT_PORT_TYPE
UART_data_o[5] <= shift_reg_out[2][5].DB_MAX_OUTPUT_PORT_TYPE
UART_data_o[6] <= shift_reg_out[2][6].DB_MAX_OUTPUT_PORT_TYPE
UART_data_o[7] <= shift_reg_out[2][7].DB_MAX_OUTPUT_PORT_TYPE
tx_start_strb_o <= tx_start_strb.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|uart:uart_0
clock_i => uart_tx:uart_tx_0.clock_i
clock_i => uart_rx:uart_rx_0.clock_i
reset_i => uart_tx:uart_tx_0.reset_i
reset_i => uart_rx:uart_rx_0.reset_i
baudrate_adj_i[0] => uart_tx:uart_tx_0.baudrate_adj_i[0]
baudrate_adj_i[0] => uart_rx:uart_rx_0.baudrate_adj_i[0]
baudrate_adj_i[1] => uart_tx:uart_tx_0.baudrate_adj_i[1]
baudrate_adj_i[1] => uart_rx:uart_rx_0.baudrate_adj_i[1]
baudrate_adj_i[2] => uart_tx:uart_tx_0.baudrate_adj_i[2]
baudrate_adj_i[2] => uart_rx:uart_rx_0.baudrate_adj_i[2]
baudrate_adj_i[3] => uart_tx:uart_tx_0.baudrate_adj_i[3]
baudrate_adj_i[3] => uart_rx:uart_rx_0.baudrate_adj_i[3]
baudrate_adj_i[4] => uart_tx:uart_tx_0.baudrate_adj_i[4]
baudrate_adj_i[4] => uart_rx:uart_rx_0.baudrate_adj_i[4]
baudrate_adj_i[5] => uart_tx:uart_tx_0.baudrate_adj_i[5]
baudrate_adj_i[5] => uart_rx:uart_rx_0.baudrate_adj_i[5]
baudrate_adj_i[6] => uart_tx:uart_tx_0.baudrate_adj_i[6]
baudrate_adj_i[6] => uart_rx:uart_rx_0.baudrate_adj_i[6]
baudrate_adj_i[7] => uart_tx:uart_tx_0.baudrate_adj_i[7]
baudrate_adj_i[7] => uart_rx:uart_rx_0.baudrate_adj_i[7]
baudrate_adj_i[8] => uart_tx:uart_tx_0.baudrate_adj_i[8]
baudrate_adj_i[8] => uart_rx:uart_rx_0.baudrate_adj_i[8]
tx_start_strb_i => uart_tx:uart_tx_0.tx_start_strb_i
tx_data_i[0] => uart_tx:uart_tx_0.data_i[0]
tx_data_i[1] => uart_tx:uart_tx_0.data_i[1]
tx_data_i[2] => uart_tx:uart_tx_0.data_i[2]
tx_data_i[3] => uart_tx:uart_tx_0.data_i[3]
tx_data_i[4] => uart_tx:uart_tx_0.data_i[4]
tx_data_i[5] => uart_tx:uart_tx_0.data_i[5]
tx_data_i[6] => uart_tx:uart_tx_0.data_i[6]
tx_data_i[7] => uart_tx:uart_tx_0.data_i[7]
tx_strb_o <= uart_tx:uart_tx_0.tx_strb_o
tx_o <= uart_tx:uart_tx_0.tx_o
rx_i => uart_rx:uart_rx_0.rx_i
rx_data_strb_o <= uart_rx:uart_rx_0.data_valid_strb_o
rx_data_o[0] <= uart_rx:uart_rx_0.data_o[0]
rx_data_o[1] <= uart_rx:uart_rx_0.data_o[1]
rx_data_o[2] <= uart_rx:uart_rx_0.data_o[2]
rx_data_o[3] <= uart_rx:uart_rx_0.data_o[3]
rx_data_o[4] <= uart_rx:uart_rx_0.data_o[4]
rx_data_o[5] <= uart_rx:uart_rx_0.data_o[5]
rx_data_o[6] <= uart_rx:uart_rx_0.data_o[6]
rx_data_o[7] <= uart_rx:uart_rx_0.data_o[7]


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|uart:uart_0|uart_tx:uart_tx_0
clock_i => tx_strb.CLK
clock_i => baud_counter_value[0].CLK
clock_i => baud_counter_value[1].CLK
clock_i => baud_counter_value[2].CLK
clock_i => baud_counter_value[3].CLK
clock_i => baud_counter_value[4].CLK
clock_i => baud_counter_value[5].CLK
clock_i => baud_counter_value[6].CLK
clock_i => baud_counter_value[7].CLK
clock_i => baud_counter_value[8].CLK
clock_i => transmit_counter_value[0].CLK
clock_i => transmit_counter_value[1].CLK
clock_i => transmit_counter_value[2].CLK
clock_i => tx_state~1.DATAIN
reset_i => tx_strb.ACLR
reset_i => baud_counter_value[0].ACLR
reset_i => baud_counter_value[1].ACLR
reset_i => baud_counter_value[2].ACLR
reset_i => baud_counter_value[3].ACLR
reset_i => baud_counter_value[4].ACLR
reset_i => baud_counter_value[5].ACLR
reset_i => baud_counter_value[6].ACLR
reset_i => baud_counter_value[7].ACLR
reset_i => baud_counter_value[8].ACLR
reset_i => transmit_counter_value[0].ACLR
reset_i => transmit_counter_value[1].ACLR
reset_i => transmit_counter_value[2].ACLR
reset_i => tx_state~3.DATAIN
baudrate_adj_i[0] => LessThan0.IN9
baudrate_adj_i[0] => Equal0.IN8
baudrate_adj_i[1] => LessThan0.IN8
baudrate_adj_i[1] => Equal0.IN7
baudrate_adj_i[2] => LessThan0.IN7
baudrate_adj_i[2] => Equal0.IN6
baudrate_adj_i[3] => LessThan0.IN6
baudrate_adj_i[3] => Equal0.IN5
baudrate_adj_i[4] => LessThan0.IN5
baudrate_adj_i[4] => Equal0.IN4
baudrate_adj_i[5] => LessThan0.IN4
baudrate_adj_i[5] => Equal0.IN3
baudrate_adj_i[6] => LessThan0.IN3
baudrate_adj_i[6] => Equal0.IN2
baudrate_adj_i[7] => LessThan0.IN2
baudrate_adj_i[7] => Equal0.IN1
baudrate_adj_i[8] => LessThan0.IN1
baudrate_adj_i[8] => Equal0.IN0
tx_start_strb_i => next_tx_state.OUTPUTSELECT
tx_start_strb_i => next_tx_state.OUTPUTSELECT
tx_start_strb_i => next_tx_state.OUTPUTSELECT
tx_start_strb_i => next_tx_state.OUTPUTSELECT
tx_start_strb_i => next_tx_state.OUTPUTSELECT
tx_start_strb_i => next_tx_state.DATAB
tx_start_strb_i => next_tx_state.DATAB
data_i[0] => Mux0.IN7
data_i[1] => Mux0.IN6
data_i[2] => Mux0.IN5
data_i[3] => Mux0.IN4
data_i[4] => Mux0.IN3
data_i[5] => Mux0.IN2
data_i[6] => Mux0.IN1
data_i[7] => Mux0.IN0
tx_strb_o <= tx_strb.DB_MAX_OUTPUT_PORT_TYPE
tx_o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|tbs_core_pwm_board|tbs_core_pwm:tbs_core_0|uart:uart_0|uart_rx:uart_rx_0
clock_i => data_valid_strb.CLK
clock_i => received_data[0].CLK
clock_i => received_data[1].CLK
clock_i => received_data[2].CLK
clock_i => received_data[3].CLK
clock_i => received_data[4].CLK
clock_i => received_data[5].CLK
clock_i => received_data[6].CLK
clock_i => received_data[7].CLK
clock_i => baud_counter_value[0].CLK
clock_i => baud_counter_value[1].CLK
clock_i => baud_counter_value[2].CLK
clock_i => baud_counter_value[3].CLK
clock_i => baud_counter_value[4].CLK
clock_i => baud_counter_value[5].CLK
clock_i => baud_counter_value[6].CLK
clock_i => baud_counter_value[7].CLK
clock_i => baud_counter_value[8].CLK
clock_i => receive_counter_value[0].CLK
clock_i => receive_counter_value[1].CLK
clock_i => receive_counter_value[2].CLK
clock_i => rx_state~1.DATAIN
reset_i => data_valid_strb.ACLR
reset_i => received_data[0].ACLR
reset_i => received_data[1].ACLR
reset_i => received_data[2].ACLR
reset_i => received_data[3].ACLR
reset_i => received_data[4].ACLR
reset_i => received_data[5].ACLR
reset_i => received_data[6].ACLR
reset_i => received_data[7].ACLR
reset_i => baud_counter_value[0].ACLR
reset_i => baud_counter_value[1].ACLR
reset_i => baud_counter_value[2].ACLR
reset_i => baud_counter_value[3].ACLR
reset_i => baud_counter_value[4].ACLR
reset_i => baud_counter_value[5].ACLR
reset_i => baud_counter_value[6].ACLR
reset_i => baud_counter_value[7].ACLR
reset_i => baud_counter_value[8].ACLR
reset_i => receive_counter_value[0].ACLR
reset_i => receive_counter_value[1].ACLR
reset_i => receive_counter_value[2].ACLR
reset_i => rx_state~3.DATAIN
baudrate_adj_i[0] => Equal0.IN8
baudrate_adj_i[0] => LessThan0.IN9
baudrate_adj_i[1] => Equal0.IN7
baudrate_adj_i[1] => LessThan0.IN8
baudrate_adj_i[1] => Equal1.IN8
baudrate_adj_i[2] => Equal0.IN6
baudrate_adj_i[2] => LessThan0.IN7
baudrate_adj_i[2] => Equal1.IN7
baudrate_adj_i[3] => Equal0.IN5
baudrate_adj_i[3] => LessThan0.IN6
baudrate_adj_i[3] => Equal1.IN6
baudrate_adj_i[4] => Equal0.IN4
baudrate_adj_i[4] => LessThan0.IN5
baudrate_adj_i[4] => Equal1.IN5
baudrate_adj_i[5] => Equal0.IN3
baudrate_adj_i[5] => LessThan0.IN4
baudrate_adj_i[5] => Equal1.IN4
baudrate_adj_i[6] => Equal0.IN2
baudrate_adj_i[6] => LessThan0.IN3
baudrate_adj_i[6] => Equal1.IN3
baudrate_adj_i[7] => Equal0.IN1
baudrate_adj_i[7] => LessThan0.IN2
baudrate_adj_i[7] => Equal1.IN2
baudrate_adj_i[8] => Equal0.IN0
baudrate_adj_i[8] => LessThan0.IN1
baudrate_adj_i[8] => Equal1.IN1
rx_i => next_received_data.DATAB
rx_i => next_received_data.DATAB
rx_i => next_received_data.DATAB
rx_i => next_received_data.DATAB
rx_i => next_received_data.DATAB
rx_i => next_received_data.DATAB
rx_i => next_received_data.DATAB
rx_i => next_received_data.DATAB
rx_i => next_rx_state.OUTPUTSELECT
rx_i => next_rx_state.OUTPUTSELECT
rx_i => next_rx_state.OUTPUTSELECT
rx_i => next_rx_state.OUTPUTSELECT
data_o[0] <= received_data[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= received_data[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= received_data[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= received_data[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= received_data[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= received_data[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= received_data[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= received_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_valid_strb_o <= data_valid_strb.DB_MAX_OUTPUT_PORT_TYPE


