// Seed: 4150972577
module module_0 (
    input id_0
    , id_4,
    input logic id_1,
    input id_2,
    output id_3
);
  logic id_5;
  assign id_5 = 1 ? id_5 : id_4;
  always @(posedge id_2) begin
    id_3 = 1;
  end
  logic id_6;
endmodule
