Analysis & Synthesis report for arithmetic_processor
Thu May 14 16:35:04 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|altsyncram_s0a2:altsyncram1
 16. Source assignments for Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated|altsyncram_nca2:altsyncram1
 17. Parameter Settings for User Entity Instance: Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "Datapath:inst|Multiplier:Multiplier|ALU:Subtractor"
 21. Port Connectivity Checks: "Datapath:inst|Multiplier:Multiplier|ALU:Adder"
 22. In-System Memory Content Editor Settings
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 14 16:35:03 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; arithmetic_processor                            ;
; Top-level Entity Name              ; CPU                                             ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,504                                           ;
;     Total combinational functions  ; 1,475                                           ;
;     Dedicated logic registers      ; 457                                             ;
; Total registers                    ; 457                                             ;
; Total pins                         ; 151                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 32,768                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+--------------------+----------------------+
; Option                                                                     ; Setting            ; Default Value        ;
+----------------------------------------------------------------------------+--------------------+----------------------+
; Device                                                                     ; EP2C70F896C6       ;                      ;
; Top-level entity name                                                      ; CPU                ; arithmetic_processor ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX        ;
; Use smart compilation                                                      ; Off                ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                   ;
; Enable compact report table                                                ; Off                ; Off                  ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                 ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                  ;
; Preserve fewer node names                                                  ; On                 ; On                   ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                  ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001         ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993            ;
; State Machine Processing                                                   ; Auto               ; Auto                 ;
; Safe State Machine                                                         ; Off                ; Off                  ;
; Extract Verilog State Machines                                             ; On                 ; On                   ;
; Extract VHDL State Machines                                                ; On                 ; On                   ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                  ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                 ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                   ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                   ;
; Parallel Synthesis                                                         ; On                 ; On                   ;
; DSP Block Balancing                                                        ; Auto               ; Auto                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                   ;
; Power-Up Don't Care                                                        ; On                 ; On                   ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                  ;
; Remove Duplicate Registers                                                 ; On                 ; On                   ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                  ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                  ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                  ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                  ;
; Ignore SOFT Buffers                                                        ; On                 ; On                   ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                  ;
; Optimization Technique                                                     ; Balanced           ; Balanced             ;
; Carry Chain Length                                                         ; 70                 ; 70                   ;
; Auto Carry Chains                                                          ; On                 ; On                   ;
; Auto Open-Drain Pins                                                       ; On                 ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                  ;
; Auto ROM Replacement                                                       ; On                 ; On                   ;
; Auto RAM Replacement                                                       ; On                 ; On                   ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                 ;
; Auto Clock Enable Replacement                                              ; On                 ; On                   ;
; Strict RAM Replacement                                                     ; Off                ; Off                  ;
; Allow Synchronous Control Signals                                          ; On                 ; On                   ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                  ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                  ;
; Auto Resource Sharing                                                      ; Off                ; Off                  ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                  ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                  ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                   ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                  ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                  ;
; Report Parameter Settings                                                  ; On                 ; On                   ;
; Report Source Assignments                                                  ; On                 ; On                   ;
; Report Connectivity Checks                                                 ; On                 ; On                   ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                  ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                    ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation   ;
; HDL message level                                                          ; Level2             ; Level2               ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                  ;
; Clock MUX Protection                                                       ; On                 ; On                   ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                  ;
; Block Design Naming                                                        ; Auto               ; Auto                 ;
; SDC constraint protection                                                  ; Off                ; Off                  ;
; Synthesis Effort                                                           ; Auto               ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                   ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                  ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium               ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                 ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                   ;
; Synthesis Seed                                                             ; 1                  ; 1                    ;
+----------------------------------------------------------------------------+--------------------+----------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                              ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; data.mif                         ; yes             ; User Memory Initialization File    ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/data.mif               ;         ;
; instructions.mif                 ; yes             ; User Memory Initialization File    ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/instructions.mif       ;         ;
; Multiplier.v                     ; yes             ; User Verilog HDL File              ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Multiplier.v           ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File              ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ALU.v                  ;         ;
; ap_function.v                    ; yes             ; User Verilog HDL File              ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v          ;         ;
; MUX4TO1.v                        ; yes             ; User Verilog HDL File              ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX4TO1.v              ;         ;
; Datapath.bdf                     ; yes             ; User Block Diagram/Schematic File  ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf           ;         ;
; SHIFTREG8.v                      ; yes             ; User Verilog HDL File              ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREG8.v            ;         ;
; MUX2TO1.v                        ; yes             ; User Verilog HDL File              ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1.v              ;         ;
; DFF1.v                           ; yes             ; User Verilog HDL File              ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DFF1.v                 ;         ;
; ControlUnit.v                    ; yes             ; User Verilog HDL File              ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.v          ;         ;
; MUX2TO1_8BIT.v                   ; yes             ; User Verilog HDL File              ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1_8BIT.v         ;         ;
; RegisterFile8x8.v                ; yes             ; User Verilog HDL File              ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/RegisterFile8x8.v      ;         ;
; INSTMEM.v                        ; yes             ; User Wizard-Generated File         ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v              ;         ;
; DATAMEM.v                        ; yes             ; User Wizard-Generated File         ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v              ;         ;
; SIGNEXT6T08.v                    ; yes             ; User Verilog HDL File              ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SIGNEXT6T08.v          ;         ;
; SIGNEXT8T016.v                   ; yes             ; User Verilog HDL File              ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SIGNEXT8T016.v         ;         ;
; PLUS1_ADDER.v                    ; yes             ; User Verilog HDL File              ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/PLUS1_ADDER.v          ;         ;
; MUX2TO1_3BIT.v                   ; yes             ; User Verilog HDL File              ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1_3BIT.v         ;         ;
; MUX2TO1_16BIT.v                  ; yes             ; User Verilog HDL File              ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1_16BIT.v        ;         ;
; ROUTER.v                         ; yes             ; User Verilog HDL File              ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ROUTER.v               ;         ;
; PCREG.v                          ; yes             ; User Verilog HDL File              ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/PCREG.v                ;         ;
; CONCANITATING.v                  ; yes             ; User Verilog HDL File              ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CONCANITATING.v        ;         ;
; DFF2.v                           ; yes             ; User Verilog HDL File              ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DFF2.v                 ;         ;
; CPU.bdf                          ; yes             ; User Block Diagram/Schematic File  ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf                ;         ;
; Front_Panel.v                    ; yes             ; User Verilog HDL File              ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Front_Panel.v          ;         ;
; REG16.v                          ; yes             ; User Verilog HDL File              ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/REG16.v                ;         ;
; MUX4TO1_10BIT_PC.v               ; yes             ; User Verilog HDL File              ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX4TO1_10BIT_PC.v     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                          ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                              ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                            ;         ;
; db/altsyncram_9ma1.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_9ma1.tdf ;         ;
; db/altsyncram_s0a2.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_s0a2.tdf ;         ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                     ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                          ;         ;
; db/altsyncram_3se1.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_3se1.tdf ;         ;
; db/altsyncram_nca2.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_nca2.tdf ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                                             ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                        ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimated Total logic elements              ; 1,504                 ;
;                                             ;                       ;
; Total combinational functions               ; 1475                  ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 743                   ;
;     -- 3 input functions                    ; 413                   ;
;     -- <=2 input functions                  ; 319                   ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 1228                  ;
;     -- arithmetic mode                      ; 247                   ;
;                                             ;                       ;
; Total registers                             ; 457                   ;
;     -- Dedicated logic registers            ; 457                   ;
;     -- I/O registers                        ; 0                     ;
;                                             ;                       ;
; I/O pins                                    ; 151                   ;
; Total memory bits                           ; 32768                 ;
; Embedded Multiplier 9-bit elements          ; 0                     ;
; Maximum fan-out node                        ; Front_Panel:inst2|CLK ;
; Maximum fan-out                             ; 301                   ;
; Total fan-out                               ; 7167                  ;
; Average fan-out                             ; 3.38                  ;
+---------------------------------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                          ; Library Name ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CPU                                                                   ; 1475 (1)          ; 457 (0)      ; 32768       ; 0            ; 0       ; 0         ; 151  ; 0            ; |CPU                                                                                                                                                                         ; work         ;
;    |ControlUnit:inst3|                                                 ; 654 (654)         ; 132 (132)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ControlUnit:inst3                                                                                                                                                       ; work         ;
;    |Datapath:inst|                                                     ; 659 (0)           ; 228 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst                                                                                                                                                           ; work         ;
;       |DATAMEM:inst5|                                                  ; 77 (0)            ; 46 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|DATAMEM:inst5                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 77 (0)            ; 46 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_3se1:auto_generated|                           ; 77 (0)            ; 46 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated                                                                              ; work         ;
;                |altsyncram_nca2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated|altsyncram_nca2:altsyncram1                                                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 77 (52)           ; 46 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 25 (25)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;       |DFF1:REG_Qm1|                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|DFF1:REG_Qm1                                                                                                                                              ; work         ;
;       |INSTMEM:inst4|                                                  ; 79 (0)            ; 46 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|INSTMEM:inst4                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 79 (0)            ; 46 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_9ma1:auto_generated|                           ; 79 (0)            ; 46 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated                                                                              ; work         ;
;                |altsyncram_s0a2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|altsyncram_s0a2:altsyncram1                                                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 79 (53)           ; 46 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 26 (26)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;       |MUX2TO1_16BIT:inst11|                                           ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|MUX2TO1_16BIT:inst11                                                                                                                                      ; work         ;
;       |MUX2TO1_3BIT:MUX_TYPE_SEL|                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|MUX2TO1_3BIT:MUX_TYPE_SEL                                                                                                                                 ; work         ;
;       |MUX2TO1_8BIT:MULT_SEL_A|                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|MUX2TO1_8BIT:MULT_SEL_A                                                                                                                                   ; work         ;
;       |MUX4TO1:MUX_A|                                                  ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|MUX4TO1:MUX_A                                                                                                                                             ; work         ;
;       |MUX4TO1:MUX_B|                                                  ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|MUX4TO1:MUX_B                                                                                                                                             ; work         ;
;       |MUX4TO1:MUX_D|                                                  ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|MUX4TO1:MUX_D                                                                                                                                             ; work         ;
;       |MUX4TO1_10BIT_PC:inst13|                                        ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|MUX4TO1_10BIT_PC:inst13                                                                                                                                   ; work         ;
;       |Multiplier:Multiplier|                                          ; 52 (36)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|Multiplier:Multiplier                                                                                                                                     ; work         ;
;          |ALU:Adder|                                                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|Multiplier:Multiplier|ALU:Adder                                                                                                                           ; work         ;
;          |ALU:Subtractor|                                              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|Multiplier:Multiplier|ALU:Subtractor                                                                                                                      ; work         ;
;       |PCREG:REG_PC|                                                   ; 11 (11)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|PCREG:REG_PC                                                                                                                                              ; work         ;
;       |PLUS1_ADDER:PLUS1_ADDER3|                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|PLUS1_ADDER:PLUS1_ADDER3                                                                                                                                  ; work         ;
;       |PLUS1_ADDER:PLUS1_ADDER|                                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|PLUS1_ADDER:PLUS1_ADDER                                                                                                                                   ; work         ;
;       |REG16:inst7|                                                    ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|REG16:inst7                                                                                                                                               ; work         ;
;       |RegisterFile8x8:RF|                                             ; 160 (160)         ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|RegisterFile8x8:RF                                                                                                                                        ; work         ;
;       |SHIFTREG8:REG_A|                                                ; 12 (12)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|SHIFTREG8:REG_A                                                                                                                                           ; work         ;
;       |SHIFTREG8:REG_Q|                                                ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|SHIFTREG8:REG_Q                                                                                                                                           ; work         ;
;       |ap_function:ALU|                                                ; 111 (111)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Datapath:inst|ap_function:ALU                                                                                                                                           ; work         ;
;    |Front_Panel:inst2|                                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Front_Panel:inst2                                                                                                                                                       ; work         ;
;    |sld_hub:auto_hub|                                                  ; 159 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|sld_hub:auto_hub                                                                                                                                                        ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                   ; 158 (120)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                           ; work         ;
;          |sld_rom_sr:hub_info_reg|                                     ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                   ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                   ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                 ; work         ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------------+
; Name                                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF              ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------------+
; Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated|altsyncram_nca2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; data.mif         ;
; Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|altsyncram_s0a2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; instructions.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+----------------------------------+----------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------+----------------------------------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |CPU|Datapath:inst|INSTMEM:inst4 ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |CPU|Datapath:inst|DATAMEM:inst5 ; D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                              ;
+----------------------------------------------------+------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                ; Free of Timing Hazards ;
+----------------------------------------------------+------------------------------------+------------------------+
; Datapath:inst|ap_function:ALU|carry[6]             ; Datapath:inst|ap_function:ALU|Mux1 ; yes                    ;
; Datapath:inst|ap_function:ALU|carry[5]             ; Datapath:inst|ap_function:ALU|Mux1 ; yes                    ;
; Datapath:inst|ap_function:ALU|carry[4]             ; Datapath:inst|ap_function:ALU|Mux1 ; yes                    ;
; Datapath:inst|ap_function:ALU|carry[3]             ; Datapath:inst|ap_function:ALU|Mux1 ; yes                    ;
; Datapath:inst|ap_function:ALU|carry[2]             ; Datapath:inst|ap_function:ALU|Mux1 ; yes                    ;
; Datapath:inst|ap_function:ALU|carry[1]             ; Datapath:inst|ap_function:ALU|Mux1 ; yes                    ;
; Datapath:inst|ap_function:ALU|carry[0]             ; Datapath:inst|ap_function:ALU|Mux1 ; yes                    ;
; Front_Panel:inst2|CLK                              ; RUN                                ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                                    ;                        ;
+----------------------------------------------------+------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+------------------------------------------------+------------------------------------------------------+
; Register name                                  ; Reason for Removal                                   ;
+------------------------------------------------+------------------------------------------------------+
; Datapath:inst|DFF2:inst3|Q[0,1]                ; Stuck at GND due to stuck port data_in               ;
; Datapath:inst|Multiplier:Multiplier|A[7]       ; Merged with Datapath:inst|Multiplier:Multiplier|A[6] ;
; ControlUnit:inst3|temp_Z[1..9,11..31]          ; Merged with ControlUnit:inst3|temp_Z[10]             ;
; ControlUnit:inst3|mult_available[1..9,11..31]  ; Merged with ControlUnit:inst3|mult_available[10]     ;
; ControlUnit:inst3|shift_available[1..9,11..31] ; Merged with ControlUnit:inst3|shift_available[10]    ;
; ControlUnit:inst3|available[1..9,11..31]       ; Merged with ControlUnit:inst3|available[10]          ;
; ControlUnit:inst3|fetch[1..9,11..31]           ; Merged with ControlUnit:inst3|fetch[10]              ;
; ControlUnit:inst3|temp_Z[10]                   ; Stuck at GND due to stuck port data_in               ;
; ControlUnit:inst3|shift_available[10]          ; Stuck at GND due to stuck port data_in               ;
; ControlUnit:inst3|mult_available[10]           ; Stuck at GND due to stuck port data_in               ;
; ControlUnit:inst3|available[10]                ; Stuck at GND due to stuck port data_in               ;
; ControlUnit:inst3|fetch[10]                    ; Stuck at GND due to stuck port data_in               ;
; Total Number of Removed Registers = 158        ;                                                      ;
+------------------------------------------------+------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 457   ;
; Number of registers using Synchronous Clear  ; 61    ;
; Number of registers using Synchronous Load   ; 47    ;
; Number of registers using Asynchronous Clear ; 87    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 270   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; ControlUnit:inst3|RST                                                        ; 55      ;
; ControlUnit:inst3|fetch[0]                                                   ; 39      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 5                                       ;         ;
+------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |CPU|Datapath:inst|PCREG:REG_PC|Address[3]                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CPU|Datapath:inst|REG16:inst7|Q[8]                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CPU|ControlUnit:inst3|mult_available[0]                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CPU|Datapath:inst|Multiplier:Multiplier|M[0]                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CPU|Datapath:inst|Multiplier:Multiplier|Count[0]                                                                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |CPU|Datapath:inst|Multiplier:Multiplier|Q[6]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CPU|Datapath:inst|RegisterFile8x8:RF|reg7[6]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CPU|Datapath:inst|RegisterFile8x8:RF|reg6[7]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CPU|Datapath:inst|RegisterFile8x8:RF|reg5[2]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CPU|Datapath:inst|RegisterFile8x8:RF|reg4[4]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CPU|Datapath:inst|RegisterFile8x8:RF|reg3[1]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CPU|Datapath:inst|RegisterFile8x8:RF|reg2[0]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CPU|Datapath:inst|RegisterFile8x8:RF|reg1[2]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CPU|Datapath:inst|RegisterFile8x8:RF|reg0[2]                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU|ControlUnit:inst3|MultCount[0]                                                                                                                                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |CPU|Datapath:inst|SHIFTREG8:REG_A|Q[2]                                                                                                                                                      ;
; 15:1               ; 32 bits   ; 320 LEs       ; 32 LEs               ; 288 LEs                ; Yes        ; |CPU|ControlUnit:inst3|ShiftCount[23]                                                                                                                                                        ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |CPU|Datapath:inst|Multiplier:Multiplier|A[5]                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |CPU|Datapath:inst|SHIFTREG8:REG_Q|Q[7]                                                                                                                                                      ;
; 17:1               ; 2 bits    ; 22 LEs        ; 2 LEs                ; 20 LEs                 ; Yes        ; |CPU|ControlUnit:inst3|shift_available[0]                                                                                                                                                    ;
; 24:1               ; 4 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; Yes        ; |CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |CPU|ControlUnit:inst3|MULT_EN                                                                                                                                                               ;
; 15:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; Yes        ; |CPU|ControlUnit:inst3|available[0]                                                                                                                                                          ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; Yes        ; |CPU|ControlUnit:inst3|A_SEL[1]                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CPU|Datapath:inst|MUX4TO1:MUX_A|Mux4                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPU|Datapath:inst|MUX4TO1:MUX_B|Mux0                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CPU|Datapath:inst|MUX4TO1:MUX_B|Mux5                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |CPU|Datapath:inst|MUX2TO1_16BIT:inst11|Output[6]                                                                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |CPU|Datapath:inst|MUX2TO1_16BIT:inst11|Output[13]                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CPU|Datapath:inst|MUX4TO1:MUX_D|Mux5                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CPU|Datapath:inst|MUX4TO1_10BIT_PC:inst13|Mux8                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPU|ControlUnit:inst3|SR_SEL                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |CPU|ControlUnit:inst3|fetch                                                                                                                                                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |CPU|Datapath:inst|RegisterFile8x8:RF|Read_DataA[3]                                                                                                                                          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |CPU|Datapath:inst|RegisterFile8x8:RF|Read_DataB[5]                                                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |CPU|Datapath:inst|ap_function:ALU|Mux7                                                                                                                                                      ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; |CPU|Datapath:inst|ap_function:ALU|Mux13                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPU|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CPU|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |CPU|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |CPU|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |CPU|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |CPU|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                      ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |CPU|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                      ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |CPU|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                               ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |CPU|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                        ;
; 28:1               ; 4 bits    ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |CPU|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|altsyncram_s0a2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated|altsyncram_nca2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 16                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; instructions.mif     ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_9ma1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 16                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; data.mif             ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_3se1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 2                                                           ;
; Entity Instance                           ; Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                 ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
+-------------------------------------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:inst|Multiplier:Multiplier|ALU:Subtractor" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:inst|Multiplier:Multiplier|ALU:Adder" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                               ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                         ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; 0              ; ROM1        ; 16    ; 1024  ; Read/Write ; Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated ;
; 1              ; ram1        ; 16    ; 1024  ; Read/Write ; Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:07     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 14 16:34:51 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off arithmetic_processor -c arithmetic_processor
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file multiplier.v
    Info (12023): Found entity 1: Multiplier
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file ap_function.v
    Info (12023): Found entity 1: ap_function
Info (12021): Found 1 design units, including 1 entities, in source file dff8.v
    Info (12023): Found entity 1: DFF8
Info (12021): Found 1 design units, including 1 entities, in source file mux4to1.v
    Info (12023): Found entity 1: MUX4TO1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.bdf
    Info (12023): Found entity 1: Datapath
Info (12021): Found 1 design units, including 1 entities, in source file shiftreg8.v
    Info (12023): Found entity 1: SHIFTREG8
Info (12021): Found 1 design units, including 1 entities, in source file shiftregs.bdf
    Info (12023): Found entity 1: SHIFTREGS
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v
    Info (12023): Found entity 1: MUX2TO1
Info (12021): Found 1 design units, including 1 entities, in source file dff1.v
    Info (12023): Found entity 1: DFF1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.v
    Info (12023): Found entity 1: ControlUnit
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_8bit.v
    Info (12023): Found entity 1: MUX2TO1_8BIT
Info (12021): Found 1 design units, including 1 entities, in source file registerfile8x8.v
    Info (12023): Found entity 1: RegisterFile8x8
Info (12021): Found 1 design units, including 1 entities, in source file instmem.v
    Info (12023): Found entity 1: INSTMEM
Info (12021): Found 1 design units, including 1 entities, in source file datamem.v
    Info (12023): Found entity 1: DATAMEM
Info (12021): Found 1 design units, including 1 entities, in source file signext6t08.v
    Info (12023): Found entity 1: SIGNEXT6T08
Info (12021): Found 1 design units, including 1 entities, in source file signext8t016.v
    Info (12023): Found entity 1: SIGNEXT8T016
Info (12021): Found 1 design units, including 1 entities, in source file plus1_adder.v
    Info (12023): Found entity 1: PLUS1_ADDER
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_3bit.v
    Info (12023): Found entity 1: MUX2TO1_3BIT
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_16bit.v
    Info (12023): Found entity 1: MUX2TO1_16BIT
Info (12021): Found 1 design units, including 1 entities, in source file router.v
    Info (12023): Found entity 1: ROUTER
Info (12021): Found 1 design units, including 1 entities, in source file pcreg.v
    Info (12023): Found entity 1: PCREG
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_10bit.v
    Info (12023): Found entity 1: MUX2TO1_10BIT
Info (12021): Found 1 design units, including 1 entities, in source file signext8t010.v
    Info (12023): Found entity 1: SIGNEXT8T010
Info (12021): Found 1 design units, including 1 entities, in source file mux4to1_10bit.v
    Info (12023): Found entity 1: MUX4TO1_10BIT
Info (12021): Found 1 design units, including 1 entities, in source file tst.bdf
    Info (12023): Found entity 1: tst
Info (12021): Found 1 design units, including 1 entities, in source file concanitating.v
    Info (12023): Found entity 1: CONCANITATING
Warning (12090): Entity "DFF2" obtained from "DFF2.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file dff2.v
    Info (12023): Found entity 1: DFF2
Info (12021): Found 1 design units, including 1 entities, in source file cpu.bdf
    Info (12023): Found entity 1: CPU
Info (12021): Found 1 design units, including 1 entities, in source file front_panel.v
    Info (12023): Found entity 1: Front_Panel
Info (12021): Found 1 design units, including 1 entities, in source file reg16.v
    Info (12023): Found entity 1: REG16
Info (12021): Found 1 design units, including 1 entities, in source file mux4to1_10bit_pc.v
    Info (12023): Found entity 1: MUX4TO1_10BIT_PC
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Info (12128): Elaborating entity "Datapath" for hierarchy "Datapath:inst"
Info (12128): Elaborating entity "DFF1" for hierarchy "Datapath:inst|DFF1:REG_Qm1"
Info (12128): Elaborating entity "SHIFTREG8" for hierarchy "Datapath:inst|SHIFTREG8:REG_Q"
Info (12128): Elaborating entity "MUX2TO1" for hierarchy "Datapath:inst|MUX2TO1:MUX_S"
Info (12128): Elaborating entity "MUX2TO1_8BIT" for hierarchy "Datapath:inst|MUX2TO1_8BIT:MULT_SEL_A"
Info (12128): Elaborating entity "ap_function" for hierarchy "Datapath:inst|ap_function:ALU"
Warning (10230): Verilog HDL assignment warning at ap_function.v(11): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ap_function.v(12): truncated value with size 32 to match size of target (8)
Warning (10240): Verilog HDL Always Construct warning at ap_function.v(11): inferring latch(es) for variable "carry", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "carry[0]" at ap_function.v(11)
Info (10041): Inferred latch for "carry[1]" at ap_function.v(11)
Info (10041): Inferred latch for "carry[2]" at ap_function.v(11)
Info (10041): Inferred latch for "carry[3]" at ap_function.v(11)
Info (10041): Inferred latch for "carry[4]" at ap_function.v(11)
Info (10041): Inferred latch for "carry[5]" at ap_function.v(11)
Info (10041): Inferred latch for "carry[6]" at ap_function.v(11)
Info (12128): Elaborating entity "MUX4TO1" for hierarchy "Datapath:inst|MUX4TO1:MUX_A"
Info (12128): Elaborating entity "PCREG" for hierarchy "Datapath:inst|PCREG:REG_PC"
Warning (10230): Verilog HDL assignment warning at PCREG.v(14): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "MUX4TO1_10BIT_PC" for hierarchy "Datapath:inst|MUX4TO1_10BIT_PC:inst13"
Warning (10230): Verilog HDL assignment warning at MUX4TO1_10BIT_PC.v(10): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "REG16" for hierarchy "Datapath:inst|REG16:inst7"
Info (12128): Elaborating entity "INSTMEM" for hierarchy "Datapath:inst|INSTMEM:inst4"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "instructions.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ma1.tdf
    Info (12023): Found entity 1: altsyncram_9ma1
Info (12128): Elaborating entity "altsyncram_9ma1" for hierarchy "Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0a2.tdf
    Info (12023): Found entity 1: altsyncram_s0a2
Info (12128): Elaborating entity "altsyncram_s0a2" for hierarchy "Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|altsyncram_s0a2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380928817"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "CONCANITATING" for hierarchy "Datapath:inst|CONCANITATING:inst1"
Info (12128): Elaborating entity "RegisterFile8x8" for hierarchy "Datapath:inst|RegisterFile8x8:RF"
Warning (10230): Verilog HDL assignment warning at RegisterFile8x8.v(14): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at RegisterFile8x8.v(23): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "PLUS1_ADDER" for hierarchy "Datapath:inst|PLUS1_ADDER:PLUS1_ADDER3"
Warning (10230): Verilog HDL assignment warning at PLUS1_ADDER.v(12): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "MUX2TO1_3BIT" for hierarchy "Datapath:inst|MUX2TO1_3BIT:MUX_TYPE_SEL"
Info (12128): Elaborating entity "DATAMEM" for hierarchy "Datapath:inst|DATAMEM:inst5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3se1.tdf
    Info (12023): Found entity 1: altsyncram_3se1
Info (12128): Elaborating entity "altsyncram_3se1" for hierarchy "Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nca2.tdf
    Info (12023): Found entity 1: altsyncram_nca2
Info (12128): Elaborating entity "altsyncram_nca2" for hierarchy "Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated|altsyncram_nca2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_3se1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987569"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "DFF2" for hierarchy "Datapath:inst|DFF2:inst3"
Info (12128): Elaborating entity "MUX2TO1_16BIT" for hierarchy "Datapath:inst|MUX2TO1_16BIT:inst11"
Info (12128): Elaborating entity "SIGNEXT8T016" for hierarchy "Datapath:inst|SIGNEXT8T016:inst6"
Info (12128): Elaborating entity "ROUTER" for hierarchy "Datapath:inst|ROUTER:ROUTER_LOGIC"
Info (12128): Elaborating entity "SIGNEXT6T08" for hierarchy "Datapath:inst|SIGNEXT6T08:SIGN_EXT_I_TYPE"
Info (12128): Elaborating entity "Multiplier" for hierarchy "Datapath:inst|Multiplier:Multiplier"
Info (10264): Verilog HDL Case Statement information at Multiplier.v(30): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "ALU" for hierarchy "Datapath:inst|Multiplier:Multiplier|ALU:Adder"
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:inst3"
Warning (10230): Verilog HDL assignment warning at ControlUnit.v(95): truncated value with size 32 to match size of target (4)
Warning (10762): Verilog HDL Case Statement warning at ControlUnit.v(101): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at ControlUnit.v(206): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at ControlUnit.v(279): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at ControlUnit.v(337): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at ControlUnit.v(471): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at ControlUnit.v(605): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at ControlUnit.v(664): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at ControlUnit.v(730): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at ControlUnit.v(796): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at ControlUnit.v(856): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at ControlUnit.v(916): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at ControlUnit.v(978): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at ControlUnit.v(1063): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at ControlUnit.v(1110): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at ControlUnit.v(1157): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at ControlUnit.v(1250): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at ControlUnit.v(1321): can't check case statement for completeness because the case expression has too many possible states
Warning (10034): Output port "DATA_MEM_SEL" at ControlUnit.v(30) has no driver
Warning (10034): Output port "Cin" at ControlUnit.v(30) has no driver
Info (12128): Elaborating entity "Front_Panel" for hierarchy "Front_Panel:inst2"
Warning (10240): Verilog HDL Always Construct warning at Front_Panel.v(13): inferring latch(es) for variable "RUN_ind", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Front_Panel.v(13): inferring latch(es) for variable "CLK", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Front_Panel.v(13): inferring latch(es) for variable "A_M_ind", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Front_Panel.v(13): inferring latch(es) for variable "CLR_ind", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Front_Panel.v(13): inferring latch(es) for variable "PC_RST", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "PC_RST" at Front_Panel.v(13)
Info (10041): Inferred latch for "CLR_ind" at Front_Panel.v(13)
Info (10041): Inferred latch for "A_M_ind" at Front_Panel.v(13)
Info (10041): Inferred latch for "CLK" at Front_Panel.v(13)
Info (10041): Inferred latch for "RUN_ind" at Front_Panel.v(13)
Warning (13012): Latch Datapath:inst|ap_function:ALU|carry[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:inst3|OAP[1]
Warning (13012): Latch Datapath:inst|ap_function:ALU|carry[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:inst3|OAP[1]
Warning (13012): Latch Datapath:inst|ap_function:ALU|carry[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:inst3|OAP[1]
Warning (13012): Latch Datapath:inst|ap_function:ALU|carry[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:inst3|OAP[1]
Warning (13012): Latch Datapath:inst|ap_function:ALU|carry[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:inst3|OAP[1]
Warning (13012): Latch Datapath:inst|ap_function:ALU|carry[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:inst3|OAP[1]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DATA_MEM_ADDR_IN[9]" is stuck at GND
    Warning (13410): Pin "DATA_MEM_ADDR_IN[8]" is stuck at GND
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (144001): Generated suppressed messages file D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/output_files/arithmetic_processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1760 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 148 output pins
    Info (21061): Implemented 1572 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 4669 megabytes
    Info: Processing ended: Thu May 14 16:35:04 2020
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/output_files/arithmetic_processor.map.smsg.


