Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 16:25:42 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 101 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 153 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.408        0.000                      0                 5874        0.043        0.000                      0                 5874        2.927        0.000                       0                  2741  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.408        0.000                      0                 5874        0.043        0.000                      0                 5874        2.927        0.000                       0                  2741  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.041ns (22.764%)  route 3.532ns (77.236%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.035     0.035    fsm8/clk
    SLICE_X23Y71         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm8/out_reg[1]/Q
                         net (fo=18, routed)          0.421     0.552    fsm8/fsm8_out[1]
    SLICE_X23Y72         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     0.694 r  fsm8/tmp_int0_write_en_INST_0_i_3/O
                         net (fo=5, routed)           0.257     0.951    fsm4/out_reg[0]_8
    SLICE_X24Y74         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.179     1.130 f  fsm4/tmp_int0_write_en_INST_0_i_1/O
                         net (fo=15, routed)          0.188     1.318    fsm4/tmp_int0_write_en_INST_0_i_1_n_0
    SLICE_X25Y72         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     1.418 f  fsm4/out[2]_i_4__1/O
                         net (fo=8, routed)           0.120     1.538    par_reset1/done_reg_0
    SLICE_X25Y74         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     1.602 r  par_reset1/out[31]_i_1__1/O
                         net (fo=47, routed)          0.449     2.051    par_reset1/A_read0_0_write_en
    SLICE_X22Y77         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     2.149 r  par_reset1/mem[7][3][31]_i_4/O
                         net (fo=144, routed)         1.078     3.227    A0_0/out_reg[0]_i_10_0
    SLICE_X16Y104        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     3.325 r  A0_0/out[3]_i_22/O
                         net (fo=1, routed)           0.027     3.352    A0_0/out[3]_i_22_n_0
    SLICE_X16Y104        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     3.435 r  A0_0/out_reg[3]_i_10/O
                         net (fo=1, routed)           0.000     3.435    A0_0/out_reg[3]_i_10_n_0
    SLICE_X16Y104        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.465 r  A0_0/out_reg[3]_i_4/O
                         net (fo=1, routed)           0.440     3.905    A0_0/out_reg[3]_i_4_n_0
    SLICE_X20Y101        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.056 r  A0_0/out[3]_i_1/O
                         net (fo=3, routed)           0.552     4.608    A_read1_0/A0_0_read_data[3]
    SLICE_X25Y94         FDRE                                         r  A_read1_0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2772, unset)         0.024     7.024    A_read1_0/clk
    SLICE_X25Y94         FDRE                                         r  A_read1_0/out_reg[3]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y94         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.016    A_read1_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.608    
  -------------------------------------------------------------------
                         slack                                  2.408    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 1.032ns (22.918%)  route 3.471ns (77.082%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.035     0.035    fsm8/clk
    SLICE_X23Y71         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm8/out_reg[1]/Q
                         net (fo=18, routed)          0.421     0.552    fsm8/fsm8_out[1]
    SLICE_X23Y72         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     0.694 r  fsm8/tmp_int0_write_en_INST_0_i_3/O
                         net (fo=5, routed)           0.257     0.951    fsm4/out_reg[0]_8
    SLICE_X24Y74         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.179     1.130 f  fsm4/tmp_int0_write_en_INST_0_i_1/O
                         net (fo=15, routed)          0.188     1.318    fsm4/tmp_int0_write_en_INST_0_i_1_n_0
    SLICE_X25Y72         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     1.418 f  fsm4/out[2]_i_4__1/O
                         net (fo=8, routed)           0.120     1.538    par_reset1/done_reg_0
    SLICE_X25Y74         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     1.602 r  par_reset1/out[31]_i_1__1/O
                         net (fo=47, routed)          0.449     2.051    par_reset1/A_read0_0_write_en
    SLICE_X22Y77         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     2.149 r  par_reset1/mem[7][3][31]_i_4/O
                         net (fo=144, routed)         1.135     3.284    A0_0/out_reg[0]_i_10_0
    SLICE_X30Y108        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     3.384 r  A0_0/out[24]_i_24/O
                         net (fo=1, routed)           0.010     3.394    A0_0/out[24]_i_24_n_0
    SLICE_X30Y108        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     3.469 r  A0_0/out_reg[24]_i_11/O
                         net (fo=1, routed)           0.000     3.469    A0_0/out_reg[24]_i_11_n_0
    SLICE_X30Y108        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.496 r  A0_0/out_reg[24]_i_4/O
                         net (fo=1, routed)           0.316     3.812    A0_0/out_reg[24]_i_4_n_0
    SLICE_X28Y112        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     3.963 r  A0_0/out[24]_i_1/O
                         net (fo=3, routed)           0.575     4.538    A_read1_0/A0_0_read_data[24]
    SLICE_X28Y93         FDRE                                         r  A_read1_0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2772, unset)         0.026     7.026    A_read1_0/clk
    SLICE_X28Y93         FDRE                                         r  A_read1_0/out_reg[24]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y93         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read1_0/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.006ns (22.370%)  route 3.491ns (77.630%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.035     0.035    fsm8/clk
    SLICE_X23Y71         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm8/out_reg[1]/Q
                         net (fo=18, routed)          0.421     0.552    fsm8/fsm8_out[1]
    SLICE_X23Y72         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     0.694 r  fsm8/tmp_int0_write_en_INST_0_i_3/O
                         net (fo=5, routed)           0.257     0.951    fsm4/out_reg[0]_8
    SLICE_X24Y74         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.179     1.130 f  fsm4/tmp_int0_write_en_INST_0_i_1/O
                         net (fo=15, routed)          0.188     1.318    fsm4/tmp_int0_write_en_INST_0_i_1_n_0
    SLICE_X25Y72         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     1.418 f  fsm4/out[2]_i_4__1/O
                         net (fo=8, routed)           0.120     1.538    par_reset1/done_reg_0
    SLICE_X25Y74         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     1.602 r  par_reset1/out[31]_i_1__1/O
                         net (fo=47, routed)          0.449     2.051    par_reset1/A_read0_0_write_en
    SLICE_X22Y77         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     2.149 r  par_reset1/mem[7][3][31]_i_4/O
                         net (fo=144, routed)         1.149     3.298    A0_0/out_reg[0]_i_10_0
    SLICE_X16Y108        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     3.472 r  A0_0/out[28]_i_22/O
                         net (fo=1, routed)           0.027     3.499    A0_0/out[28]_i_22_n_0
    SLICE_X16Y108        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     3.582 r  A0_0/out_reg[28]_i_10/O
                         net (fo=1, routed)           0.000     3.582    A0_0/out_reg[28]_i_10_n_0
    SLICE_X16Y108        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.612 r  A0_0/out_reg[28]_i_4/O
                         net (fo=1, routed)           0.365     3.977    A0_0/out_reg[28]_i_4_n_0
    SLICE_X21Y108        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     4.017 r  A0_0/out[28]_i_1/O
                         net (fo=3, routed)           0.515     4.532    A_sh_read0_0/A0_0_read_data[28]
    SLICE_X24Y97         FDRE                                         r  A_sh_read0_0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2772, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X24Y97         FDRE                                         r  A_sh_read0_0/out_reg[28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y97         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.532    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_0/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 1.138ns (25.317%)  route 3.357ns (74.683%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.035     0.035    fsm8/clk
    SLICE_X23Y71         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm8/out_reg[1]/Q
                         net (fo=18, routed)          0.421     0.552    fsm8/fsm8_out[1]
    SLICE_X23Y72         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     0.694 r  fsm8/tmp_int0_write_en_INST_0_i_3/O
                         net (fo=5, routed)           0.257     0.951    fsm4/out_reg[0]_8
    SLICE_X24Y74         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.179     1.130 f  fsm4/tmp_int0_write_en_INST_0_i_1/O
                         net (fo=15, routed)          0.188     1.318    fsm4/tmp_int0_write_en_INST_0_i_1_n_0
    SLICE_X25Y72         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     1.418 f  fsm4/out[2]_i_4__1/O
                         net (fo=8, routed)           0.120     1.538    par_reset1/done_reg_0
    SLICE_X25Y74         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     1.602 r  par_reset1/out[31]_i_1__1/O
                         net (fo=47, routed)          0.449     2.051    par_reset1/A_read0_0_write_en
    SLICE_X22Y77         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     2.149 r  par_reset1/mem[7][3][31]_i_4/O
                         net (fo=144, routed)         0.940     3.089    A0_0/out_reg[0]_i_10_0
    SLICE_X18Y110        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     3.263 r  A0_0/out[20]_i_23/O
                         net (fo=1, routed)           0.011     3.274    A0_0/out[20]_i_23_n_0
    SLICE_X18Y110        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     3.350 r  A0_0/out_reg[20]_i_10/O
                         net (fo=1, routed)           0.000     3.350    A0_0/out_reg[20]_i_10_n_0
    SLICE_X18Y110        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     3.377 r  A0_0/out_reg[20]_i_4/O
                         net (fo=1, routed)           0.321     3.698    A0_0/out_reg[20]_i_4_n_0
    SLICE_X20Y113        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     3.880 r  A0_0/out[20]_i_1/O
                         net (fo=3, routed)           0.650     4.530    A_read1_0/A0_0_read_data[20]
    SLICE_X27Y93         FDRE                                         r  A_read1_0/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2772, unset)         0.025     7.025    A_read1_0/clk
    SLICE_X27Y93         FDRE                                         r  A_read1_0/out_reg[20]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X27Y93         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    A_read1_0/out_reg[20]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.530    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 1.032ns (23.025%)  route 3.450ns (76.975%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.035     0.035    fsm8/clk
    SLICE_X23Y71         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm8/out_reg[1]/Q
                         net (fo=18, routed)          0.421     0.552    fsm8/fsm8_out[1]
    SLICE_X23Y72         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     0.694 r  fsm8/tmp_int0_write_en_INST_0_i_3/O
                         net (fo=5, routed)           0.257     0.951    fsm4/out_reg[0]_8
    SLICE_X24Y74         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.179     1.130 f  fsm4/tmp_int0_write_en_INST_0_i_1/O
                         net (fo=15, routed)          0.188     1.318    fsm4/tmp_int0_write_en_INST_0_i_1_n_0
    SLICE_X25Y72         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     1.418 f  fsm4/out[2]_i_4__1/O
                         net (fo=8, routed)           0.120     1.538    par_reset1/done_reg_0
    SLICE_X25Y74         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     1.602 r  par_reset1/out[31]_i_1__1/O
                         net (fo=47, routed)          0.449     2.051    par_reset1/A_read0_0_write_en
    SLICE_X22Y77         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     2.149 r  par_reset1/mem[7][3][31]_i_4/O
                         net (fo=144, routed)         1.135     3.284    A0_0/out_reg[0]_i_10_0
    SLICE_X30Y108        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     3.384 r  A0_0/out[24]_i_24/O
                         net (fo=1, routed)           0.010     3.394    A0_0/out[24]_i_24_n_0
    SLICE_X30Y108        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     3.469 r  A0_0/out_reg[24]_i_11/O
                         net (fo=1, routed)           0.000     3.469    A0_0/out_reg[24]_i_11_n_0
    SLICE_X30Y108        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.496 r  A0_0/out_reg[24]_i_4/O
                         net (fo=1, routed)           0.316     3.812    A0_0/out_reg[24]_i_4_n_0
    SLICE_X28Y112        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     3.963 r  A0_0/out[24]_i_1/O
                         net (fo=3, routed)           0.554     4.517    A_read0_0/A0_0_read_data[24]
    SLICE_X28Y94         FDRE                                         r  A_read0_0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2772, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X28Y94         FDRE                                         r  A_read0_0/out_reg[24]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y94         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.509ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.138ns (25.442%)  route 3.335ns (74.558%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.035     0.035    fsm8/clk
    SLICE_X23Y71         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm8/out_reg[1]/Q
                         net (fo=18, routed)          0.421     0.552    fsm8/fsm8_out[1]
    SLICE_X23Y72         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     0.694 r  fsm8/tmp_int0_write_en_INST_0_i_3/O
                         net (fo=5, routed)           0.257     0.951    fsm4/out_reg[0]_8
    SLICE_X24Y74         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.179     1.130 f  fsm4/tmp_int0_write_en_INST_0_i_1/O
                         net (fo=15, routed)          0.188     1.318    fsm4/tmp_int0_write_en_INST_0_i_1_n_0
    SLICE_X25Y72         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     1.418 f  fsm4/out[2]_i_4__1/O
                         net (fo=8, routed)           0.120     1.538    par_reset1/done_reg_0
    SLICE_X25Y74         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     1.602 r  par_reset1/out[31]_i_1__1/O
                         net (fo=47, routed)          0.449     2.051    par_reset1/A_read0_0_write_en
    SLICE_X22Y77         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     2.149 r  par_reset1/mem[7][3][31]_i_4/O
                         net (fo=144, routed)         0.940     3.089    A0_0/out_reg[0]_i_10_0
    SLICE_X18Y110        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     3.263 r  A0_0/out[20]_i_23/O
                         net (fo=1, routed)           0.011     3.274    A0_0/out[20]_i_23_n_0
    SLICE_X18Y110        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     3.350 r  A0_0/out_reg[20]_i_10/O
                         net (fo=1, routed)           0.000     3.350    A0_0/out_reg[20]_i_10_n_0
    SLICE_X18Y110        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     3.377 r  A0_0/out_reg[20]_i_4/O
                         net (fo=1, routed)           0.321     3.698    A0_0/out_reg[20]_i_4_n_0
    SLICE_X20Y113        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     3.880 r  A0_0/out[20]_i_1/O
                         net (fo=3, routed)           0.628     4.508    A_read0_0/A0_0_read_data[20]
    SLICE_X27Y94         FDRE                                         r  A_read0_0/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2772, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X27Y94         FDRE                                         r  A_read0_0/out_reg[20]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X27Y94         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[20]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.508    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 1.041ns (23.357%)  route 3.416ns (76.643%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.035     0.035    fsm8/clk
    SLICE_X23Y71         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm8/out_reg[1]/Q
                         net (fo=18, routed)          0.421     0.552    fsm8/fsm8_out[1]
    SLICE_X23Y72         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     0.694 r  fsm8/tmp_int0_write_en_INST_0_i_3/O
                         net (fo=5, routed)           0.257     0.951    fsm4/out_reg[0]_8
    SLICE_X24Y74         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.179     1.130 f  fsm4/tmp_int0_write_en_INST_0_i_1/O
                         net (fo=15, routed)          0.188     1.318    fsm4/tmp_int0_write_en_INST_0_i_1_n_0
    SLICE_X25Y72         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     1.418 f  fsm4/out[2]_i_4__1/O
                         net (fo=8, routed)           0.120     1.538    par_reset1/done_reg_0
    SLICE_X25Y74         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     1.602 r  par_reset1/out[31]_i_1__1/O
                         net (fo=47, routed)          0.449     2.051    par_reset1/A_read0_0_write_en
    SLICE_X22Y77         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     2.149 r  par_reset1/mem[7][3][31]_i_4/O
                         net (fo=144, routed)         1.078     3.227    A0_0/out_reg[0]_i_10_0
    SLICE_X16Y104        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     3.325 r  A0_0/out[3]_i_22/O
                         net (fo=1, routed)           0.027     3.352    A0_0/out[3]_i_22_n_0
    SLICE_X16Y104        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     3.435 r  A0_0/out_reg[3]_i_10/O
                         net (fo=1, routed)           0.000     3.435    A0_0/out_reg[3]_i_10_n_0
    SLICE_X16Y104        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.465 r  A0_0/out_reg[3]_i_4/O
                         net (fo=1, routed)           0.440     3.905    A0_0/out_reg[3]_i_4_n_0
    SLICE_X20Y101        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.056 r  A0_0/out[3]_i_1/O
                         net (fo=3, routed)           0.436     4.492    A_read0_0/A0_0_read_data[3]
    SLICE_X25Y94         FDRE                                         r  A_read0_0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2772, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X25Y94         FDRE                                         r  A_read0_0/out_reg[3]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y94         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.492    
  -------------------------------------------------------------------
                         slack                                  2.525    

Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.998ns (22.412%)  route 3.455ns (77.588%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.035     0.035    fsm8/clk
    SLICE_X23Y71         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm8/out_reg[1]/Q
                         net (fo=18, routed)          0.421     0.552    fsm8/fsm8_out[1]
    SLICE_X23Y72         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     0.694 r  fsm8/tmp_int0_write_en_INST_0_i_3/O
                         net (fo=5, routed)           0.257     0.951    fsm4/out_reg[0]_8
    SLICE_X24Y74         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.179     1.130 f  fsm4/tmp_int0_write_en_INST_0_i_1/O
                         net (fo=15, routed)          0.188     1.318    fsm4/tmp_int0_write_en_INST_0_i_1_n_0
    SLICE_X25Y72         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     1.418 f  fsm4/out[2]_i_4__1/O
                         net (fo=8, routed)           0.120     1.538    par_reset1/done_reg_0
    SLICE_X25Y74         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     1.602 r  par_reset1/out[31]_i_1__1/O
                         net (fo=47, routed)          0.251     1.853    par_reset1/A_read0_0_write_en
    SLICE_X23Y77         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.001 r  par_reset1/mem[7][7][31]_i_5/O
                         net (fo=144, routed)         1.201     3.202    A0_0/out_reg[0]_i_6_0
    SLICE_X17Y112        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     3.302 r  A0_0/out[29]_i_17/O
                         net (fo=1, routed)           0.011     3.313    A0_0/out[29]_i_17_n_0
    SLICE_X17Y112        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.389 r  A0_0/out_reg[29]_i_7/O
                         net (fo=1, routed)           0.000     3.389    A0_0/mem[29]
    SLICE_X17Y112        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.416 r  A0_0/out_reg[29]_i_2/O
                         net (fo=1, routed)           0.362     3.778    A0_0/out_reg[29]_i_2_n_0
    SLICE_X20Y112        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     3.844 r  A0_0/out[29]_i_1/O
                         net (fo=3, routed)           0.644     4.488    A_read1_0/A0_0_read_data[29]
    SLICE_X27Y85         FDRE                                         r  A_read1_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2772, unset)         0.025     7.025    A_read1_0/clk
    SLICE_X27Y85         FDRE                                         r  A_read1_0/out_reg[29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X27Y85         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     7.017    A_read1_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.006ns (22.663%)  route 3.433ns (77.337%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.035     0.035    fsm8/clk
    SLICE_X23Y71         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm8/out_reg[1]/Q
                         net (fo=18, routed)          0.421     0.552    fsm8/fsm8_out[1]
    SLICE_X23Y72         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     0.694 r  fsm8/tmp_int0_write_en_INST_0_i_3/O
                         net (fo=5, routed)           0.257     0.951    fsm4/out_reg[0]_8
    SLICE_X24Y74         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.179     1.130 f  fsm4/tmp_int0_write_en_INST_0_i_1/O
                         net (fo=15, routed)          0.188     1.318    fsm4/tmp_int0_write_en_INST_0_i_1_n_0
    SLICE_X25Y72         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     1.418 f  fsm4/out[2]_i_4__1/O
                         net (fo=8, routed)           0.120     1.538    par_reset1/done_reg_0
    SLICE_X25Y74         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     1.602 r  par_reset1/out[31]_i_1__1/O
                         net (fo=47, routed)          0.449     2.051    par_reset1/A_read0_0_write_en
    SLICE_X22Y77         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     2.149 r  par_reset1/mem[7][3][31]_i_4/O
                         net (fo=144, routed)         1.149     3.298    A0_0/out_reg[0]_i_10_0
    SLICE_X16Y108        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     3.472 r  A0_0/out[28]_i_22/O
                         net (fo=1, routed)           0.027     3.499    A0_0/out[28]_i_22_n_0
    SLICE_X16Y108        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     3.582 r  A0_0/out_reg[28]_i_10/O
                         net (fo=1, routed)           0.000     3.582    A0_0/out_reg[28]_i_10_n_0
    SLICE_X16Y108        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.612 r  A0_0/out_reg[28]_i_4/O
                         net (fo=1, routed)           0.365     3.977    A0_0/out_reg[28]_i_4_n_0
    SLICE_X21Y108        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     4.017 r  A0_0/out[28]_i_1/O
                         net (fo=3, routed)           0.457     4.474    A_read1_0/A0_0_read_data[28]
    SLICE_X25Y94         FDRE                                         r  A_read1_0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2772, unset)         0.024     7.024    A_read1_0/clk
    SLICE_X25Y94         FDRE                                         r  A_read1_0/out_reg[28]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y94         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    A_read1_0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.111ns (25.034%)  route 3.327ns (74.966%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.035     0.035    fsm8/clk
    SLICE_X23Y71         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm8/out_reg[1]/Q
                         net (fo=18, routed)          0.421     0.552    fsm8/fsm8_out[1]
    SLICE_X23Y72         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     0.694 r  fsm8/tmp_int0_write_en_INST_0_i_3/O
                         net (fo=5, routed)           0.257     0.951    fsm4/out_reg[0]_8
    SLICE_X24Y74         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.179     1.130 f  fsm4/tmp_int0_write_en_INST_0_i_1/O
                         net (fo=15, routed)          0.188     1.318    fsm4/tmp_int0_write_en_INST_0_i_1_n_0
    SLICE_X25Y72         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     1.418 f  fsm4/out[2]_i_4__1/O
                         net (fo=8, routed)           0.120     1.538    par_reset1/done_reg_0
    SLICE_X25Y74         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     1.602 r  par_reset1/out[31]_i_1__1/O
                         net (fo=47, routed)          0.449     2.051    par_reset1/A_read0_0_write_en
    SLICE_X22Y77         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     2.149 r  par_reset1/mem[7][3][31]_i_4/O
                         net (fo=144, routed)         0.929     3.078    A0_0/out_reg[0]_i_10_0
    SLICE_X33Y111        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     3.256 r  A0_0/out[22]_i_25/O
                         net (fo=1, routed)           0.011     3.267    A0_0/out[22]_i_25_n_0
    SLICE_X33Y111        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.343 r  A0_0/out_reg[22]_i_11/O
                         net (fo=1, routed)           0.000     3.343    A0_0/out_reg[22]_i_11_n_0
    SLICE_X33Y111        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.370 r  A0_0/out_reg[22]_i_4/O
                         net (fo=1, routed)           0.422     3.792    A0_0/out_reg[22]_i_4_n_0
    SLICE_X28Y113        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     3.943 r  A0_0/out[22]_i_1/O
                         net (fo=3, routed)           0.530     4.473    A_read0_0/A0_0_read_data[22]
    SLICE_X28Y94         FDRE                                         r  A_read0_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2772, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X28Y94         FDRE                                         r  A_read0_0/out_reg[22]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y94         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.473    
  -------------------------------------------------------------------
                         slack                                  2.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X30Y79         FDRE                                         r  mult_pipe1/out_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_tmp_reg[5]/Q
                         net (fo=1, routed)           0.057     0.109    mult_pipe1/p_1_in[5]
    SLICE_X30Y78         FDRE                                         r  mult_pipe1/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X30Y78         FDRE                                         r  mult_pipe1/out_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y78         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe1/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.012     0.012    bin_read0_0/clk
    SLICE_X27Y79         FDRE                                         r  bin_read0_0/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read0_0/out_reg[27]/Q
                         net (fo=1, routed)           0.058     0.109    t_0/out_reg[27]_1
    SLICE_X27Y79         FDRE                                         r  t_0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.019     0.019    t_0/clk
    SLICE_X27Y79         FDRE                                         r  t_0/out_reg[27]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y79         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    t_0/out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.012     0.012    par_done_reg4/clk
    SLICE_X26Y74         FDRE                                         r  par_done_reg4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y74         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg4/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset1/par_done_reg4_out
    SLICE_X26Y74         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.092 r  par_reset1/out[0]_i_1__21/O
                         net (fo=1, routed)           0.016     0.108    par_done_reg4/out_reg[0]_1
    SLICE_X26Y74         FDRE                                         r  par_done_reg4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.018     0.018    par_done_reg4/clk
    SLICE_X26Y74         FDRE                                         r  par_done_reg4/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y74         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.040ns (39.216%)  route 0.062ns (60.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.012     0.012    bin_read0_0/clk
    SLICE_X30Y78         FDRE                                         r  bin_read0_0/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  bin_read0_0/out_reg[13]/Q
                         net (fo=1, routed)           0.062     0.114    t_0/out_reg[13]_1
    SLICE_X30Y76         FDRE                                         r  t_0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.019     0.019    t_0/clk
    SLICE_X30Y76         FDRE                                         r  t_0/out_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y76         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    t_0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[0][7][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X22Y110        FDRE                                         r  A_int_read0_0/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y110        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[23]/Q
                         net (fo=64, routed)          0.062     0.114    A0_0/mem_reg[7][7][23]_0
    SLICE_X23Y110        FDRE                                         r  A0_0/mem_reg[0][7][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.018     0.018    A0_0/clk
    SLICE_X23Y110        FDRE                                         r  A0_0/mem_reg[0][7][23]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y110        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    A0_0/mem_reg[0][7][23]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.040ns (39.216%)  route 0.062ns (60.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X30Y78         FDRE                                         r  mult_pipe1/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe1/out_reg[5]/Q
                         net (fo=1, routed)           0.062     0.115    bin_read1_0/out[5]
    SLICE_X30Y76         FDRE                                         r  bin_read1_0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.018     0.018    bin_read1_0/clk
    SLICE_X30Y76         FDRE                                         r  bin_read1_0/out_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y76         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read1_0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X28Y80         FDRE                                         r  mult_pipe1/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_reg[23]/Q
                         net (fo=1, routed)           0.064     0.116    bin_read1_0/out[23]
    SLICE_X28Y79         FDRE                                         r  bin_read1_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X28Y79         FDRE                                         r  bin_read1_0/out_reg[23]/C
                         clock pessimism              0.000     0.019    
    SLICE_X28Y79         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X29Y78         FDRE                                         r  mult_pipe1/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe1/out_reg[4]/Q
                         net (fo=1, routed)           0.066     0.117    bin_read1_0/out[4]
    SLICE_X29Y77         FDRE                                         r  bin_read1_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X29Y77         FDRE                                         r  bin_read1_0/out_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y77         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[3][3][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.040ns (38.462%)  route 0.064ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X23Y110        FDRE                                         r  A_int_read0_0/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y110        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  A_int_read0_0/out_reg[21]/Q
                         net (fo=64, routed)          0.064     0.117    A0_0/mem_reg[7][7][21]_0
    SLICE_X22Y110        FDRE                                         r  A0_0/mem_reg[3][3][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.018     0.018    A0_0/clk
    SLICE_X22Y110        FDRE                                         r  A0_0/mem_reg[3][3][21]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y110        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    A0_0/mem_reg[3][3][21]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cond_stored/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.061ns (58.095%)  route 0.044ns (41.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.012     0.012    cond_stored/clk
    SLICE_X21Y73         FDRE                                         r  cond_stored/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored/out_reg[0]/Q
                         net (fo=6, routed)           0.028     0.079    fsm8/cond_stored_out
    SLICE_X21Y73         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.022     0.101 r  fsm8/out[0]_i_1__15/O
                         net (fo=1, routed)           0.016     0.117    cond_stored/out_reg[0]_1
    SLICE_X21Y73         FDRE                                         r  cond_stored/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.018     0.018    cond_stored/clk
    SLICE_X21Y73         FDRE                                         r  cond_stored/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y73         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y87  x0/mem_reg_0_7_19_19/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y87  x0/mem_reg_0_7_1_1/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y87  x0/mem_reg_0_7_20_20/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y87  x0/mem_reg_0_7_21_21/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y87  x0/mem_reg_0_7_22_22/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y87  x0/mem_reg_0_7_23_23/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y90  x0/mem_reg_0_7_24_24/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y90  x0/mem_reg_0_7_25_25/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y90  x0/mem_reg_0_7_26_26/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y90  x0/mem_reg_0_7_27_27/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y87  x0/mem_reg_0_7_19_19/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y87  x0/mem_reg_0_7_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y87  x0/mem_reg_0_7_20_20/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y87  x0/mem_reg_0_7_21_21/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y87  x0/mem_reg_0_7_22_22/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y87  x0/mem_reg_0_7_23_23/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y90  x0/mem_reg_0_7_24_24/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y90  x0/mem_reg_0_7_25_25/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y90  x0/mem_reg_0_7_26_26/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y90  x0/mem_reg_0_7_27_27/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y87  x0/mem_reg_0_7_19_19/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y87  x0/mem_reg_0_7_19_19/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y87  x0/mem_reg_0_7_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y87  x0/mem_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y87  x0/mem_reg_0_7_20_20/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y87  x0/mem_reg_0_7_20_20/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y87  x0/mem_reg_0_7_21_21/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y87  x0/mem_reg_0_7_21_21/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y87  x0/mem_reg_0_7_22_22/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y87  x0/mem_reg_0_7_22_22/SP/CLK



