<block name="/home/ubuntu/RASP_Workspace/test_1221_8x4_test/test_1221_8x4_test.net" instance="FPGA_packed_netlist[0]">
	<inputs>
		net1_1 net2_1 net3_1 net4_1 net5_1 
	</inputs>

	<outputs>
		out:fbout 
	</outputs>

	<globals>
		
	</globals>

	<block name="fbout" instance="cab_vmm[0]" mode="cab_vmm">
		<inputs>
			<port name="I">net1_1 net1_1 net1_1 net1_1 net1_1 net1_1 net1_1 net1_1 net2_1 net3_1 net4_1 net5_1 fbout open open open </port>
			<port name="si">open open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open vmm8x4_in[0].out[0]->crossbar  open open open </port>
			<port name="so">open open open open open open open open open open open open </port>
		</outputs>
		<globals>
		</globals>
		<block name="open" instance="vmm_16x16[0]"/>
		<block name="open" instance="vmm_2x2[0]"/>
		<block name="open" instance="volt_div[0]"/>
		<block name="open" instance="volt_div[1]"/>
		<block name="open" instance="vmm_senseamp1[0]"/>
		<block name="open" instance="vmm_senseamp2[0]"/>
		<block name="open" instance="wta[0]"/>
		<block name="open" instance="wta_primary[0]"/>
		<block name="open" instance="integrator[0]"/>
		<block name="open" instance="common_source[0]"/>
		<block name="open" instance="tgate_so[0]"/>
		<block name="open" instance="vmm4x4_SR[0]"/>
		<block name="open" instance="vmm4x4_SR2[0]"/>
		<block name="open" instance="vmm8x4_SR[0]"/>
		<block name="open" instance="SR4[0]"/>
		<block name="open" instance="vmm4x4[0]"/>
		<block name="open" instance="vmm8x4[0]"/>
		<block name="fbout" instance="vmm8x4_in[0]">
			<inputs>
				<port name="in">cab_vmm.I[0]->crossbar  cab_vmm.I[1]->crossbar  cab_vmm.I[2]->crossbar  cab_vmm.I[3]->crossbar  cab_vmm.I[4]->crossbar  cab_vmm.I[5]->crossbar  cab_vmm.I[6]->crossbar  cab_vmm.I[7]->crossbar  cab_vmm.I[8]->crossbar  cab_vmm.I[9]->crossbar  cab_vmm.I[10]->crossbar  cab_vmm.I[11]->crossbar  cab_vmm.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">fbout </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="vmm12x1[0]"/>
		<block name="open" instance="sftreg[0]"/>
		<block name="open" instance="sftreg2[0]"/>
	</block>
	<block name="out:fbout" instance="io[1]" mode="outpad">
		<inputs>
			<port name="outpad">fbout </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:fbout" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="net5_1" instance="io[2]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="net5_1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">net5_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="net4_1" instance="io[3]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="net4_1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">net4_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="net3_1" instance="io[4]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="net3_1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">net3_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="net2_1" instance="io[5]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="net2_1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">net2_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="net1_1" instance="io[6]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="net1_1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">net1_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
</block>

