--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Oct 13 17:19:45 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     zim
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk4 [get_nets \comm_spi/iclk]
            78 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 494.788ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNR   C              \comm_spi/bit_cnt_3787__i0  (from \comm_spi/iclk +)
   Destination:    SB_DFFR    D              \comm_spi/data_rx_i1  (to \comm_spi/iclk +)

   Delay:                   5.079ns  (23.3% logic, 76.7% route), 3 logic levels.

 Constraint Details:

      5.079ns data_path \comm_spi/bit_cnt_3787__i0 to \comm_spi/data_rx_i1 meets
    500.000ns delay constraint less
      0.133ns L_S requirement (totaling 499.867ns) by 494.788ns

 Path Details: \comm_spi/bit_cnt_3787__i0 to \comm_spi/data_rx_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \comm_spi/bit_cnt_3787__i0 (from \comm_spi/iclk)
Route         5   e 1.441                                  \comm_spi/bit_cnt[0]
LUT4        ---     0.408             I1 to O              \comm_spi/i2_3_lut
Route         8   e 1.435                                  \comm_spi/n18536
LUT4        ---     0.408             I1 to O              \comm_spi/i1_2_lut_3_lut_adj_47
Route         1   e 1.020                                  \comm_spi/DOUT_7__N_833
                  --------
                    5.079  (23.3% logic, 76.7% route), 3 logic levels.


Passed:  The following path meets requirements by 494.788ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNR   C              \comm_spi/bit_cnt_3787__i0  (from \comm_spi/iclk +)
   Destination:    SB_DFFR    D              \comm_spi/data_rx_i2  (to \comm_spi/iclk +)

   Delay:                   5.079ns  (23.3% logic, 76.7% route), 3 logic levels.

 Constraint Details:

      5.079ns data_path \comm_spi/bit_cnt_3787__i0 to \comm_spi/data_rx_i2 meets
    500.000ns delay constraint less
      0.133ns L_S requirement (totaling 499.867ns) by 494.788ns

 Path Details: \comm_spi/bit_cnt_3787__i0 to \comm_spi/data_rx_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \comm_spi/bit_cnt_3787__i0 (from \comm_spi/iclk)
Route         5   e 1.441                                  \comm_spi/bit_cnt[0]
LUT4        ---     0.408             I1 to O              \comm_spi/i2_3_lut
Route         8   e 1.435                                  \comm_spi/n18536
LUT4        ---     0.408             I1 to O              \comm_spi/i1_2_lut_3_lut_adj_46
Route         1   e 1.020                                  \comm_spi/DOUT_7__N_832
                  --------
                    5.079  (23.3% logic, 76.7% route), 3 logic levels.


Passed:  The following path meets requirements by 494.788ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNR   C              \comm_spi/bit_cnt_3787__i0  (from \comm_spi/iclk +)
   Destination:    SB_DFFR    D              \comm_spi/data_rx_i3  (to \comm_spi/iclk +)

   Delay:                   5.079ns  (23.3% logic, 76.7% route), 3 logic levels.

 Constraint Details:

      5.079ns data_path \comm_spi/bit_cnt_3787__i0 to \comm_spi/data_rx_i3 meets
    500.000ns delay constraint less
      0.133ns L_S requirement (totaling 499.867ns) by 494.788ns

 Path Details: \comm_spi/bit_cnt_3787__i0 to \comm_spi/data_rx_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \comm_spi/bit_cnt_3787__i0 (from \comm_spi/iclk)
Route         5   e 1.441                                  \comm_spi/bit_cnt[0]
LUT4        ---     0.408             I1 to O              \comm_spi/i2_3_lut
Route         8   e 1.435                                  \comm_spi/n18536
LUT4        ---     0.408             I1 to O              \comm_spi/i1_2_lut_3_lut_adj_45
Route         1   e 1.020                                  \comm_spi/DOUT_7__N_831
                  --------
                    5.079  (23.3% logic, 76.7% route), 3 logic levels.

Report: 5.212 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk3 [get_nets clk_RTD]
            1045 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 988.624ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFE    C              \RTD/cfg_buf_i0  (from clk_RTD +)
   Destination:    SB_DFFE    D              \RTD/adress_i1  (to clk_RTD +)

   Delay:                  11.243ns  (25.0% logic, 75.0% route), 7 logic levels.

 Constraint Details:

     11.243ns data_path \RTD/cfg_buf_i0 to \RTD/adress_i1 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 988.624ns

 Path Details: \RTD/cfg_buf_i0 to \RTD/adress_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \RTD/cfg_buf_i0 (from clk_RTD)
Route         2   e 1.258                                  \RTD/cfg_buf[0]
LUT4        ---     0.408             I0 to O              \RTD/i1_4_lut_adj_30
Route         1   e 1.020                                  \RTD/n9
LUT4        ---     0.408             I0 to O              \RTD/i7_4_lut
Route         6   e 1.378                                  \RTD/adress_7__N_1009[7]
LUT4        ---     0.408             I1 to O              \RTD/i1_2_lut_adj_25
Route         4   e 1.297                                  \RTD/n11
LUT4        ---     0.408             I1 to O              \RTD/i34_3_lut_4_lut
Route         1   e 1.020                                  \RTD/n19
LUT4        ---     0.408             I0 to O              \RTD/i35_4_lut
Route         8   e 1.435                                  \RTD/n13441
LUT4        ---     0.408             I1 to O              \RTD/i13698_4_lut_4_lut
Route         1   e 1.020                                  \RTD/n16426
                  --------
                   11.243  (25.0% logic, 75.0% route), 7 logic levels.


Passed:  The following path meets requirements by 988.624ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFE    C              \RTD/cfg_buf_i0  (from clk_RTD +)
   Destination:    SB_DFFE    D              \RTD/adress_i2  (to clk_RTD +)

   Delay:                  11.243ns  (25.0% logic, 75.0% route), 7 logic levels.

 Constraint Details:

     11.243ns data_path \RTD/cfg_buf_i0 to \RTD/adress_i2 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 988.624ns

 Path Details: \RTD/cfg_buf_i0 to \RTD/adress_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \RTD/cfg_buf_i0 (from clk_RTD)
Route         2   e 1.258                                  \RTD/cfg_buf[0]
LUT4        ---     0.408             I0 to O              \RTD/i1_4_lut_adj_30
Route         1   e 1.020                                  \RTD/n9
LUT4        ---     0.408             I0 to O              \RTD/i7_4_lut
Route         6   e 1.378                                  \RTD/adress_7__N_1009[7]
LUT4        ---     0.408             I1 to O              \RTD/i1_2_lut_adj_25
Route         4   e 1.297                                  \RTD/n11
LUT4        ---     0.408             I1 to O              \RTD/i34_3_lut_4_lut
Route         1   e 1.020                                  \RTD/n19
LUT4        ---     0.408             I0 to O              \RTD/i35_4_lut
Route         8   e 1.435                                  \RTD/n13441
LUT4        ---     0.408             I1 to O              \RTD/i13695_4_lut_4_lut
Route         1   e 1.020                                  \RTD/n16423
                  --------
                   11.243  (25.0% logic, 75.0% route), 7 logic levels.


Passed:  The following path meets requirements by 988.624ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFE    C              \RTD/cfg_buf_i0  (from clk_RTD +)
   Destination:    SB_DFFE    D              \RTD/adress_i3  (to clk_RTD +)

   Delay:                  11.243ns  (25.0% logic, 75.0% route), 7 logic levels.

 Constraint Details:

     11.243ns data_path \RTD/cfg_buf_i0 to \RTD/adress_i3 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 988.624ns

 Path Details: \RTD/cfg_buf_i0 to \RTD/adress_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \RTD/cfg_buf_i0 (from clk_RTD)
Route         2   e 1.258                                  \RTD/cfg_buf[0]
LUT4        ---     0.408             I0 to O              \RTD/i1_4_lut_adj_30
Route         1   e 1.020                                  \RTD/n9
LUT4        ---     0.408             I0 to O              \RTD/i7_4_lut
Route         6   e 1.378                                  \RTD/adress_7__N_1009[7]
LUT4        ---     0.408             I1 to O              \RTD/i1_2_lut_adj_25
Route         4   e 1.297                                  \RTD/n11
LUT4        ---     0.408             I1 to O              \RTD/i34_3_lut_4_lut
Route         1   e 1.020                                  \RTD/n19
LUT4        ---     0.408             I0 to O              \RTD/i35_4_lut
Route         8   e 1.435                                  \RTD/n13441
LUT4        ---     0.408             I1 to O              \RTD/i13692_4_lut_4_lut
Route         1   e 1.020                                  \RTD/n16420
                  --------
                   11.243  (25.0% logic, 75.0% route), 7 logic levels.

Report: 11.376 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk2 [get_nets VDC_CLK]
            602 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 942.141ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFE    C              \ADC_VDC/cmd_rdadctmp_i0  (from VDC_CLK +)
   Destination:    SB_DFFE    D              \ADC_VDC/cmd_rdadcbuf_i34  (to VDC_CLK +)

   Delay:                  57.726ns  (26.1% logic, 73.9% route), 37 logic levels.

 Constraint Details:

     57.726ns data_path \ADC_VDC/cmd_rdadctmp_i0 to \ADC_VDC/cmd_rdadcbuf_i34 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 942.141ns

 Path Details: \ADC_VDC/cmd_rdadctmp_i0 to \ADC_VDC/cmd_rdadcbuf_i34

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \ADC_VDC/cmd_rdadctmp_i0 (from VDC_CLK)
Route         4   e 1.397                                  cmd_rdadctmp[0]_adj_1574
LUT4        ---     0.408             I1 to CO             \ADC_VDC/add_23_2
Route         2   e 1.158                                  \ADC_VDC/n20690
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_3
Route         2   e 1.158                                  \ADC_VDC/n20691
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_4
Route         2   e 1.158                                  \ADC_VDC/n20692
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_5
Route         2   e 1.158                                  \ADC_VDC/n20693
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_6
Route         2   e 1.158                                  \ADC_VDC/n20694
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_7
Route         2   e 1.158                                  \ADC_VDC/n20695
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_8
Route         2   e 1.158                                  \ADC_VDC/n20696
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_9
Route         2   e 1.158                                  \ADC_VDC/n20697
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_10
Route         2   e 1.158                                  \ADC_VDC/n20698
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_11
Route         2   e 1.158                                  \ADC_VDC/n20699
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_12
Route         2   e 1.158                                  \ADC_VDC/n20700
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_13
Route         2   e 1.158                                  \ADC_VDC/n20701
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_14
Route         2   e 1.158                                  \ADC_VDC/n20702
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_15
Route         2   e 1.158                                  \ADC_VDC/n20703
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_16
Route         2   e 1.158                                  \ADC_VDC/n20704
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_17
Route         2   e 1.158                                  \ADC_VDC/n20705
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_18
Route         2   e 1.158                                  \ADC_VDC/n20706
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_19
Route         2   e 1.158                                  \ADC_VDC/n20707
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_20
Route         2   e 1.158                                  \ADC_VDC/n20708
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_21
Route         2   e 1.158                                  \ADC_VDC/n20709
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_22
Route         2   e 1.158                                  \ADC_VDC/n20710
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_23
Route         2   e 1.158                                  \ADC_VDC/n20711
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_24
Route         2   e 1.158                                  \ADC_VDC/n20712
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_25
Route         2   e 1.158                                  \ADC_VDC/n20713
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_26
Route         2   e 1.158                                  \ADC_VDC/n20714
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_27
Route         2   e 1.158                                  \ADC_VDC/n20715
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_28
Route         2   e 1.158                                  \ADC_VDC/n20716
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_29
Route         2   e 1.158                                  \ADC_VDC/n20717
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_30
Route         2   e 1.158                                  \ADC_VDC/n20718
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_31
Route         2   e 1.158                                  \ADC_VDC/n20719
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_32
Route         2   e 1.158                                  \ADC_VDC/n20720
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_33
Route         2   e 1.158                                  \ADC_VDC/n20721
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_34
Route         2   e 1.158                                  \ADC_VDC/n20722
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_35
Route         1   e 1.020                                  \ADC_VDC/n20723
LUT4        ---     0.408             I3 to O              \ADC_VDC/add_23_36_lut
Route         1   e 1.020                                  \ADC_VDC/cmd_rdadcbuf_35__N_1344[34]
LUT4        ---     0.408             I0 to O              \ADC_VDC/adc_state_3__I_0_58_Mux_34_i15_4_lut
Route         1   e 1.020                                  \ADC_VDC/cmd_rdadcbuf_35__N_1260[34]
                  --------
                   57.726  (26.1% logic, 73.9% route), 37 logic levels.


Passed:  The following path meets requirements by 942.280ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESR  C              \ADC_VDC/cmd_rdadcbuf_i0  (from VDC_CLK +)
   Destination:    SB_DFFE    D              \ADC_VDC/cmd_rdadcbuf_i34  (to VDC_CLK +)

   Delay:                  57.587ns  (26.1% logic, 73.9% route), 37 logic levels.

 Constraint Details:

     57.587ns data_path \ADC_VDC/cmd_rdadcbuf_i0 to \ADC_VDC/cmd_rdadcbuf_i34 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 942.280ns

 Path Details: \ADC_VDC/cmd_rdadcbuf_i0 to \ADC_VDC/cmd_rdadcbuf_i34

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \ADC_VDC/cmd_rdadcbuf_i0 (from VDC_CLK)
Route         2   e 1.258                                  \ADC_VDC/cmd_rdadcbuf[0]
LUT4        ---     0.408             I0 to CO             \ADC_VDC/add_23_2
Route         2   e 1.158                                  \ADC_VDC/n20690
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_3
Route         2   e 1.158                                  \ADC_VDC/n20691
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_4
Route         2   e 1.158                                  \ADC_VDC/n20692
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_5
Route         2   e 1.158                                  \ADC_VDC/n20693
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_6
Route         2   e 1.158                                  \ADC_VDC/n20694
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_7
Route         2   e 1.158                                  \ADC_VDC/n20695
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_8
Route         2   e 1.158                                  \ADC_VDC/n20696
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_9
Route         2   e 1.158                                  \ADC_VDC/n20697
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_10
Route         2   e 1.158                                  \ADC_VDC/n20698
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_11
Route         2   e 1.158                                  \ADC_VDC/n20699
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_12
Route         2   e 1.158                                  \ADC_VDC/n20700
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_13
Route         2   e 1.158                                  \ADC_VDC/n20701
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_14
Route         2   e 1.158                                  \ADC_VDC/n20702
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_15
Route         2   e 1.158                                  \ADC_VDC/n20703
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_16
Route         2   e 1.158                                  \ADC_VDC/n20704
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_17
Route         2   e 1.158                                  \ADC_VDC/n20705
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_18
Route         2   e 1.158                                  \ADC_VDC/n20706
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_19
Route         2   e 1.158                                  \ADC_VDC/n20707
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_20
Route         2   e 1.158                                  \ADC_VDC/n20708
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_21
Route         2   e 1.158                                  \ADC_VDC/n20709
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_22
Route         2   e 1.158                                  \ADC_VDC/n20710
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_23
Route         2   e 1.158                                  \ADC_VDC/n20711
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_24
Route         2   e 1.158                                  \ADC_VDC/n20712
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_25
Route         2   e 1.158                                  \ADC_VDC/n20713
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_26
Route         2   e 1.158                                  \ADC_VDC/n20714
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_27
Route         2   e 1.158                                  \ADC_VDC/n20715
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_28
Route         2   e 1.158                                  \ADC_VDC/n20716
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_29
Route         2   e 1.158                                  \ADC_VDC/n20717
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_30
Route         2   e 1.158                                  \ADC_VDC/n20718
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_31
Route         2   e 1.158                                  \ADC_VDC/n20719
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_32
Route         2   e 1.158                                  \ADC_VDC/n20720
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_33
Route         2   e 1.158                                  \ADC_VDC/n20721
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_34
Route         2   e 1.158                                  \ADC_VDC/n20722
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_35
Route         1   e 1.020                                  \ADC_VDC/n20723
LUT4        ---     0.408             I3 to O              \ADC_VDC/add_23_36_lut
Route         1   e 1.020                                  \ADC_VDC/cmd_rdadcbuf_35__N_1344[34]
LUT4        ---     0.408             I0 to O              \ADC_VDC/adc_state_3__I_0_58_Mux_34_i15_4_lut
Route         1   e 1.020                                  \ADC_VDC/cmd_rdadcbuf_35__N_1260[34]
                  --------
                   57.587  (26.1% logic, 73.9% route), 37 logic levels.


Passed:  The following path meets requirements by 943.707ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFE    C              \ADC_VDC/cmd_rdadctmp_i1  (from VDC_CLK +)
   Destination:    SB_DFFE    D              \ADC_VDC/cmd_rdadcbuf_i34  (to VDC_CLK +)

   Delay:                  56.160ns  (26.1% logic, 73.9% route), 36 logic levels.

 Constraint Details:

     56.160ns data_path \ADC_VDC/cmd_rdadctmp_i1 to \ADC_VDC/cmd_rdadcbuf_i34 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 943.707ns

 Path Details: \ADC_VDC/cmd_rdadctmp_i1 to \ADC_VDC/cmd_rdadcbuf_i34

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \ADC_VDC/cmd_rdadctmp_i1 (from VDC_CLK)
Route         4   e 1.397                                  cmd_rdadctmp[1]_adj_1573
LUT4        ---     0.408             I1 to CO             \ADC_VDC/add_23_3
Route         2   e 1.158                                  \ADC_VDC/n20691
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_4
Route         2   e 1.158                                  \ADC_VDC/n20692
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_5
Route         2   e 1.158                                  \ADC_VDC/n20693
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_6
Route         2   e 1.158                                  \ADC_VDC/n20694
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_7
Route         2   e 1.158                                  \ADC_VDC/n20695
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_8
Route         2   e 1.158                                  \ADC_VDC/n20696
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_9
Route         2   e 1.158                                  \ADC_VDC/n20697
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_10
Route         2   e 1.158                                  \ADC_VDC/n20698
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_11
Route         2   e 1.158                                  \ADC_VDC/n20699
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_12
Route         2   e 1.158                                  \ADC_VDC/n20700
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_13
Route         2   e 1.158                                  \ADC_VDC/n20701
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_14
Route         2   e 1.158                                  \ADC_VDC/n20702
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_15
Route         2   e 1.158                                  \ADC_VDC/n20703
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_16
Route         2   e 1.158                                  \ADC_VDC/n20704
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_17
Route         2   e 1.158                                  \ADC_VDC/n20705
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_18
Route         2   e 1.158                                  \ADC_VDC/n20706
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_19
Route         2   e 1.158                                  \ADC_VDC/n20707
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_20
Route         2   e 1.158                                  \ADC_VDC/n20708
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_21
Route         2   e 1.158                                  \ADC_VDC/n20709
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_22
Route         2   e 1.158                                  \ADC_VDC/n20710
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_23
Route         2   e 1.158                                  \ADC_VDC/n20711
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_24
Route         2   e 1.158                                  \ADC_VDC/n20712
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_25
Route         2   e 1.158                                  \ADC_VDC/n20713
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_26
Route         2   e 1.158                                  \ADC_VDC/n20714
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_27
Route         2   e 1.158                                  \ADC_VDC/n20715
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_28
Route         2   e 1.158                                  \ADC_VDC/n20716
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_29
Route         2   e 1.158                                  \ADC_VDC/n20717
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_30
Route         2   e 1.158                                  \ADC_VDC/n20718
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_31
Route         2   e 1.158                                  \ADC_VDC/n20719
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_32
Route         2   e 1.158                                  \ADC_VDC/n20720
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_33
Route         2   e 1.158                                  \ADC_VDC/n20721
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_34
Route         2   e 1.158                                  \ADC_VDC/n20722
LUT4        ---     0.408             CI to CO             \ADC_VDC/add_23_35
Route         1   e 1.020                                  \ADC_VDC/n20723
LUT4        ---     0.408             I3 to O              \ADC_VDC/add_23_36_lut
Route         1   e 1.020                                  \ADC_VDC/cmd_rdadcbuf_35__N_1344[34]
LUT4        ---     0.408             I0 to O              \ADC_VDC/adc_state_3__I_0_58_Mux_34_i15_4_lut
Route         1   e 1.020                                  \ADC_VDC/cmd_rdadcbuf_35__N_1260[34]
                  --------
                   56.160  (26.1% logic, 73.9% route), 36 logic levels.

Report: 57.859 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets DDS_MCLK1]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_32MHz]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk4 [get_nets \comm_spi/iclk]          |  1000.000 ns|    10.424 ns|     3  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk3 [get_nets clk_RTD]                 |  1000.000 ns|    11.376 ns|     7  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets VDC_CLK]                 |  1000.000 ns|    57.859 ns|    37  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets DDS_MCLK1]               |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_32MHz]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  3422 paths, 545 nets, and 1610 connections (23.0% coverage)


Peak memory: 73592832 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
