vcs *.v +define+SIM -sverilog -PP -assert enable_diag -l compile.log
