Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov 30 18:04:07 2023
| Host         : LAPTOP-K6G3ST0S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              63 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |            7 |
| Yes          | No                    | No                     |              24 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+------------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|        Clock Signal       |                     Enable Signal                    |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+------------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  CLK/ACLK                 | Station/matSys/__1/i__n_0                            |                                            |                1 |              1 |         1.00 |
|  CLK/CLK_DIV_reg[17]_0    |                                                      |                                            |                1 |              2 |         2.00 |
|  CLK/CLK                  |                                                      |                                            |                2 |              3 |         1.50 |
|  Station/WasherPWM/TCR0/E |                                                      |                                            |                2 |              3 |         1.50 |
|  CLK/ACLK                 | Drive/M0/DriveA[1]_i_1_n_0                           |                                            |                1 |              4 |         4.00 |
|  Drive/PWM0/TC/E          |                                                      |                                            |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG      | Station/SSEGDriver0/FSM_sequential_state_reg_n_0_[0] | Station/SSEGDriver0/decimalTemp[7]_i_1_n_0 |                3 |              8 |         2.67 |
| ~CLK/CLK                  |                                                      | Station/WasherPWM/TCR0/TCR[9]_i_1_n_0      |                3 |             10 |         3.33 |
|  CLK/ACLK                 |                                                      |                                            |                8 |             14 |         1.75 |
| ~CLK/CLK                  |                                                      |                                            |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG      |                                                      | CLK/ACLK_0                                 |                4 |             17 |         4.25 |
|  CLK100MHZ_IBUF_BUFG      | Station/SSEGDriver0/y_0                              |                                            |                7 |             19 |         2.71 |
|  CLK100MHZ_IBUF_BUFG      |                                                      |                                            |                7 |             21 |         3.00 |
+---------------------------+------------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+


