<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh4a › pinmux-sh7757.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>pinmux-sh7757.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SH7757 (B0 step) Pinmux</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2009-2010  Renesas Solutions Corp.</span>
<span class="cm"> *</span>
<span class="cm"> *  Author : Yoshihiro Shimoda &lt;shimoda.yoshihiro@renesas.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Based on SH7723 Pinmux</span>
<span class="cm"> *  Copyright (C) 2008  Magnus Damm</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;cpu/sh7757.h&gt;</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PINMUX_RESERVED</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span>
	<span class="n">PTA7_DATA</span><span class="p">,</span> <span class="n">PTA6_DATA</span><span class="p">,</span> <span class="n">PTA5_DATA</span><span class="p">,</span> <span class="n">PTA4_DATA</span><span class="p">,</span>
	<span class="n">PTA3_DATA</span><span class="p">,</span> <span class="n">PTA2_DATA</span><span class="p">,</span> <span class="n">PTA1_DATA</span><span class="p">,</span> <span class="n">PTA0_DATA</span><span class="p">,</span>
	<span class="n">PTB7_DATA</span><span class="p">,</span> <span class="n">PTB6_DATA</span><span class="p">,</span> <span class="n">PTB5_DATA</span><span class="p">,</span> <span class="n">PTB4_DATA</span><span class="p">,</span>
	<span class="n">PTB3_DATA</span><span class="p">,</span> <span class="n">PTB2_DATA</span><span class="p">,</span> <span class="n">PTB1_DATA</span><span class="p">,</span> <span class="n">PTB0_DATA</span><span class="p">,</span>
	<span class="n">PTC7_DATA</span><span class="p">,</span> <span class="n">PTC6_DATA</span><span class="p">,</span> <span class="n">PTC5_DATA</span><span class="p">,</span> <span class="n">PTC4_DATA</span><span class="p">,</span>
	<span class="n">PTC3_DATA</span><span class="p">,</span> <span class="n">PTC2_DATA</span><span class="p">,</span> <span class="n">PTC1_DATA</span><span class="p">,</span> <span class="n">PTC0_DATA</span><span class="p">,</span>
	<span class="n">PTD7_DATA</span><span class="p">,</span> <span class="n">PTD6_DATA</span><span class="p">,</span> <span class="n">PTD5_DATA</span><span class="p">,</span> <span class="n">PTD4_DATA</span><span class="p">,</span>
	<span class="n">PTD3_DATA</span><span class="p">,</span> <span class="n">PTD2_DATA</span><span class="p">,</span> <span class="n">PTD1_DATA</span><span class="p">,</span> <span class="n">PTD0_DATA</span><span class="p">,</span>
	<span class="n">PTE7_DATA</span><span class="p">,</span> <span class="n">PTE6_DATA</span><span class="p">,</span> <span class="n">PTE5_DATA</span><span class="p">,</span> <span class="n">PTE4_DATA</span><span class="p">,</span>
	<span class="n">PTE3_DATA</span><span class="p">,</span> <span class="n">PTE2_DATA</span><span class="p">,</span> <span class="n">PTE1_DATA</span><span class="p">,</span> <span class="n">PTE0_DATA</span><span class="p">,</span>
	<span class="n">PTF7_DATA</span><span class="p">,</span> <span class="n">PTF6_DATA</span><span class="p">,</span> <span class="n">PTF5_DATA</span><span class="p">,</span> <span class="n">PTF4_DATA</span><span class="p">,</span>
	<span class="n">PTF3_DATA</span><span class="p">,</span> <span class="n">PTF2_DATA</span><span class="p">,</span> <span class="n">PTF1_DATA</span><span class="p">,</span> <span class="n">PTF0_DATA</span><span class="p">,</span>
	<span class="n">PTG7_DATA</span><span class="p">,</span> <span class="n">PTG6_DATA</span><span class="p">,</span> <span class="n">PTG5_DATA</span><span class="p">,</span> <span class="n">PTG4_DATA</span><span class="p">,</span>
	<span class="n">PTG3_DATA</span><span class="p">,</span> <span class="n">PTG2_DATA</span><span class="p">,</span> <span class="n">PTG1_DATA</span><span class="p">,</span> <span class="n">PTG0_DATA</span><span class="p">,</span>
	<span class="n">PTH7_DATA</span><span class="p">,</span> <span class="n">PTH6_DATA</span><span class="p">,</span> <span class="n">PTH5_DATA</span><span class="p">,</span> <span class="n">PTH4_DATA</span><span class="p">,</span>
	<span class="n">PTH3_DATA</span><span class="p">,</span> <span class="n">PTH2_DATA</span><span class="p">,</span> <span class="n">PTH1_DATA</span><span class="p">,</span> <span class="n">PTH0_DATA</span><span class="p">,</span>
	<span class="n">PTI7_DATA</span><span class="p">,</span> <span class="n">PTI6_DATA</span><span class="p">,</span> <span class="n">PTI5_DATA</span><span class="p">,</span> <span class="n">PTI4_DATA</span><span class="p">,</span>
	<span class="n">PTI3_DATA</span><span class="p">,</span> <span class="n">PTI2_DATA</span><span class="p">,</span> <span class="n">PTI1_DATA</span><span class="p">,</span> <span class="n">PTI0_DATA</span><span class="p">,</span>
		   <span class="n">PTJ6_DATA</span><span class="p">,</span> <span class="n">PTJ5_DATA</span><span class="p">,</span> <span class="n">PTJ4_DATA</span><span class="p">,</span>
	<span class="n">PTJ3_DATA</span><span class="p">,</span> <span class="n">PTJ2_DATA</span><span class="p">,</span> <span class="n">PTJ1_DATA</span><span class="p">,</span> <span class="n">PTJ0_DATA</span><span class="p">,</span>
	<span class="n">PTK7_DATA</span><span class="p">,</span> <span class="n">PTK6_DATA</span><span class="p">,</span> <span class="n">PTK5_DATA</span><span class="p">,</span> <span class="n">PTK4_DATA</span><span class="p">,</span>
	<span class="n">PTK3_DATA</span><span class="p">,</span> <span class="n">PTK2_DATA</span><span class="p">,</span> <span class="n">PTK1_DATA</span><span class="p">,</span> <span class="n">PTK0_DATA</span><span class="p">,</span>
		   <span class="n">PTL6_DATA</span><span class="p">,</span> <span class="n">PTL5_DATA</span><span class="p">,</span> <span class="n">PTL4_DATA</span><span class="p">,</span>
	<span class="n">PTL3_DATA</span><span class="p">,</span> <span class="n">PTL2_DATA</span><span class="p">,</span> <span class="n">PTL1_DATA</span><span class="p">,</span> <span class="n">PTL0_DATA</span><span class="p">,</span>
	<span class="n">PTM7_DATA</span><span class="p">,</span> <span class="n">PTM6_DATA</span><span class="p">,</span> <span class="n">PTM5_DATA</span><span class="p">,</span> <span class="n">PTM4_DATA</span><span class="p">,</span>
	<span class="n">PTM3_DATA</span><span class="p">,</span> <span class="n">PTM2_DATA</span><span class="p">,</span> <span class="n">PTM1_DATA</span><span class="p">,</span> <span class="n">PTM0_DATA</span><span class="p">,</span>
		   <span class="n">PTN6_DATA</span><span class="p">,</span> <span class="n">PTN5_DATA</span><span class="p">,</span> <span class="n">PTN4_DATA</span><span class="p">,</span>
	<span class="n">PTN3_DATA</span><span class="p">,</span> <span class="n">PTN2_DATA</span><span class="p">,</span> <span class="n">PTN1_DATA</span><span class="p">,</span> <span class="n">PTN0_DATA</span><span class="p">,</span>
	<span class="n">PTO7_DATA</span><span class="p">,</span> <span class="n">PTO6_DATA</span><span class="p">,</span> <span class="n">PTO5_DATA</span><span class="p">,</span> <span class="n">PTO4_DATA</span><span class="p">,</span>
	<span class="n">PTO3_DATA</span><span class="p">,</span> <span class="n">PTO2_DATA</span><span class="p">,</span> <span class="n">PTO1_DATA</span><span class="p">,</span> <span class="n">PTO0_DATA</span><span class="p">,</span>
	<span class="n">PTP7_DATA</span><span class="p">,</span> <span class="n">PTP6_DATA</span><span class="p">,</span> <span class="n">PTP5_DATA</span><span class="p">,</span> <span class="n">PTP4_DATA</span><span class="p">,</span>
	<span class="n">PTP3_DATA</span><span class="p">,</span> <span class="n">PTP2_DATA</span><span class="p">,</span> <span class="n">PTP1_DATA</span><span class="p">,</span> <span class="n">PTP0_DATA</span><span class="p">,</span>
		   <span class="n">PTQ6_DATA</span><span class="p">,</span> <span class="n">PTQ5_DATA</span><span class="p">,</span> <span class="n">PTQ4_DATA</span><span class="p">,</span>
	<span class="n">PTQ3_DATA</span><span class="p">,</span> <span class="n">PTQ2_DATA</span><span class="p">,</span> <span class="n">PTQ1_DATA</span><span class="p">,</span> <span class="n">PTQ0_DATA</span><span class="p">,</span>
	<span class="n">PTR7_DATA</span><span class="p">,</span> <span class="n">PTR6_DATA</span><span class="p">,</span> <span class="n">PTR5_DATA</span><span class="p">,</span> <span class="n">PTR4_DATA</span><span class="p">,</span>
	<span class="n">PTR3_DATA</span><span class="p">,</span> <span class="n">PTR2_DATA</span><span class="p">,</span> <span class="n">PTR1_DATA</span><span class="p">,</span> <span class="n">PTR0_DATA</span><span class="p">,</span>
	<span class="n">PTS7_DATA</span><span class="p">,</span> <span class="n">PTS6_DATA</span><span class="p">,</span> <span class="n">PTS5_DATA</span><span class="p">,</span> <span class="n">PTS4_DATA</span><span class="p">,</span>
	<span class="n">PTS3_DATA</span><span class="p">,</span> <span class="n">PTS2_DATA</span><span class="p">,</span> <span class="n">PTS1_DATA</span><span class="p">,</span> <span class="n">PTS0_DATA</span><span class="p">,</span>
	<span class="n">PTT7_DATA</span><span class="p">,</span> <span class="n">PTT6_DATA</span><span class="p">,</span> <span class="n">PTT5_DATA</span><span class="p">,</span> <span class="n">PTT4_DATA</span><span class="p">,</span>
	<span class="n">PTT3_DATA</span><span class="p">,</span> <span class="n">PTT2_DATA</span><span class="p">,</span> <span class="n">PTT1_DATA</span><span class="p">,</span> <span class="n">PTT0_DATA</span><span class="p">,</span>
	<span class="n">PTU7_DATA</span><span class="p">,</span> <span class="n">PTU6_DATA</span><span class="p">,</span> <span class="n">PTU5_DATA</span><span class="p">,</span> <span class="n">PTU4_DATA</span><span class="p">,</span>
	<span class="n">PTU3_DATA</span><span class="p">,</span> <span class="n">PTU2_DATA</span><span class="p">,</span> <span class="n">PTU1_DATA</span><span class="p">,</span> <span class="n">PTU0_DATA</span><span class="p">,</span>
	<span class="n">PTV7_DATA</span><span class="p">,</span> <span class="n">PTV6_DATA</span><span class="p">,</span> <span class="n">PTV5_DATA</span><span class="p">,</span> <span class="n">PTV4_DATA</span><span class="p">,</span>
	<span class="n">PTV3_DATA</span><span class="p">,</span> <span class="n">PTV2_DATA</span><span class="p">,</span> <span class="n">PTV1_DATA</span><span class="p">,</span> <span class="n">PTV0_DATA</span><span class="p">,</span>
	<span class="n">PTW7_DATA</span><span class="p">,</span> <span class="n">PTW6_DATA</span><span class="p">,</span> <span class="n">PTW5_DATA</span><span class="p">,</span> <span class="n">PTW4_DATA</span><span class="p">,</span>
	<span class="n">PTW3_DATA</span><span class="p">,</span> <span class="n">PTW2_DATA</span><span class="p">,</span> <span class="n">PTW1_DATA</span><span class="p">,</span> <span class="n">PTW0_DATA</span><span class="p">,</span>
	<span class="n">PTX7_DATA</span><span class="p">,</span> <span class="n">PTX6_DATA</span><span class="p">,</span> <span class="n">PTX5_DATA</span><span class="p">,</span> <span class="n">PTX4_DATA</span><span class="p">,</span>
	<span class="n">PTX3_DATA</span><span class="p">,</span> <span class="n">PTX2_DATA</span><span class="p">,</span> <span class="n">PTX1_DATA</span><span class="p">,</span> <span class="n">PTX0_DATA</span><span class="p">,</span>
	<span class="n">PTY7_DATA</span><span class="p">,</span> <span class="n">PTY6_DATA</span><span class="p">,</span> <span class="n">PTY5_DATA</span><span class="p">,</span> <span class="n">PTY4_DATA</span><span class="p">,</span>
	<span class="n">PTY3_DATA</span><span class="p">,</span> <span class="n">PTY2_DATA</span><span class="p">,</span> <span class="n">PTY1_DATA</span><span class="p">,</span> <span class="n">PTY0_DATA</span><span class="p">,</span>
	<span class="n">PTZ7_DATA</span><span class="p">,</span> <span class="n">PTZ6_DATA</span><span class="p">,</span> <span class="n">PTZ5_DATA</span><span class="p">,</span> <span class="n">PTZ4_DATA</span><span class="p">,</span>
	<span class="n">PTZ3_DATA</span><span class="p">,</span> <span class="n">PTZ2_DATA</span><span class="p">,</span> <span class="n">PTZ1_DATA</span><span class="p">,</span> <span class="n">PTZ0_DATA</span><span class="p">,</span>
	<span class="n">PINMUX_DATA_END</span><span class="p">,</span>

	<span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span>
	<span class="n">PTA7_IN</span><span class="p">,</span> <span class="n">PTA6_IN</span><span class="p">,</span> <span class="n">PTA5_IN</span><span class="p">,</span> <span class="n">PTA4_IN</span><span class="p">,</span>
	<span class="n">PTA3_IN</span><span class="p">,</span> <span class="n">PTA2_IN</span><span class="p">,</span> <span class="n">PTA1_IN</span><span class="p">,</span> <span class="n">PTA0_IN</span><span class="p">,</span>
	<span class="n">PTB7_IN</span><span class="p">,</span> <span class="n">PTB6_IN</span><span class="p">,</span> <span class="n">PTB5_IN</span><span class="p">,</span> <span class="n">PTB4_IN</span><span class="p">,</span>
	<span class="n">PTB3_IN</span><span class="p">,</span> <span class="n">PTB2_IN</span><span class="p">,</span> <span class="n">PTB1_IN</span><span class="p">,</span> <span class="n">PTB0_IN</span><span class="p">,</span>
	<span class="n">PTC7_IN</span><span class="p">,</span> <span class="n">PTC6_IN</span><span class="p">,</span> <span class="n">PTC5_IN</span><span class="p">,</span> <span class="n">PTC4_IN</span><span class="p">,</span>
	<span class="n">PTC3_IN</span><span class="p">,</span> <span class="n">PTC2_IN</span><span class="p">,</span> <span class="n">PTC1_IN</span><span class="p">,</span> <span class="n">PTC0_IN</span><span class="p">,</span>
	<span class="n">PTD7_IN</span><span class="p">,</span> <span class="n">PTD6_IN</span><span class="p">,</span> <span class="n">PTD5_IN</span><span class="p">,</span> <span class="n">PTD4_IN</span><span class="p">,</span>
	<span class="n">PTD3_IN</span><span class="p">,</span> <span class="n">PTD2_IN</span><span class="p">,</span> <span class="n">PTD1_IN</span><span class="p">,</span> <span class="n">PTD0_IN</span><span class="p">,</span>
	<span class="n">PTE7_IN</span><span class="p">,</span> <span class="n">PTE6_IN</span><span class="p">,</span> <span class="n">PTE5_IN</span><span class="p">,</span> <span class="n">PTE4_IN</span><span class="p">,</span>
	<span class="n">PTE3_IN</span><span class="p">,</span> <span class="n">PTE2_IN</span><span class="p">,</span> <span class="n">PTE1_IN</span><span class="p">,</span> <span class="n">PTE0_IN</span><span class="p">,</span>
	<span class="n">PTF7_IN</span><span class="p">,</span> <span class="n">PTF6_IN</span><span class="p">,</span> <span class="n">PTF5_IN</span><span class="p">,</span> <span class="n">PTF4_IN</span><span class="p">,</span>
	<span class="n">PTF3_IN</span><span class="p">,</span> <span class="n">PTF2_IN</span><span class="p">,</span> <span class="n">PTF1_IN</span><span class="p">,</span> <span class="n">PTF0_IN</span><span class="p">,</span>
	<span class="n">PTG7_IN</span><span class="p">,</span> <span class="n">PTG6_IN</span><span class="p">,</span> <span class="n">PTG5_IN</span><span class="p">,</span> <span class="n">PTG4_IN</span><span class="p">,</span>
	<span class="n">PTG3_IN</span><span class="p">,</span> <span class="n">PTG2_IN</span><span class="p">,</span> <span class="n">PTG1_IN</span><span class="p">,</span> <span class="n">PTG0_IN</span><span class="p">,</span>
	<span class="n">PTH7_IN</span><span class="p">,</span> <span class="n">PTH6_IN</span><span class="p">,</span> <span class="n">PTH5_IN</span><span class="p">,</span> <span class="n">PTH4_IN</span><span class="p">,</span>
	<span class="n">PTH3_IN</span><span class="p">,</span> <span class="n">PTH2_IN</span><span class="p">,</span> <span class="n">PTH1_IN</span><span class="p">,</span> <span class="n">PTH0_IN</span><span class="p">,</span>
	<span class="n">PTI7_IN</span><span class="p">,</span> <span class="n">PTI6_IN</span><span class="p">,</span> <span class="n">PTI5_IN</span><span class="p">,</span> <span class="n">PTI4_IN</span><span class="p">,</span>
	<span class="n">PTI3_IN</span><span class="p">,</span> <span class="n">PTI2_IN</span><span class="p">,</span> <span class="n">PTI1_IN</span><span class="p">,</span> <span class="n">PTI0_IN</span><span class="p">,</span>
		 <span class="n">PTJ6_IN</span><span class="p">,</span> <span class="n">PTJ5_IN</span><span class="p">,</span> <span class="n">PTJ4_IN</span><span class="p">,</span>
	<span class="n">PTJ3_IN</span><span class="p">,</span> <span class="n">PTJ2_IN</span><span class="p">,</span> <span class="n">PTJ1_IN</span><span class="p">,</span> <span class="n">PTJ0_IN</span><span class="p">,</span>
	<span class="n">PTK7_IN</span><span class="p">,</span> <span class="n">PTK6_IN</span><span class="p">,</span> <span class="n">PTK5_IN</span><span class="p">,</span> <span class="n">PTK4_IN</span><span class="p">,</span>
	<span class="n">PTK3_IN</span><span class="p">,</span> <span class="n">PTK2_IN</span><span class="p">,</span> <span class="n">PTK1_IN</span><span class="p">,</span> <span class="n">PTK0_IN</span><span class="p">,</span>
		 <span class="n">PTL6_IN</span><span class="p">,</span> <span class="n">PTL5_IN</span><span class="p">,</span> <span class="n">PTL4_IN</span><span class="p">,</span>
	<span class="n">PTL3_IN</span><span class="p">,</span> <span class="n">PTL2_IN</span><span class="p">,</span> <span class="n">PTL1_IN</span><span class="p">,</span> <span class="n">PTL0_IN</span><span class="p">,</span>
	<span class="n">PTM7_IN</span><span class="p">,</span> <span class="n">PTM6_IN</span><span class="p">,</span> <span class="n">PTM5_IN</span><span class="p">,</span> <span class="n">PTM4_IN</span><span class="p">,</span>
	<span class="n">PTM3_IN</span><span class="p">,</span> <span class="n">PTM2_IN</span><span class="p">,</span> <span class="n">PTM1_IN</span><span class="p">,</span> <span class="n">PTM0_IN</span><span class="p">,</span>
		 <span class="n">PTN6_IN</span><span class="p">,</span> <span class="n">PTN5_IN</span><span class="p">,</span> <span class="n">PTN4_IN</span><span class="p">,</span>
	<span class="n">PTN3_IN</span><span class="p">,</span> <span class="n">PTN2_IN</span><span class="p">,</span> <span class="n">PTN1_IN</span><span class="p">,</span> <span class="n">PTN0_IN</span><span class="p">,</span>
	<span class="n">PTO7_IN</span><span class="p">,</span> <span class="n">PTO6_IN</span><span class="p">,</span> <span class="n">PTO5_IN</span><span class="p">,</span> <span class="n">PTO4_IN</span><span class="p">,</span>
	<span class="n">PTO3_IN</span><span class="p">,</span> <span class="n">PTO2_IN</span><span class="p">,</span> <span class="n">PTO1_IN</span><span class="p">,</span> <span class="n">PTO0_IN</span><span class="p">,</span>
	<span class="n">PTP7_IN</span><span class="p">,</span> <span class="n">PTP6_IN</span><span class="p">,</span> <span class="n">PTP5_IN</span><span class="p">,</span> <span class="n">PTP4_IN</span><span class="p">,</span>
	<span class="n">PTP3_IN</span><span class="p">,</span> <span class="n">PTP2_IN</span><span class="p">,</span> <span class="n">PTP1_IN</span><span class="p">,</span> <span class="n">PTP0_IN</span><span class="p">,</span>
		 <span class="n">PTQ6_IN</span><span class="p">,</span> <span class="n">PTQ5_IN</span><span class="p">,</span> <span class="n">PTQ4_IN</span><span class="p">,</span>
	<span class="n">PTQ3_IN</span><span class="p">,</span> <span class="n">PTQ2_IN</span><span class="p">,</span> <span class="n">PTQ1_IN</span><span class="p">,</span> <span class="n">PTQ0_IN</span><span class="p">,</span>
	<span class="n">PTR7_IN</span><span class="p">,</span> <span class="n">PTR6_IN</span><span class="p">,</span> <span class="n">PTR5_IN</span><span class="p">,</span> <span class="n">PTR4_IN</span><span class="p">,</span>
	<span class="n">PTR3_IN</span><span class="p">,</span> <span class="n">PTR2_IN</span><span class="p">,</span> <span class="n">PTR1_IN</span><span class="p">,</span> <span class="n">PTR0_IN</span><span class="p">,</span>
	<span class="n">PTS7_IN</span><span class="p">,</span> <span class="n">PTS6_IN</span><span class="p">,</span> <span class="n">PTS5_IN</span><span class="p">,</span> <span class="n">PTS4_IN</span><span class="p">,</span>
	<span class="n">PTS3_IN</span><span class="p">,</span> <span class="n">PTS2_IN</span><span class="p">,</span> <span class="n">PTS1_IN</span><span class="p">,</span> <span class="n">PTS0_IN</span><span class="p">,</span>
	<span class="n">PTT7_IN</span><span class="p">,</span> <span class="n">PTT6_IN</span><span class="p">,</span> <span class="n">PTT5_IN</span><span class="p">,</span> <span class="n">PTT4_IN</span><span class="p">,</span>
	<span class="n">PTT3_IN</span><span class="p">,</span> <span class="n">PTT2_IN</span><span class="p">,</span> <span class="n">PTT1_IN</span><span class="p">,</span> <span class="n">PTT0_IN</span><span class="p">,</span>
	<span class="n">PTU7_IN</span><span class="p">,</span> <span class="n">PTU6_IN</span><span class="p">,</span> <span class="n">PTU5_IN</span><span class="p">,</span> <span class="n">PTU4_IN</span><span class="p">,</span>
	<span class="n">PTU3_IN</span><span class="p">,</span> <span class="n">PTU2_IN</span><span class="p">,</span> <span class="n">PTU1_IN</span><span class="p">,</span> <span class="n">PTU0_IN</span><span class="p">,</span>
	<span class="n">PTV7_IN</span><span class="p">,</span> <span class="n">PTV6_IN</span><span class="p">,</span> <span class="n">PTV5_IN</span><span class="p">,</span> <span class="n">PTV4_IN</span><span class="p">,</span>
	<span class="n">PTV3_IN</span><span class="p">,</span> <span class="n">PTV2_IN</span><span class="p">,</span> <span class="n">PTV1_IN</span><span class="p">,</span> <span class="n">PTV0_IN</span><span class="p">,</span>
	<span class="n">PTW7_IN</span><span class="p">,</span> <span class="n">PTW6_IN</span><span class="p">,</span> <span class="n">PTW5_IN</span><span class="p">,</span> <span class="n">PTW4_IN</span><span class="p">,</span>
	<span class="n">PTW3_IN</span><span class="p">,</span> <span class="n">PTW2_IN</span><span class="p">,</span> <span class="n">PTW1_IN</span><span class="p">,</span> <span class="n">PTW0_IN</span><span class="p">,</span>
	<span class="n">PTX7_IN</span><span class="p">,</span> <span class="n">PTX6_IN</span><span class="p">,</span> <span class="n">PTX5_IN</span><span class="p">,</span> <span class="n">PTX4_IN</span><span class="p">,</span>
	<span class="n">PTX3_IN</span><span class="p">,</span> <span class="n">PTX2_IN</span><span class="p">,</span> <span class="n">PTX1_IN</span><span class="p">,</span> <span class="n">PTX0_IN</span><span class="p">,</span>
	<span class="n">PTY7_IN</span><span class="p">,</span> <span class="n">PTY6_IN</span><span class="p">,</span> <span class="n">PTY5_IN</span><span class="p">,</span> <span class="n">PTY4_IN</span><span class="p">,</span>
	<span class="n">PTY3_IN</span><span class="p">,</span> <span class="n">PTY2_IN</span><span class="p">,</span> <span class="n">PTY1_IN</span><span class="p">,</span> <span class="n">PTY0_IN</span><span class="p">,</span>
	<span class="n">PTZ7_IN</span><span class="p">,</span> <span class="n">PTZ6_IN</span><span class="p">,</span> <span class="n">PTZ5_IN</span><span class="p">,</span> <span class="n">PTZ4_IN</span><span class="p">,</span>
	<span class="n">PTZ3_IN</span><span class="p">,</span> <span class="n">PTZ2_IN</span><span class="p">,</span> <span class="n">PTZ1_IN</span><span class="p">,</span> <span class="n">PTZ0_IN</span><span class="p">,</span>
	<span class="n">PINMUX_INPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_INPUT_PULLUP_BEGIN</span><span class="p">,</span>
	<span class="n">PTA7_IN_PU</span><span class="p">,</span> <span class="n">PTA6_IN_PU</span><span class="p">,</span> <span class="n">PTA5_IN_PU</span><span class="p">,</span> <span class="n">PTA4_IN_PU</span><span class="p">,</span>
	<span class="n">PTA3_IN_PU</span><span class="p">,</span> <span class="n">PTA2_IN_PU</span><span class="p">,</span> <span class="n">PTA1_IN_PU</span><span class="p">,</span> <span class="n">PTA0_IN_PU</span><span class="p">,</span>
	<span class="n">PTD7_IN_PU</span><span class="p">,</span> <span class="n">PTD6_IN_PU</span><span class="p">,</span> <span class="n">PTD5_IN_PU</span><span class="p">,</span> <span class="n">PTD4_IN_PU</span><span class="p">,</span>
	<span class="n">PTD3_IN_PU</span><span class="p">,</span> <span class="n">PTD2_IN_PU</span><span class="p">,</span> <span class="n">PTD1_IN_PU</span><span class="p">,</span> <span class="n">PTD0_IN_PU</span><span class="p">,</span>
	<span class="n">PTE7_IN_PU</span><span class="p">,</span> <span class="n">PTE6_IN_PU</span><span class="p">,</span> <span class="n">PTE5_IN_PU</span><span class="p">,</span> <span class="n">PTE4_IN_PU</span><span class="p">,</span>
	<span class="n">PTE3_IN_PU</span><span class="p">,</span> <span class="n">PTE2_IN_PU</span><span class="p">,</span> <span class="n">PTE1_IN_PU</span><span class="p">,</span> <span class="n">PTE0_IN_PU</span><span class="p">,</span>
	<span class="n">PTF7_IN_PU</span><span class="p">,</span> <span class="n">PTF6_IN_PU</span><span class="p">,</span> <span class="n">PTF5_IN_PU</span><span class="p">,</span> <span class="n">PTF4_IN_PU</span><span class="p">,</span>
	<span class="n">PTF3_IN_PU</span><span class="p">,</span> <span class="n">PTF2_IN_PU</span><span class="p">,</span> <span class="n">PTF1_IN_PU</span><span class="p">,</span> <span class="n">PTF0_IN_PU</span><span class="p">,</span>
	<span class="n">PTG7_IN_PU</span><span class="p">,</span> <span class="n">PTG6_IN_PU</span><span class="p">,</span>		    <span class="n">PTG4_IN_PU</span><span class="p">,</span>
	<span class="n">PTH7_IN_PU</span><span class="p">,</span> <span class="n">PTH6_IN_PU</span><span class="p">,</span> <span class="n">PTH5_IN_PU</span><span class="p">,</span> <span class="n">PTH4_IN_PU</span><span class="p">,</span>
	<span class="n">PTH3_IN_PU</span><span class="p">,</span> <span class="n">PTH2_IN_PU</span><span class="p">,</span> <span class="n">PTH1_IN_PU</span><span class="p">,</span> <span class="n">PTH0_IN_PU</span><span class="p">,</span>
	<span class="n">PTI7_IN_PU</span><span class="p">,</span> <span class="n">PTI6_IN_PU</span><span class="p">,</span>		    <span class="n">PTI4_IN_PU</span><span class="p">,</span>
	<span class="n">PTI3_IN_PU</span><span class="p">,</span> <span class="n">PTI2_IN_PU</span><span class="p">,</span> <span class="n">PTI1_IN_PU</span><span class="p">,</span> <span class="n">PTI0_IN_PU</span><span class="p">,</span>
		    <span class="n">PTJ6_IN_PU</span><span class="p">,</span> <span class="n">PTJ5_IN_PU</span><span class="p">,</span> <span class="n">PTJ4_IN_PU</span><span class="p">,</span>
	<span class="n">PTJ3_IN_PU</span><span class="p">,</span> <span class="n">PTJ2_IN_PU</span><span class="p">,</span> <span class="n">PTJ1_IN_PU</span><span class="p">,</span> <span class="n">PTJ0_IN_PU</span><span class="p">,</span>
	<span class="n">PTK7_IN_PU</span><span class="p">,</span> <span class="n">PTK6_IN_PU</span><span class="p">,</span> <span class="n">PTK5_IN_PU</span><span class="p">,</span> <span class="n">PTK4_IN_PU</span><span class="p">,</span>
	<span class="n">PTK3_IN_PU</span><span class="p">,</span> <span class="n">PTK2_IN_PU</span><span class="p">,</span> <span class="n">PTK1_IN_PU</span><span class="p">,</span> <span class="n">PTK0_IN_PU</span><span class="p">,</span>
		    <span class="n">PTL6_IN_PU</span><span class="p">,</span> <span class="n">PTL5_IN_PU</span><span class="p">,</span> <span class="n">PTL4_IN_PU</span><span class="p">,</span>
	<span class="n">PTL3_IN_PU</span><span class="p">,</span> <span class="n">PTL2_IN_PU</span><span class="p">,</span> <span class="n">PTL1_IN_PU</span><span class="p">,</span> <span class="n">PTL0_IN_PU</span><span class="p">,</span>
	<span class="n">PTM7_IN_PU</span><span class="p">,</span> <span class="n">PTM6_IN_PU</span><span class="p">,</span> <span class="n">PTM5_IN_PU</span><span class="p">,</span> <span class="n">PTM4_IN_PU</span><span class="p">,</span>
					    <span class="n">PTN4_IN_PU</span><span class="p">,</span>
	<span class="n">PTN3_IN_PU</span><span class="p">,</span> <span class="n">PTN2_IN_PU</span><span class="p">,</span> <span class="n">PTN1_IN_PU</span><span class="p">,</span> <span class="n">PTN0_IN_PU</span><span class="p">,</span>
	<span class="n">PTO7_IN_PU</span><span class="p">,</span> <span class="n">PTO6_IN_PU</span><span class="p">,</span> <span class="n">PTO5_IN_PU</span><span class="p">,</span> <span class="n">PTO4_IN_PU</span><span class="p">,</span>
	<span class="n">PTO3_IN_PU</span><span class="p">,</span> <span class="n">PTO2_IN_PU</span><span class="p">,</span> <span class="n">PTO1_IN_PU</span><span class="p">,</span> <span class="n">PTO0_IN_PU</span><span class="p">,</span>
	<span class="n">PTT7_IN_PU</span><span class="p">,</span> <span class="n">PTT6_IN_PU</span><span class="p">,</span> <span class="n">PTT5_IN_PU</span><span class="p">,</span> <span class="n">PTT4_IN_PU</span><span class="p">,</span>
	<span class="n">PTT3_IN_PU</span><span class="p">,</span> <span class="n">PTT2_IN_PU</span><span class="p">,</span> <span class="n">PTT1_IN_PU</span><span class="p">,</span> <span class="n">PTT0_IN_PU</span><span class="p">,</span>
	<span class="n">PTU7_IN_PU</span><span class="p">,</span> <span class="n">PTU6_IN_PU</span><span class="p">,</span> <span class="n">PTU5_IN_PU</span><span class="p">,</span> <span class="n">PTU4_IN_PU</span><span class="p">,</span>
	<span class="n">PTU3_IN_PU</span><span class="p">,</span> <span class="n">PTU2_IN_PU</span><span class="p">,</span> <span class="n">PTU1_IN_PU</span><span class="p">,</span> <span class="n">PTU0_IN_PU</span><span class="p">,</span>
	<span class="n">PTV7_IN_PU</span><span class="p">,</span> <span class="n">PTV6_IN_PU</span><span class="p">,</span> <span class="n">PTV5_IN_PU</span><span class="p">,</span> <span class="n">PTV4_IN_PU</span><span class="p">,</span>
	<span class="n">PTV3_IN_PU</span><span class="p">,</span> <span class="n">PTV2_IN_PU</span><span class="p">,</span>
				<span class="n">PTW1_IN_PU</span><span class="p">,</span> <span class="n">PTW0_IN_PU</span><span class="p">,</span>
	<span class="n">PTX7_IN_PU</span><span class="p">,</span> <span class="n">PTX6_IN_PU</span><span class="p">,</span> <span class="n">PTX5_IN_PU</span><span class="p">,</span> <span class="n">PTX4_IN_PU</span><span class="p">,</span>
	<span class="n">PTX3_IN_PU</span><span class="p">,</span> <span class="n">PTX2_IN_PU</span><span class="p">,</span> <span class="n">PTX1_IN_PU</span><span class="p">,</span> <span class="n">PTX0_IN_PU</span><span class="p">,</span>
	<span class="n">PTY7_IN_PU</span><span class="p">,</span> <span class="n">PTY6_IN_PU</span><span class="p">,</span> <span class="n">PTY5_IN_PU</span><span class="p">,</span> <span class="n">PTY4_IN_PU</span><span class="p">,</span>
	<span class="n">PTY3_IN_PU</span><span class="p">,</span> <span class="n">PTY2_IN_PU</span><span class="p">,</span> <span class="n">PTY1_IN_PU</span><span class="p">,</span> <span class="n">PTY0_IN_PU</span><span class="p">,</span>
	<span class="n">PTZ7_IN_PU</span><span class="p">,</span> <span class="n">PTZ6_IN_PU</span><span class="p">,</span> <span class="n">PTZ5_IN_PU</span><span class="p">,</span> <span class="n">PTZ4_IN_PU</span><span class="p">,</span>
	<span class="n">PTZ3_IN_PU</span><span class="p">,</span> <span class="n">PTZ2_IN_PU</span><span class="p">,</span> <span class="n">PTZ1_IN_PU</span><span class="p">,</span> <span class="n">PTZ0_IN_PU</span><span class="p">,</span>
	<span class="n">PINMUX_INPUT_PULLUP_END</span><span class="p">,</span>

	<span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span>
	<span class="n">PTA7_OUT</span><span class="p">,</span> <span class="n">PTA6_OUT</span><span class="p">,</span> <span class="n">PTA5_OUT</span><span class="p">,</span> <span class="n">PTA4_OUT</span><span class="p">,</span>
	<span class="n">PTA3_OUT</span><span class="p">,</span> <span class="n">PTA2_OUT</span><span class="p">,</span> <span class="n">PTA1_OUT</span><span class="p">,</span> <span class="n">PTA0_OUT</span><span class="p">,</span>
	<span class="n">PTB7_OUT</span><span class="p">,</span> <span class="n">PTB6_OUT</span><span class="p">,</span> <span class="n">PTB5_OUT</span><span class="p">,</span> <span class="n">PTB4_OUT</span><span class="p">,</span>
	<span class="n">PTB3_OUT</span><span class="p">,</span> <span class="n">PTB2_OUT</span><span class="p">,</span> <span class="n">PTB1_OUT</span><span class="p">,</span> <span class="n">PTB0_OUT</span><span class="p">,</span>
	<span class="n">PTC7_OUT</span><span class="p">,</span> <span class="n">PTC6_OUT</span><span class="p">,</span> <span class="n">PTC5_OUT</span><span class="p">,</span> <span class="n">PTC4_OUT</span><span class="p">,</span>
	<span class="n">PTC3_OUT</span><span class="p">,</span> <span class="n">PTC2_OUT</span><span class="p">,</span> <span class="n">PTC1_OUT</span><span class="p">,</span> <span class="n">PTC0_OUT</span><span class="p">,</span>
	<span class="n">PTD7_OUT</span><span class="p">,</span> <span class="n">PTD6_OUT</span><span class="p">,</span> <span class="n">PTD5_OUT</span><span class="p">,</span> <span class="n">PTD4_OUT</span><span class="p">,</span>
	<span class="n">PTD3_OUT</span><span class="p">,</span> <span class="n">PTD2_OUT</span><span class="p">,</span> <span class="n">PTD1_OUT</span><span class="p">,</span> <span class="n">PTD0_OUT</span><span class="p">,</span>
	<span class="n">PTE7_OUT</span><span class="p">,</span> <span class="n">PTE6_OUT</span><span class="p">,</span> <span class="n">PTE5_OUT</span><span class="p">,</span> <span class="n">PTE4_OUT</span><span class="p">,</span>
	<span class="n">PTE3_OUT</span><span class="p">,</span> <span class="n">PTE2_OUT</span><span class="p">,</span> <span class="n">PTE1_OUT</span><span class="p">,</span> <span class="n">PTE0_OUT</span><span class="p">,</span>
	<span class="n">PTF7_OUT</span><span class="p">,</span> <span class="n">PTF6_OUT</span><span class="p">,</span> <span class="n">PTF5_OUT</span><span class="p">,</span> <span class="n">PTF4_OUT</span><span class="p">,</span>
	<span class="n">PTF3_OUT</span><span class="p">,</span> <span class="n">PTF2_OUT</span><span class="p">,</span> <span class="n">PTF1_OUT</span><span class="p">,</span> <span class="n">PTF0_OUT</span><span class="p">,</span>
	<span class="n">PTG7_OUT</span><span class="p">,</span> <span class="n">PTG6_OUT</span><span class="p">,</span> <span class="n">PTG5_OUT</span><span class="p">,</span> <span class="n">PTG4_OUT</span><span class="p">,</span>
	<span class="n">PTG3_OUT</span><span class="p">,</span> <span class="n">PTG2_OUT</span><span class="p">,</span> <span class="n">PTG1_OUT</span><span class="p">,</span> <span class="n">PTG0_OUT</span><span class="p">,</span>
	<span class="n">PTH7_OUT</span><span class="p">,</span> <span class="n">PTH6_OUT</span><span class="p">,</span> <span class="n">PTH5_OUT</span><span class="p">,</span> <span class="n">PTH4_OUT</span><span class="p">,</span>
	<span class="n">PTH3_OUT</span><span class="p">,</span> <span class="n">PTH2_OUT</span><span class="p">,</span> <span class="n">PTH1_OUT</span><span class="p">,</span> <span class="n">PTH0_OUT</span><span class="p">,</span>
	<span class="n">PTI7_OUT</span><span class="p">,</span> <span class="n">PTI6_OUT</span><span class="p">,</span> <span class="n">PTI5_OUT</span><span class="p">,</span> <span class="n">PTI4_OUT</span><span class="p">,</span>
	<span class="n">PTI3_OUT</span><span class="p">,</span> <span class="n">PTI2_OUT</span><span class="p">,</span> <span class="n">PTI1_OUT</span><span class="p">,</span> <span class="n">PTI0_OUT</span><span class="p">,</span>
		  <span class="n">PTJ6_OUT</span><span class="p">,</span> <span class="n">PTJ5_OUT</span><span class="p">,</span> <span class="n">PTJ4_OUT</span><span class="p">,</span>
	<span class="n">PTJ3_OUT</span><span class="p">,</span> <span class="n">PTJ2_OUT</span><span class="p">,</span> <span class="n">PTJ1_OUT</span><span class="p">,</span> <span class="n">PTJ0_OUT</span><span class="p">,</span>
	<span class="n">PTK7_OUT</span><span class="p">,</span> <span class="n">PTK6_OUT</span><span class="p">,</span> <span class="n">PTK5_OUT</span><span class="p">,</span> <span class="n">PTK4_OUT</span><span class="p">,</span>
	<span class="n">PTK3_OUT</span><span class="p">,</span> <span class="n">PTK2_OUT</span><span class="p">,</span> <span class="n">PTK1_OUT</span><span class="p">,</span> <span class="n">PTK0_OUT</span><span class="p">,</span>
		  <span class="n">PTL6_OUT</span><span class="p">,</span> <span class="n">PTL5_OUT</span><span class="p">,</span> <span class="n">PTL4_OUT</span><span class="p">,</span>
	<span class="n">PTL3_OUT</span><span class="p">,</span> <span class="n">PTL2_OUT</span><span class="p">,</span> <span class="n">PTL1_OUT</span><span class="p">,</span> <span class="n">PTL0_OUT</span><span class="p">,</span>
	<span class="n">PTM7_OUT</span><span class="p">,</span> <span class="n">PTM6_OUT</span><span class="p">,</span> <span class="n">PTM5_OUT</span><span class="p">,</span> <span class="n">PTM4_OUT</span><span class="p">,</span>
	<span class="n">PTM3_OUT</span><span class="p">,</span> <span class="n">PTM2_OUT</span><span class="p">,</span> <span class="n">PTM1_OUT</span><span class="p">,</span> <span class="n">PTM0_OUT</span><span class="p">,</span>
		  <span class="n">PTN6_OUT</span><span class="p">,</span> <span class="n">PTN5_OUT</span><span class="p">,</span> <span class="n">PTN4_OUT</span><span class="p">,</span>
	<span class="n">PTN3_OUT</span><span class="p">,</span> <span class="n">PTN2_OUT</span><span class="p">,</span> <span class="n">PTN1_OUT</span><span class="p">,</span> <span class="n">PTN0_OUT</span><span class="p">,</span>
	<span class="n">PTO7_OUT</span><span class="p">,</span> <span class="n">PTO6_OUT</span><span class="p">,</span> <span class="n">PTO5_OUT</span><span class="p">,</span> <span class="n">PTO4_OUT</span><span class="p">,</span>
	<span class="n">PTO3_OUT</span><span class="p">,</span> <span class="n">PTO2_OUT</span><span class="p">,</span> <span class="n">PTO1_OUT</span><span class="p">,</span> <span class="n">PTO0_OUT</span><span class="p">,</span>
	<span class="n">PTP7_OUT</span><span class="p">,</span> <span class="n">PTP6_OUT</span><span class="p">,</span> <span class="n">PTP5_OUT</span><span class="p">,</span> <span class="n">PTP4_OUT</span><span class="p">,</span>
	<span class="n">PTP3_OUT</span><span class="p">,</span> <span class="n">PTP2_OUT</span><span class="p">,</span> <span class="n">PTP1_OUT</span><span class="p">,</span> <span class="n">PTP0_OUT</span><span class="p">,</span>
		  <span class="n">PTQ6_OUT</span><span class="p">,</span> <span class="n">PTQ5_OUT</span><span class="p">,</span> <span class="n">PTQ4_OUT</span><span class="p">,</span>
	<span class="n">PTQ3_OUT</span><span class="p">,</span> <span class="n">PTQ2_OUT</span><span class="p">,</span> <span class="n">PTQ1_OUT</span><span class="p">,</span> <span class="n">PTQ0_OUT</span><span class="p">,</span>
	<span class="n">PTR7_OUT</span><span class="p">,</span> <span class="n">PTR6_OUT</span><span class="p">,</span> <span class="n">PTR5_OUT</span><span class="p">,</span> <span class="n">PTR4_OUT</span><span class="p">,</span>
	<span class="n">PTR3_OUT</span><span class="p">,</span> <span class="n">PTR2_OUT</span><span class="p">,</span> <span class="n">PTR1_OUT</span><span class="p">,</span> <span class="n">PTR0_OUT</span><span class="p">,</span>
	<span class="n">PTS7_OUT</span><span class="p">,</span> <span class="n">PTS6_OUT</span><span class="p">,</span> <span class="n">PTS5_OUT</span><span class="p">,</span> <span class="n">PTS4_OUT</span><span class="p">,</span>
	<span class="n">PTS3_OUT</span><span class="p">,</span> <span class="n">PTS2_OUT</span><span class="p">,</span> <span class="n">PTS1_OUT</span><span class="p">,</span> <span class="n">PTS0_OUT</span><span class="p">,</span>
	<span class="n">PTT7_OUT</span><span class="p">,</span> <span class="n">PTT6_OUT</span><span class="p">,</span> <span class="n">PTT5_OUT</span><span class="p">,</span> <span class="n">PTT4_OUT</span><span class="p">,</span>
	<span class="n">PTT3_OUT</span><span class="p">,</span> <span class="n">PTT2_OUT</span><span class="p">,</span> <span class="n">PTT1_OUT</span><span class="p">,</span> <span class="n">PTT0_OUT</span><span class="p">,</span>
	<span class="n">PTU7_OUT</span><span class="p">,</span> <span class="n">PTU6_OUT</span><span class="p">,</span> <span class="n">PTU5_OUT</span><span class="p">,</span> <span class="n">PTU4_OUT</span><span class="p">,</span>
	<span class="n">PTU3_OUT</span><span class="p">,</span> <span class="n">PTU2_OUT</span><span class="p">,</span> <span class="n">PTU1_OUT</span><span class="p">,</span> <span class="n">PTU0_OUT</span><span class="p">,</span>
	<span class="n">PTV7_OUT</span><span class="p">,</span> <span class="n">PTV6_OUT</span><span class="p">,</span> <span class="n">PTV5_OUT</span><span class="p">,</span> <span class="n">PTV4_OUT</span><span class="p">,</span>
	<span class="n">PTV3_OUT</span><span class="p">,</span> <span class="n">PTV2_OUT</span><span class="p">,</span> <span class="n">PTV1_OUT</span><span class="p">,</span> <span class="n">PTV0_OUT</span><span class="p">,</span>
	<span class="n">PTW7_OUT</span><span class="p">,</span> <span class="n">PTW6_OUT</span><span class="p">,</span> <span class="n">PTW5_OUT</span><span class="p">,</span> <span class="n">PTW4_OUT</span><span class="p">,</span>
	<span class="n">PTW3_OUT</span><span class="p">,</span> <span class="n">PTW2_OUT</span><span class="p">,</span> <span class="n">PTW1_OUT</span><span class="p">,</span> <span class="n">PTW0_OUT</span><span class="p">,</span>
	<span class="n">PTX7_OUT</span><span class="p">,</span> <span class="n">PTX6_OUT</span><span class="p">,</span> <span class="n">PTX5_OUT</span><span class="p">,</span> <span class="n">PTX4_OUT</span><span class="p">,</span>
	<span class="n">PTX3_OUT</span><span class="p">,</span> <span class="n">PTX2_OUT</span><span class="p">,</span> <span class="n">PTX1_OUT</span><span class="p">,</span> <span class="n">PTX0_OUT</span><span class="p">,</span>
	<span class="n">PTY7_OUT</span><span class="p">,</span> <span class="n">PTY6_OUT</span><span class="p">,</span> <span class="n">PTY5_OUT</span><span class="p">,</span> <span class="n">PTY4_OUT</span><span class="p">,</span>
	<span class="n">PTY3_OUT</span><span class="p">,</span> <span class="n">PTY2_OUT</span><span class="p">,</span> <span class="n">PTY1_OUT</span><span class="p">,</span> <span class="n">PTY0_OUT</span><span class="p">,</span>
	<span class="n">PTZ7_OUT</span><span class="p">,</span> <span class="n">PTZ6_OUT</span><span class="p">,</span> <span class="n">PTZ5_OUT</span><span class="p">,</span> <span class="n">PTZ4_OUT</span><span class="p">,</span>
	<span class="n">PTZ3_OUT</span><span class="p">,</span> <span class="n">PTZ2_OUT</span><span class="p">,</span> <span class="n">PTZ1_OUT</span><span class="p">,</span> <span class="n">PTZ0_OUT</span><span class="p">,</span>
	<span class="n">PINMUX_OUTPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span>
	<span class="n">PTA7_FN</span><span class="p">,</span> <span class="n">PTA6_FN</span><span class="p">,</span> <span class="n">PTA5_FN</span><span class="p">,</span> <span class="n">PTA4_FN</span><span class="p">,</span>
	<span class="n">PTA3_FN</span><span class="p">,</span> <span class="n">PTA2_FN</span><span class="p">,</span> <span class="n">PTA1_FN</span><span class="p">,</span> <span class="n">PTA0_FN</span><span class="p">,</span>
	<span class="n">PTB7_FN</span><span class="p">,</span> <span class="n">PTB6_FN</span><span class="p">,</span> <span class="n">PTB5_FN</span><span class="p">,</span> <span class="n">PTB4_FN</span><span class="p">,</span>
	<span class="n">PTB3_FN</span><span class="p">,</span> <span class="n">PTB2_FN</span><span class="p">,</span> <span class="n">PTB1_FN</span><span class="p">,</span> <span class="n">PTB0_FN</span><span class="p">,</span>
	<span class="n">PTC7_FN</span><span class="p">,</span> <span class="n">PTC6_FN</span><span class="p">,</span> <span class="n">PTC5_FN</span><span class="p">,</span> <span class="n">PTC4_FN</span><span class="p">,</span>
	<span class="n">PTC3_FN</span><span class="p">,</span> <span class="n">PTC2_FN</span><span class="p">,</span> <span class="n">PTC1_FN</span><span class="p">,</span> <span class="n">PTC0_FN</span><span class="p">,</span>
	<span class="n">PTD7_FN</span><span class="p">,</span> <span class="n">PTD6_FN</span><span class="p">,</span> <span class="n">PTD5_FN</span><span class="p">,</span> <span class="n">PTD4_FN</span><span class="p">,</span>
	<span class="n">PTD3_FN</span><span class="p">,</span> <span class="n">PTD2_FN</span><span class="p">,</span> <span class="n">PTD1_FN</span><span class="p">,</span> <span class="n">PTD0_FN</span><span class="p">,</span>
	<span class="n">PTE7_FN</span><span class="p">,</span> <span class="n">PTE6_FN</span><span class="p">,</span> <span class="n">PTE5_FN</span><span class="p">,</span> <span class="n">PTE4_FN</span><span class="p">,</span>
	<span class="n">PTE3_FN</span><span class="p">,</span> <span class="n">PTE2_FN</span><span class="p">,</span> <span class="n">PTE1_FN</span><span class="p">,</span> <span class="n">PTE0_FN</span><span class="p">,</span>
	<span class="n">PTF7_FN</span><span class="p">,</span> <span class="n">PTF6_FN</span><span class="p">,</span> <span class="n">PTF5_FN</span><span class="p">,</span> <span class="n">PTF4_FN</span><span class="p">,</span>
	<span class="n">PTF3_FN</span><span class="p">,</span> <span class="n">PTF2_FN</span><span class="p">,</span> <span class="n">PTF1_FN</span><span class="p">,</span> <span class="n">PTF0_FN</span><span class="p">,</span>
	<span class="n">PTG7_FN</span><span class="p">,</span> <span class="n">PTG6_FN</span><span class="p">,</span> <span class="n">PTG5_FN</span><span class="p">,</span> <span class="n">PTG4_FN</span><span class="p">,</span>
	<span class="n">PTG3_FN</span><span class="p">,</span> <span class="n">PTG2_FN</span><span class="p">,</span> <span class="n">PTG1_FN</span><span class="p">,</span> <span class="n">PTG0_FN</span><span class="p">,</span>
	<span class="n">PTH7_FN</span><span class="p">,</span> <span class="n">PTH6_FN</span><span class="p">,</span> <span class="n">PTH5_FN</span><span class="p">,</span> <span class="n">PTH4_FN</span><span class="p">,</span>
	<span class="n">PTH3_FN</span><span class="p">,</span> <span class="n">PTH2_FN</span><span class="p">,</span> <span class="n">PTH1_FN</span><span class="p">,</span> <span class="n">PTH0_FN</span><span class="p">,</span>
	<span class="n">PTI7_FN</span><span class="p">,</span> <span class="n">PTI6_FN</span><span class="p">,</span> <span class="n">PTI5_FN</span><span class="p">,</span> <span class="n">PTI4_FN</span><span class="p">,</span>
	<span class="n">PTI3_FN</span><span class="p">,</span> <span class="n">PTI2_FN</span><span class="p">,</span> <span class="n">PTI1_FN</span><span class="p">,</span> <span class="n">PTI0_FN</span><span class="p">,</span>
		 <span class="n">PTJ6_FN</span><span class="p">,</span> <span class="n">PTJ5_FN</span><span class="p">,</span> <span class="n">PTJ4_FN</span><span class="p">,</span>
	<span class="n">PTJ3_FN</span><span class="p">,</span> <span class="n">PTJ2_FN</span><span class="p">,</span> <span class="n">PTJ1_FN</span><span class="p">,</span> <span class="n">PTJ0_FN</span><span class="p">,</span>
	<span class="n">PTK7_FN</span><span class="p">,</span> <span class="n">PTK6_FN</span><span class="p">,</span> <span class="n">PTK5_FN</span><span class="p">,</span> <span class="n">PTK4_FN</span><span class="p">,</span>
	<span class="n">PTK3_FN</span><span class="p">,</span> <span class="n">PTK2_FN</span><span class="p">,</span> <span class="n">PTK1_FN</span><span class="p">,</span> <span class="n">PTK0_FN</span><span class="p">,</span>
		 <span class="n">PTL6_FN</span><span class="p">,</span> <span class="n">PTL5_FN</span><span class="p">,</span> <span class="n">PTL4_FN</span><span class="p">,</span>
	<span class="n">PTL3_FN</span><span class="p">,</span> <span class="n">PTL2_FN</span><span class="p">,</span> <span class="n">PTL1_FN</span><span class="p">,</span> <span class="n">PTL0_FN</span><span class="p">,</span>
	<span class="n">PTM7_FN</span><span class="p">,</span> <span class="n">PTM6_FN</span><span class="p">,</span> <span class="n">PTM5_FN</span><span class="p">,</span> <span class="n">PTM4_FN</span><span class="p">,</span>
	<span class="n">PTM3_FN</span><span class="p">,</span> <span class="n">PTM2_FN</span><span class="p">,</span> <span class="n">PTM1_FN</span><span class="p">,</span> <span class="n">PTM0_FN</span><span class="p">,</span>
		 <span class="n">PTN6_FN</span><span class="p">,</span> <span class="n">PTN5_FN</span><span class="p">,</span> <span class="n">PTN4_FN</span><span class="p">,</span>
	<span class="n">PTN3_FN</span><span class="p">,</span> <span class="n">PTN2_FN</span><span class="p">,</span> <span class="n">PTN1_FN</span><span class="p">,</span> <span class="n">PTN0_FN</span><span class="p">,</span>
	<span class="n">PTO7_FN</span><span class="p">,</span> <span class="n">PTO6_FN</span><span class="p">,</span> <span class="n">PTO5_FN</span><span class="p">,</span> <span class="n">PTO4_FN</span><span class="p">,</span>
	<span class="n">PTO3_FN</span><span class="p">,</span> <span class="n">PTO2_FN</span><span class="p">,</span> <span class="n">PTO1_FN</span><span class="p">,</span> <span class="n">PTO0_FN</span><span class="p">,</span>
	<span class="n">PTP7_FN</span><span class="p">,</span> <span class="n">PTP6_FN</span><span class="p">,</span> <span class="n">PTP5_FN</span><span class="p">,</span> <span class="n">PTP4_FN</span><span class="p">,</span>
	<span class="n">PTP3_FN</span><span class="p">,</span> <span class="n">PTP2_FN</span><span class="p">,</span> <span class="n">PTP1_FN</span><span class="p">,</span> <span class="n">PTP0_FN</span><span class="p">,</span>
		 <span class="n">PTQ6_FN</span><span class="p">,</span> <span class="n">PTQ5_FN</span><span class="p">,</span> <span class="n">PTQ4_FN</span><span class="p">,</span>
	<span class="n">PTQ3_FN</span><span class="p">,</span> <span class="n">PTQ2_FN</span><span class="p">,</span> <span class="n">PTQ1_FN</span><span class="p">,</span> <span class="n">PTQ0_FN</span><span class="p">,</span>
	<span class="n">PTR7_FN</span><span class="p">,</span> <span class="n">PTR6_FN</span><span class="p">,</span> <span class="n">PTR5_FN</span><span class="p">,</span> <span class="n">PTR4_FN</span><span class="p">,</span>
	<span class="n">PTR3_FN</span><span class="p">,</span> <span class="n">PTR2_FN</span><span class="p">,</span> <span class="n">PTR1_FN</span><span class="p">,</span> <span class="n">PTR0_FN</span><span class="p">,</span>
	<span class="n">PTS7_FN</span><span class="p">,</span> <span class="n">PTS6_FN</span><span class="p">,</span> <span class="n">PTS5_FN</span><span class="p">,</span> <span class="n">PTS4_FN</span><span class="p">,</span>
	<span class="n">PTS3_FN</span><span class="p">,</span> <span class="n">PTS2_FN</span><span class="p">,</span> <span class="n">PTS1_FN</span><span class="p">,</span> <span class="n">PTS0_FN</span><span class="p">,</span>
	<span class="n">PTT7_FN</span><span class="p">,</span> <span class="n">PTT6_FN</span><span class="p">,</span> <span class="n">PTT5_FN</span><span class="p">,</span> <span class="n">PTT4_FN</span><span class="p">,</span>
	<span class="n">PTT3_FN</span><span class="p">,</span> <span class="n">PTT2_FN</span><span class="p">,</span> <span class="n">PTT1_FN</span><span class="p">,</span> <span class="n">PTT0_FN</span><span class="p">,</span>
	<span class="n">PTU7_FN</span><span class="p">,</span> <span class="n">PTU6_FN</span><span class="p">,</span> <span class="n">PTU5_FN</span><span class="p">,</span> <span class="n">PTU4_FN</span><span class="p">,</span>
	<span class="n">PTU3_FN</span><span class="p">,</span> <span class="n">PTU2_FN</span><span class="p">,</span> <span class="n">PTU1_FN</span><span class="p">,</span> <span class="n">PTU0_FN</span><span class="p">,</span>
	<span class="n">PTV7_FN</span><span class="p">,</span> <span class="n">PTV6_FN</span><span class="p">,</span> <span class="n">PTV5_FN</span><span class="p">,</span> <span class="n">PTV4_FN</span><span class="p">,</span>
	<span class="n">PTV3_FN</span><span class="p">,</span> <span class="n">PTV2_FN</span><span class="p">,</span> <span class="n">PTV1_FN</span><span class="p">,</span> <span class="n">PTV0_FN</span><span class="p">,</span>
	<span class="n">PTW7_FN</span><span class="p">,</span> <span class="n">PTW6_FN</span><span class="p">,</span> <span class="n">PTW5_FN</span><span class="p">,</span> <span class="n">PTW4_FN</span><span class="p">,</span>
	<span class="n">PTW3_FN</span><span class="p">,</span> <span class="n">PTW2_FN</span><span class="p">,</span> <span class="n">PTW1_FN</span><span class="p">,</span> <span class="n">PTW0_FN</span><span class="p">,</span>
	<span class="n">PTX7_FN</span><span class="p">,</span> <span class="n">PTX6_FN</span><span class="p">,</span> <span class="n">PTX5_FN</span><span class="p">,</span> <span class="n">PTX4_FN</span><span class="p">,</span>
	<span class="n">PTX3_FN</span><span class="p">,</span> <span class="n">PTX2_FN</span><span class="p">,</span> <span class="n">PTX1_FN</span><span class="p">,</span> <span class="n">PTX0_FN</span><span class="p">,</span>
	<span class="n">PTY7_FN</span><span class="p">,</span> <span class="n">PTY6_FN</span><span class="p">,</span> <span class="n">PTY5_FN</span><span class="p">,</span> <span class="n">PTY4_FN</span><span class="p">,</span>
	<span class="n">PTY3_FN</span><span class="p">,</span> <span class="n">PTY2_FN</span><span class="p">,</span> <span class="n">PTY1_FN</span><span class="p">,</span> <span class="n">PTY0_FN</span><span class="p">,</span>
	<span class="n">PTZ7_FN</span><span class="p">,</span> <span class="n">PTZ6_FN</span><span class="p">,</span> <span class="n">PTZ5_FN</span><span class="p">,</span> <span class="n">PTZ4_FN</span><span class="p">,</span>
	<span class="n">PTZ3_FN</span><span class="p">,</span> <span class="n">PTZ2_FN</span><span class="p">,</span> <span class="n">PTZ1_FN</span><span class="p">,</span> <span class="n">PTZ0_FN</span><span class="p">,</span>

	<span class="n">PS0_15_FN1</span><span class="p">,</span> <span class="n">PS0_15_FN2</span><span class="p">,</span>
	<span class="n">PS0_14_FN1</span><span class="p">,</span> <span class="n">PS0_14_FN2</span><span class="p">,</span>
	<span class="n">PS0_13_FN1</span><span class="p">,</span> <span class="n">PS0_13_FN2</span><span class="p">,</span>
	<span class="n">PS0_12_FN1</span><span class="p">,</span> <span class="n">PS0_12_FN2</span><span class="p">,</span>
	<span class="n">PS0_11_FN1</span><span class="p">,</span> <span class="n">PS0_11_FN2</span><span class="p">,</span>
	<span class="n">PS0_10_FN1</span><span class="p">,</span> <span class="n">PS0_10_FN2</span><span class="p">,</span>
	<span class="n">PS0_9_FN1</span><span class="p">,</span> <span class="n">PS0_9_FN2</span><span class="p">,</span>
	<span class="n">PS0_8_FN1</span><span class="p">,</span> <span class="n">PS0_8_FN2</span><span class="p">,</span>
	<span class="n">PS0_7_FN1</span><span class="p">,</span> <span class="n">PS0_7_FN2</span><span class="p">,</span>
	<span class="n">PS0_6_FN1</span><span class="p">,</span> <span class="n">PS0_6_FN2</span><span class="p">,</span>
	<span class="n">PS0_5_FN1</span><span class="p">,</span> <span class="n">PS0_5_FN2</span><span class="p">,</span>
	<span class="n">PS0_4_FN1</span><span class="p">,</span> <span class="n">PS0_4_FN2</span><span class="p">,</span>
	<span class="n">PS0_3_FN1</span><span class="p">,</span> <span class="n">PS0_3_FN2</span><span class="p">,</span>
	<span class="n">PS0_2_FN1</span><span class="p">,</span> <span class="n">PS0_2_FN2</span><span class="p">,</span>

	<span class="n">PS1_10_FN1</span><span class="p">,</span> <span class="n">PS1_10_FN2</span><span class="p">,</span>
	<span class="n">PS1_9_FN1</span><span class="p">,</span> <span class="n">PS1_9_FN2</span><span class="p">,</span>
	<span class="n">PS1_8_FN1</span><span class="p">,</span> <span class="n">PS1_8_FN2</span><span class="p">,</span>
	<span class="n">PS1_2_FN1</span><span class="p">,</span> <span class="n">PS1_2_FN2</span><span class="p">,</span>

	<span class="n">PS2_13_FN1</span><span class="p">,</span> <span class="n">PS2_13_FN2</span><span class="p">,</span>
	<span class="n">PS2_12_FN1</span><span class="p">,</span> <span class="n">PS2_12_FN2</span><span class="p">,</span>
	<span class="n">PS2_7_FN1</span><span class="p">,</span> <span class="n">PS2_7_FN2</span><span class="p">,</span>
	<span class="n">PS2_6_FN1</span><span class="p">,</span> <span class="n">PS2_6_FN2</span><span class="p">,</span>
	<span class="n">PS2_5_FN1</span><span class="p">,</span> <span class="n">PS2_5_FN2</span><span class="p">,</span>
	<span class="n">PS2_4_FN1</span><span class="p">,</span> <span class="n">PS2_4_FN2</span><span class="p">,</span>
	<span class="n">PS2_2_FN1</span><span class="p">,</span> <span class="n">PS2_2_FN2</span><span class="p">,</span>

	<span class="n">PS3_15_FN1</span><span class="p">,</span> <span class="n">PS3_15_FN2</span><span class="p">,</span>
	<span class="n">PS3_14_FN1</span><span class="p">,</span> <span class="n">PS3_14_FN2</span><span class="p">,</span>
	<span class="n">PS3_13_FN1</span><span class="p">,</span> <span class="n">PS3_13_FN2</span><span class="p">,</span>
	<span class="n">PS3_12_FN1</span><span class="p">,</span> <span class="n">PS3_12_FN2</span><span class="p">,</span>
	<span class="n">PS3_11_FN1</span><span class="p">,</span> <span class="n">PS3_11_FN2</span><span class="p">,</span>
	<span class="n">PS3_10_FN1</span><span class="p">,</span> <span class="n">PS3_10_FN2</span><span class="p">,</span>
	<span class="n">PS3_9_FN1</span><span class="p">,</span> <span class="n">PS3_9_FN2</span><span class="p">,</span>
	<span class="n">PS3_8_FN1</span><span class="p">,</span> <span class="n">PS3_8_FN2</span><span class="p">,</span>
	<span class="n">PS3_7_FN1</span><span class="p">,</span> <span class="n">PS3_7_FN2</span><span class="p">,</span>
	<span class="n">PS3_2_FN1</span><span class="p">,</span> <span class="n">PS3_2_FN2</span><span class="p">,</span>
	<span class="n">PS3_1_FN1</span><span class="p">,</span> <span class="n">PS3_1_FN2</span><span class="p">,</span>

	<span class="n">PS4_14_FN1</span><span class="p">,</span> <span class="n">PS4_14_FN2</span><span class="p">,</span>
	<span class="n">PS4_13_FN1</span><span class="p">,</span> <span class="n">PS4_13_FN2</span><span class="p">,</span>
	<span class="n">PS4_12_FN1</span><span class="p">,</span> <span class="n">PS4_12_FN2</span><span class="p">,</span>
	<span class="n">PS4_10_FN1</span><span class="p">,</span> <span class="n">PS4_10_FN2</span><span class="p">,</span>
	<span class="n">PS4_9_FN1</span><span class="p">,</span> <span class="n">PS4_9_FN2</span><span class="p">,</span>
	<span class="n">PS4_8_FN1</span><span class="p">,</span> <span class="n">PS4_8_FN2</span><span class="p">,</span>
	<span class="n">PS4_4_FN1</span><span class="p">,</span> <span class="n">PS4_4_FN2</span><span class="p">,</span>
	<span class="n">PS4_3_FN1</span><span class="p">,</span> <span class="n">PS4_3_FN2</span><span class="p">,</span>
	<span class="n">PS4_2_FN1</span><span class="p">,</span> <span class="n">PS4_2_FN2</span><span class="p">,</span>
	<span class="n">PS4_1_FN1</span><span class="p">,</span> <span class="n">PS4_1_FN2</span><span class="p">,</span>
	<span class="n">PS4_0_FN1</span><span class="p">,</span> <span class="n">PS4_0_FN2</span><span class="p">,</span>

	<span class="n">PS5_11_FN1</span><span class="p">,</span> <span class="n">PS5_11_FN2</span><span class="p">,</span>
	<span class="n">PS5_10_FN1</span><span class="p">,</span> <span class="n">PS5_10_FN2</span><span class="p">,</span>
	<span class="n">PS5_9_FN1</span><span class="p">,</span> <span class="n">PS5_9_FN2</span><span class="p">,</span>
	<span class="n">PS5_8_FN1</span><span class="p">,</span> <span class="n">PS5_8_FN2</span><span class="p">,</span>
	<span class="n">PS5_7_FN1</span><span class="p">,</span> <span class="n">PS5_7_FN2</span><span class="p">,</span>
	<span class="n">PS5_6_FN1</span><span class="p">,</span> <span class="n">PS5_6_FN2</span><span class="p">,</span>
	<span class="n">PS5_5_FN1</span><span class="p">,</span> <span class="n">PS5_5_FN2</span><span class="p">,</span>
	<span class="n">PS5_4_FN1</span><span class="p">,</span> <span class="n">PS5_4_FN2</span><span class="p">,</span>
	<span class="n">PS5_3_FN1</span><span class="p">,</span> <span class="n">PS5_3_FN2</span><span class="p">,</span>
	<span class="n">PS5_2_FN1</span><span class="p">,</span> <span class="n">PS5_2_FN2</span><span class="p">,</span>

	<span class="n">PS6_15_FN1</span><span class="p">,</span> <span class="n">PS6_15_FN2</span><span class="p">,</span>
	<span class="n">PS6_14_FN1</span><span class="p">,</span> <span class="n">PS6_14_FN2</span><span class="p">,</span>
	<span class="n">PS6_13_FN1</span><span class="p">,</span> <span class="n">PS6_13_FN2</span><span class="p">,</span>
	<span class="n">PS6_12_FN1</span><span class="p">,</span> <span class="n">PS6_12_FN2</span><span class="p">,</span>
	<span class="n">PS6_11_FN1</span><span class="p">,</span> <span class="n">PS6_11_FN2</span><span class="p">,</span>
	<span class="n">PS6_10_FN1</span><span class="p">,</span> <span class="n">PS6_10_FN2</span><span class="p">,</span>
	<span class="n">PS6_9_FN1</span><span class="p">,</span> <span class="n">PS6_9_FN2</span><span class="p">,</span>
	<span class="n">PS6_8_FN1</span><span class="p">,</span> <span class="n">PS6_8_FN2</span><span class="p">,</span>
	<span class="n">PS6_7_FN1</span><span class="p">,</span> <span class="n">PS6_7_FN2</span><span class="p">,</span>
	<span class="n">PS6_6_FN1</span><span class="p">,</span> <span class="n">PS6_6_FN2</span><span class="p">,</span>
	<span class="n">PS6_5_FN1</span><span class="p">,</span> <span class="n">PS6_5_FN2</span><span class="p">,</span>
	<span class="n">PS6_4_FN1</span><span class="p">,</span> <span class="n">PS6_4_FN2</span><span class="p">,</span>
	<span class="n">PS6_3_FN1</span><span class="p">,</span> <span class="n">PS6_3_FN2</span><span class="p">,</span>
	<span class="n">PS6_2_FN1</span><span class="p">,</span> <span class="n">PS6_2_FN2</span><span class="p">,</span>
	<span class="n">PS6_1_FN1</span><span class="p">,</span> <span class="n">PS6_1_FN2</span><span class="p">,</span>
	<span class="n">PS6_0_FN1</span><span class="p">,</span> <span class="n">PS6_0_FN2</span><span class="p">,</span>

	<span class="n">PS7_15_FN1</span><span class="p">,</span> <span class="n">PS7_15_FN2</span><span class="p">,</span>
	<span class="n">PS7_14_FN1</span><span class="p">,</span> <span class="n">PS7_14_FN2</span><span class="p">,</span>
	<span class="n">PS7_13_FN1</span><span class="p">,</span> <span class="n">PS7_13_FN2</span><span class="p">,</span>
	<span class="n">PS7_12_FN1</span><span class="p">,</span> <span class="n">PS7_12_FN2</span><span class="p">,</span>
	<span class="n">PS7_11_FN1</span><span class="p">,</span> <span class="n">PS7_11_FN2</span><span class="p">,</span>
	<span class="n">PS7_10_FN1</span><span class="p">,</span> <span class="n">PS7_10_FN2</span><span class="p">,</span>
	<span class="n">PS7_9_FN1</span><span class="p">,</span> <span class="n">PS7_9_FN2</span><span class="p">,</span>
	<span class="n">PS7_8_FN1</span><span class="p">,</span> <span class="n">PS7_8_FN2</span><span class="p">,</span>
	<span class="n">PS7_7_FN1</span><span class="p">,</span> <span class="n">PS7_7_FN2</span><span class="p">,</span>
	<span class="n">PS7_6_FN1</span><span class="p">,</span> <span class="n">PS7_6_FN2</span><span class="p">,</span>
	<span class="n">PS7_5_FN1</span><span class="p">,</span> <span class="n">PS7_5_FN2</span><span class="p">,</span>
	<span class="n">PS7_4_FN1</span><span class="p">,</span> <span class="n">PS7_4_FN2</span><span class="p">,</span>

	<span class="n">PS8_15_FN1</span><span class="p">,</span> <span class="n">PS8_15_FN2</span><span class="p">,</span>
	<span class="n">PS8_14_FN1</span><span class="p">,</span> <span class="n">PS8_14_FN2</span><span class="p">,</span>
	<span class="n">PS8_13_FN1</span><span class="p">,</span> <span class="n">PS8_13_FN2</span><span class="p">,</span>
	<span class="n">PS8_12_FN1</span><span class="p">,</span> <span class="n">PS8_12_FN2</span><span class="p">,</span>
	<span class="n">PS8_11_FN1</span><span class="p">,</span> <span class="n">PS8_11_FN2</span><span class="p">,</span>
	<span class="n">PS8_10_FN1</span><span class="p">,</span> <span class="n">PS8_10_FN2</span><span class="p">,</span>
	<span class="n">PS8_9_FN1</span><span class="p">,</span> <span class="n">PS8_9_FN2</span><span class="p">,</span>
	<span class="n">PS8_8_FN1</span><span class="p">,</span> <span class="n">PS8_8_FN2</span><span class="p">,</span>
	<span class="n">PINMUX_FUNCTION_END</span><span class="p">,</span>

	<span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span>
	<span class="cm">/* PTA (mobule: LBSC, RGMII) */</span>
	<span class="n">BS_MARK</span><span class="p">,</span>	<span class="n">RDWR_MARK</span><span class="p">,</span>	<span class="n">WE1_MARK</span><span class="p">,</span>	<span class="n">RDY_MARK</span><span class="p">,</span>
	<span class="n">ET0_MDC_MARK</span><span class="p">,</span>	<span class="n">ET0_MDIO_MARK</span><span class="p">,</span>	<span class="n">ET1_MDC_MARK</span><span class="p">,</span>	<span class="n">ET1_MDIO_MARK</span><span class="p">,</span>

	<span class="cm">/* PTB (mobule: INTC, ONFI, TMU) */</span>
	<span class="n">IRQ15_MARK</span><span class="p">,</span>	<span class="n">IRQ14_MARK</span><span class="p">,</span>	<span class="n">IRQ13_MARK</span><span class="p">,</span>	<span class="n">IRQ12_MARK</span><span class="p">,</span>
	<span class="n">IRQ11_MARK</span><span class="p">,</span>	<span class="n">IRQ10_MARK</span><span class="p">,</span>	<span class="n">IRQ9_MARK</span><span class="p">,</span>	<span class="n">IRQ8_MARK</span><span class="p">,</span>
	<span class="n">ON_NRE_MARK</span><span class="p">,</span>	<span class="n">ON_NWE_MARK</span><span class="p">,</span>	<span class="n">ON_NWP_MARK</span><span class="p">,</span>	<span class="n">ON_NCE0_MARK</span><span class="p">,</span>
	<span class="n">ON_R_B0_MARK</span><span class="p">,</span>	<span class="n">ON_ALE_MARK</span><span class="p">,</span>	<span class="n">ON_CLE_MARK</span><span class="p">,</span>	<span class="n">TCLK_MARK</span><span class="p">,</span>

	<span class="cm">/* PTC (mobule: IRQ, PWMU) */</span>
	<span class="n">IRQ7_MARK</span><span class="p">,</span>	<span class="n">IRQ6_MARK</span><span class="p">,</span>	<span class="n">IRQ5_MARK</span><span class="p">,</span>	<span class="n">IRQ4_MARK</span><span class="p">,</span>
	<span class="n">IRQ3_MARK</span><span class="p">,</span>	<span class="n">IRQ2_MARK</span><span class="p">,</span>	<span class="n">IRQ1_MARK</span><span class="p">,</span>	<span class="n">IRQ0_MARK</span><span class="p">,</span>
	<span class="n">PWMU0_MARK</span><span class="p">,</span>	<span class="n">PWMU1_MARK</span><span class="p">,</span>	<span class="n">PWMU2_MARK</span><span class="p">,</span>	<span class="n">PWMU3_MARK</span><span class="p">,</span>
	<span class="n">PWMU4_MARK</span><span class="p">,</span>	<span class="n">PWMU5_MARK</span><span class="p">,</span>

	<span class="cm">/* PTD (mobule: SPI0, DMAC) */</span>
	<span class="n">SP0_MOSI_MARK</span><span class="p">,</span>	<span class="n">SP0_MISO_MARK</span><span class="p">,</span>	<span class="n">SP0_SCK_MARK</span><span class="p">,</span>	<span class="n">SP0_SCK_FB_MARK</span><span class="p">,</span>
	<span class="n">SP0_SS0_MARK</span><span class="p">,</span>	<span class="n">SP0_SS1_MARK</span><span class="p">,</span>	<span class="n">SP0_SS2_MARK</span><span class="p">,</span>	<span class="n">SP0_SS3_MARK</span><span class="p">,</span>
	<span class="n">DREQ0_MARK</span><span class="p">,</span>	<span class="n">DACK0_MARK</span><span class="p">,</span>	<span class="n">TEND0_MARK</span><span class="p">,</span>

	<span class="cm">/* PTE (mobule: RMII) */</span>
	<span class="n">RMII0_CRS_DV_MARK</span><span class="p">,</span>	<span class="n">RMII0_TXD1_MARK</span><span class="p">,</span>
	<span class="n">RMII0_TXD0_MARK</span><span class="p">,</span>	<span class="n">RMII0_TXEN_MARK</span><span class="p">,</span>
	<span class="n">RMII0_REFCLK_MARK</span><span class="p">,</span>	<span class="n">RMII0_RXD1_MARK</span><span class="p">,</span>
	<span class="n">RMII0_RXD0_MARK</span><span class="p">,</span>	<span class="n">RMII0_RX_ER_MARK</span><span class="p">,</span>

	<span class="cm">/* PTF (mobule: RMII, SerMux) */</span>
	<span class="n">RMII1_CRS_DV_MARK</span><span class="p">,</span>	<span class="n">RMII1_TXD1_MARK</span><span class="p">,</span>
	<span class="n">RMII1_TXD0_MARK</span><span class="p">,</span>	<span class="n">RMII1_TXEN_MARK</span><span class="p">,</span>
	<span class="n">RMII1_REFCLK_MARK</span><span class="p">,</span>	<span class="n">RMII1_RXD1_MARK</span><span class="p">,</span>
	<span class="n">RMII1_RXD0_MARK</span><span class="p">,</span>	<span class="n">RMII1_RX_ER_MARK</span><span class="p">,</span>
	<span class="n">RAC_RI_MARK</span><span class="p">,</span>

	<span class="cm">/* PTG (mobule: system, LBSC, LPC, WDT, LPC, eMMC) */</span>
	<span class="n">BOOTFMS_MARK</span><span class="p">,</span>	<span class="n">BOOTWP_MARK</span><span class="p">,</span>	<span class="n">A25_MARK</span><span class="p">,</span>	<span class="n">A24_MARK</span><span class="p">,</span>
	<span class="n">SERIRQ_MARK</span><span class="p">,</span>	<span class="n">WDTOVF_MARK</span><span class="p">,</span>	<span class="n">LPCPD_MARK</span><span class="p">,</span>	<span class="n">LDRQ_MARK</span><span class="p">,</span>
	<span class="n">MMCCLK_MARK</span><span class="p">,</span>	<span class="n">MMCCMD_MARK</span><span class="p">,</span>

	<span class="cm">/* PTH (mobule: SPI1, LPC, DMAC, ADC) */</span>
	<span class="n">SP1_MOSI_MARK</span><span class="p">,</span>	<span class="n">SP1_MISO_MARK</span><span class="p">,</span>	<span class="n">SP1_SCK_MARK</span><span class="p">,</span>	<span class="n">SP1_SCK_FB_MARK</span><span class="p">,</span>
	<span class="n">SP1_SS0_MARK</span><span class="p">,</span>	<span class="n">SP1_SS1_MARK</span><span class="p">,</span>	<span class="n">WP_MARK</span><span class="p">,</span>	<span class="n">FMS0_MARK</span><span class="p">,</span>
	<span class="n">TEND1_MARK</span><span class="p">,</span>	<span class="n">DREQ1_MARK</span><span class="p">,</span>	<span class="n">DACK1_MARK</span><span class="p">,</span>	<span class="n">ADTRG1_MARK</span><span class="p">,</span>
	<span class="n">ADTRG0_MARK</span><span class="p">,</span>

	<span class="cm">/* PTI (mobule: LBSC, SDHI) */</span>
	<span class="n">D15_MARK</span><span class="p">,</span>	<span class="n">D14_MARK</span><span class="p">,</span>	<span class="n">D13_MARK</span><span class="p">,</span>	<span class="n">D12_MARK</span><span class="p">,</span>
	<span class="n">D11_MARK</span><span class="p">,</span>	<span class="n">D10_MARK</span><span class="p">,</span>	<span class="n">D9_MARK</span><span class="p">,</span>	<span class="n">D8_MARK</span><span class="p">,</span>
	<span class="n">SD_WP_MARK</span><span class="p">,</span>	<span class="n">SD_CD_MARK</span><span class="p">,</span>	<span class="n">SD_CLK_MARK</span><span class="p">,</span>	<span class="n">SD_CMD_MARK</span><span class="p">,</span>
	<span class="n">SD_D3_MARK</span><span class="p">,</span>	<span class="n">SD_D2_MARK</span><span class="p">,</span>	<span class="n">SD_D1_MARK</span><span class="p">,</span>	<span class="n">SD_D0_MARK</span><span class="p">,</span>

	<span class="cm">/* PTJ (mobule: SCIF234) */</span>
	<span class="n">RTS3_MARK</span><span class="p">,</span>	<span class="n">CTS3_MARK</span><span class="p">,</span>	<span class="n">TXD3_MARK</span><span class="p">,</span>	<span class="n">RXD3_MARK</span><span class="p">,</span>
	<span class="n">RTS4_MARK</span><span class="p">,</span>	<span class="n">RXD4_MARK</span><span class="p">,</span>	<span class="n">TXD4_MARK</span><span class="p">,</span>

	<span class="cm">/* PTK (mobule: SERMUX, LBSC, SCIF) */</span>
	<span class="n">COM2_TXD_MARK</span><span class="p">,</span>	<span class="n">COM2_RXD_MARK</span><span class="p">,</span>	<span class="n">COM2_RTS_MARK</span><span class="p">,</span>	<span class="n">COM2_CTS_MARK</span><span class="p">,</span>
	<span class="n">COM2_DTR_MARK</span><span class="p">,</span>	<span class="n">COM2_DSR_MARK</span><span class="p">,</span>	<span class="n">COM2_DCD_MARK</span><span class="p">,</span>	<span class="n">CLKOUT_MARK</span><span class="p">,</span>
	<span class="n">SCK2_MARK</span><span class="p">,</span>	<span class="n">SCK4_MARK</span><span class="p">,</span>	<span class="n">SCK3_MARK</span><span class="p">,</span>

	<span class="cm">/* PTL (mobule: SERMUX, SCIF, LBSC, AUD) */</span>
	<span class="n">RAC_RXD_MARK</span><span class="p">,</span>	<span class="n">RAC_RTS_MARK</span><span class="p">,</span>	<span class="n">RAC_CTS_MARK</span><span class="p">,</span>	<span class="n">RAC_DTR_MARK</span><span class="p">,</span>
	<span class="n">RAC_DSR_MARK</span><span class="p">,</span>	<span class="n">RAC_DCD_MARK</span><span class="p">,</span>	<span class="n">RAC_TXD_MARK</span><span class="p">,</span>	<span class="n">RXD2_MARK</span><span class="p">,</span>
	<span class="n">CS5_MARK</span><span class="p">,</span>	<span class="n">CS6_MARK</span><span class="p">,</span>	<span class="n">AUDSYNC_MARK</span><span class="p">,</span>	<span class="n">AUDCK_MARK</span><span class="p">,</span>
	<span class="n">TXD2_MARK</span><span class="p">,</span>

	<span class="cm">/* PTM (mobule: LBSC, IIC) */</span>
	<span class="n">CS4_MARK</span><span class="p">,</span>	<span class="n">RD_MARK</span><span class="p">,</span>	<span class="n">WE0_MARK</span><span class="p">,</span>	<span class="n">CS0_MARK</span><span class="p">,</span>
	<span class="n">SDA6_MARK</span><span class="p">,</span>	<span class="n">SCL6_MARK</span><span class="p">,</span>	<span class="n">SDA7_MARK</span><span class="p">,</span>	<span class="n">SCL7_MARK</span><span class="p">,</span>

	<span class="cm">/* PTN (mobule: USB, JMC, SGPIO, WDT) */</span>
	<span class="n">VBUS_EN_MARK</span><span class="p">,</span>	<span class="n">VBUS_OC_MARK</span><span class="p">,</span>	<span class="n">JMCTCK_MARK</span><span class="p">,</span>	<span class="n">JMCTMS_MARK</span><span class="p">,</span>
	<span class="n">JMCTDO_MARK</span><span class="p">,</span>	<span class="n">JMCTDI_MARK</span><span class="p">,</span>	<span class="n">JMCTRST_MARK</span><span class="p">,</span>
	<span class="n">SGPIO1_CLK_MARK</span><span class="p">,</span>	<span class="n">SGPIO1_LOAD_MARK</span><span class="p">,</span>	<span class="n">SGPIO1_DI_MARK</span><span class="p">,</span>
	<span class="n">SGPIO1_DO_MARK</span><span class="p">,</span>		<span class="n">SUB_CLKIN_MARK</span><span class="p">,</span>

	<span class="cm">/* PTO (mobule: SGPIO, SerMux) */</span>
	<span class="n">SGPIO0_CLK_MARK</span><span class="p">,</span>	<span class="n">SGPIO0_LOAD_MARK</span><span class="p">,</span>	<span class="n">SGPIO0_DI_MARK</span><span class="p">,</span>
	<span class="n">SGPIO0_DO_MARK</span><span class="p">,</span>		<span class="n">SGPIO2_CLK_MARK</span><span class="p">,</span>	<span class="n">SGPIO2_LOAD_MARK</span><span class="p">,</span>
	<span class="n">SGPIO2_DI_MARK</span><span class="p">,</span>		<span class="n">SGPIO2_DO_MARK</span><span class="p">,</span>
	<span class="n">COM1_TXD_MARK</span><span class="p">,</span>	<span class="n">COM1_RXD_MARK</span><span class="p">,</span>	<span class="n">COM1_RTS_MARK</span><span class="p">,</span>	<span class="n">COM1_CTS_MARK</span><span class="p">,</span>

	<span class="cm">/* PTQ (mobule: LPC) */</span>
	<span class="n">LAD3_MARK</span><span class="p">,</span>	<span class="n">LAD2_MARK</span><span class="p">,</span>	<span class="n">LAD1_MARK</span><span class="p">,</span>	<span class="n">LAD0_MARK</span><span class="p">,</span>
	<span class="n">LFRAME_MARK</span><span class="p">,</span>	<span class="n">LRESET_MARK</span><span class="p">,</span>	<span class="n">LCLK_MARK</span><span class="p">,</span>

	<span class="cm">/* PTR (mobule: GRA, IIC) */</span>
	<span class="n">DDC3_MARK</span><span class="p">,</span>	<span class="n">DDC2_MARK</span><span class="p">,</span>	<span class="n">SDA2_MARK</span><span class="p">,</span>	<span class="n">SCL2_MARK</span><span class="p">,</span>
	<span class="n">SDA1_MARK</span><span class="p">,</span>	<span class="n">SCL1_MARK</span><span class="p">,</span>	<span class="n">SDA0_MARK</span><span class="p">,</span>	<span class="n">SCL0_MARK</span><span class="p">,</span>
	<span class="n">SDA8_MARK</span><span class="p">,</span>	<span class="n">SCL8_MARK</span><span class="p">,</span>

	<span class="cm">/* PTS (mobule: GRA, IIC) */</span>
	<span class="n">DDC1_MARK</span><span class="p">,</span>	<span class="n">DDC0_MARK</span><span class="p">,</span>	<span class="n">SDA5_MARK</span><span class="p">,</span>	<span class="n">SCL5_MARK</span><span class="p">,</span>
	<span class="n">SDA4_MARK</span><span class="p">,</span>	<span class="n">SCL4_MARK</span><span class="p">,</span>	<span class="n">SDA3_MARK</span><span class="p">,</span>	<span class="n">SCL3_MARK</span><span class="p">,</span>
	<span class="n">SDA9_MARK</span><span class="p">,</span>	<span class="n">SCL9_MARK</span><span class="p">,</span>

	<span class="cm">/* PTT (mobule: PWMX, AUD) */</span>
	<span class="n">PWMX7_MARK</span><span class="p">,</span>	<span class="n">PWMX6_MARK</span><span class="p">,</span>	<span class="n">PWMX5_MARK</span><span class="p">,</span>	<span class="n">PWMX4_MARK</span><span class="p">,</span>
	<span class="n">PWMX3_MARK</span><span class="p">,</span>	<span class="n">PWMX2_MARK</span><span class="p">,</span>	<span class="n">PWMX1_MARK</span><span class="p">,</span>	<span class="n">PWMX0_MARK</span><span class="p">,</span>
	<span class="n">AUDATA3_MARK</span><span class="p">,</span>	<span class="n">AUDATA2_MARK</span><span class="p">,</span>	<span class="n">AUDATA1_MARK</span><span class="p">,</span>	<span class="n">AUDATA0_MARK</span><span class="p">,</span>
	<span class="n">STATUS1_MARK</span><span class="p">,</span>	<span class="n">STATUS0_MARK</span><span class="p">,</span>

	<span class="cm">/* PTU (mobule: LPC, APM) */</span>
	<span class="n">LGPIO7_MARK</span><span class="p">,</span>	<span class="n">LGPIO6_MARK</span><span class="p">,</span>	<span class="n">LGPIO5_MARK</span><span class="p">,</span>	<span class="n">LGPIO4_MARK</span><span class="p">,</span>
	<span class="n">LGPIO3_MARK</span><span class="p">,</span>	<span class="n">LGPIO2_MARK</span><span class="p">,</span>	<span class="n">LGPIO1_MARK</span><span class="p">,</span>	<span class="n">LGPIO0_MARK</span><span class="p">,</span>
	<span class="n">APMONCTL_O_MARK</span><span class="p">,</span>	<span class="n">APMPWBTOUT_O_MARK</span><span class="p">,</span>	<span class="n">APMSCI_O_MARK</span><span class="p">,</span>
	<span class="n">APMVDDON_MARK</span><span class="p">,</span>	<span class="n">APMSLPBTN_MARK</span><span class="p">,</span>	<span class="n">APMPWRBTN_MARK</span><span class="p">,</span>	<span class="n">APMS5N_MARK</span><span class="p">,</span>
	<span class="n">APMS3N_MARK</span><span class="p">,</span>

	<span class="cm">/* PTV (mobule: LBSC, SerMux, R-SPI, EVC, GRA) */</span>
	<span class="n">A23_MARK</span><span class="p">,</span>	<span class="n">A22_MARK</span><span class="p">,</span>	<span class="n">A21_MARK</span><span class="p">,</span>	<span class="n">A20_MARK</span><span class="p">,</span>
	<span class="n">A19_MARK</span><span class="p">,</span>	<span class="n">A18_MARK</span><span class="p">,</span>	<span class="n">A17_MARK</span><span class="p">,</span>	<span class="n">A16_MARK</span><span class="p">,</span>
	<span class="n">COM2_RI_MARK</span><span class="p">,</span>		<span class="n">R_SPI_MOSI_MARK</span><span class="p">,</span>	<span class="n">R_SPI_MISO_MARK</span><span class="p">,</span>
	<span class="n">R_SPI_RSPCK_MARK</span><span class="p">,</span>	<span class="n">R_SPI_SSL0_MARK</span><span class="p">,</span>	<span class="n">R_SPI_SSL1_MARK</span><span class="p">,</span>
	<span class="n">EVENT7_MARK</span><span class="p">,</span>	<span class="n">EVENT6_MARK</span><span class="p">,</span>	<span class="n">VBIOS_DI_MARK</span><span class="p">,</span>	<span class="n">VBIOS_DO_MARK</span><span class="p">,</span>
	<span class="n">VBIOS_CLK_MARK</span><span class="p">,</span>	<span class="n">VBIOS_CS_MARK</span><span class="p">,</span>

	<span class="cm">/* PTW (mobule: LBSC, EVC, SCIF) */</span>
	<span class="n">A15_MARK</span><span class="p">,</span>	<span class="n">A14_MARK</span><span class="p">,</span>	<span class="n">A13_MARK</span><span class="p">,</span>	<span class="n">A12_MARK</span><span class="p">,</span>
	<span class="n">A11_MARK</span><span class="p">,</span>	<span class="n">A10_MARK</span><span class="p">,</span>	<span class="n">A9_MARK</span><span class="p">,</span>	<span class="n">A8_MARK</span><span class="p">,</span>
	<span class="n">EVENT5_MARK</span><span class="p">,</span>	<span class="n">EVENT4_MARK</span><span class="p">,</span>	<span class="n">EVENT3_MARK</span><span class="p">,</span>	<span class="n">EVENT2_MARK</span><span class="p">,</span>
	<span class="n">EVENT1_MARK</span><span class="p">,</span>	<span class="n">EVENT0_MARK</span><span class="p">,</span>	<span class="n">CTS4_MARK</span><span class="p">,</span>	<span class="n">CTS2_MARK</span><span class="p">,</span>

	<span class="cm">/* PTX (mobule: LBSC, SCIF, SIM) */</span>
	<span class="n">A7_MARK</span><span class="p">,</span>	<span class="n">A6_MARK</span><span class="p">,</span>	<span class="n">A5_MARK</span><span class="p">,</span>	<span class="n">A4_MARK</span><span class="p">,</span>
	<span class="n">A3_MARK</span><span class="p">,</span>	<span class="n">A2_MARK</span><span class="p">,</span>	<span class="n">A1_MARK</span><span class="p">,</span>	<span class="n">A0_MARK</span><span class="p">,</span>
	<span class="n">RTS2_MARK</span><span class="p">,</span>	<span class="n">SIM_D_MARK</span><span class="p">,</span>	<span class="n">SIM_CLK_MARK</span><span class="p">,</span>	<span class="n">SIM_RST_MARK</span><span class="p">,</span>

	<span class="cm">/* PTY (mobule: LBSC) */</span>
	<span class="n">D7_MARK</span><span class="p">,</span>	<span class="n">D6_MARK</span><span class="p">,</span>	<span class="n">D5_MARK</span><span class="p">,</span>	<span class="n">D4_MARK</span><span class="p">,</span>
	<span class="n">D3_MARK</span><span class="p">,</span>	<span class="n">D2_MARK</span><span class="p">,</span>	<span class="n">D1_MARK</span><span class="p">,</span>	<span class="n">D0_MARK</span><span class="p">,</span>

	<span class="cm">/* PTZ (mobule: eMMC, ONFI) */</span>
	<span class="n">MMCDAT7_MARK</span><span class="p">,</span>	<span class="n">MMCDAT6_MARK</span><span class="p">,</span>	<span class="n">MMCDAT5_MARK</span><span class="p">,</span>	<span class="n">MMCDAT4_MARK</span><span class="p">,</span>
	<span class="n">MMCDAT3_MARK</span><span class="p">,</span>	<span class="n">MMCDAT2_MARK</span><span class="p">,</span>	<span class="n">MMCDAT1_MARK</span><span class="p">,</span>	<span class="n">MMCDAT0_MARK</span><span class="p">,</span>
	<span class="n">ON_DQ7_MARK</span><span class="p">,</span>	<span class="n">ON_DQ6_MARK</span><span class="p">,</span>	<span class="n">ON_DQ5_MARK</span><span class="p">,</span>	<span class="n">ON_DQ4_MARK</span><span class="p">,</span>
	<span class="n">ON_DQ3_MARK</span><span class="p">,</span>	<span class="n">ON_DQ2_MARK</span><span class="p">,</span>	<span class="n">ON_DQ1_MARK</span><span class="p">,</span>	<span class="n">ON_DQ0_MARK</span><span class="p">,</span>

	<span class="n">PINMUX_MARK_END</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">pinmux_enum_t</span> <span class="n">pinmux_data</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* PTA GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA7_DATA</span><span class="p">,</span> <span class="n">PTA7_IN</span><span class="p">,</span> <span class="n">PTA7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA6_DATA</span><span class="p">,</span> <span class="n">PTA6_IN</span><span class="p">,</span> <span class="n">PTA6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA5_DATA</span><span class="p">,</span> <span class="n">PTA5_IN</span><span class="p">,</span> <span class="n">PTA5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA4_DATA</span><span class="p">,</span> <span class="n">PTA4_IN</span><span class="p">,</span> <span class="n">PTA4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA3_DATA</span><span class="p">,</span> <span class="n">PTA3_IN</span><span class="p">,</span> <span class="n">PTA3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA2_DATA</span><span class="p">,</span> <span class="n">PTA2_IN</span><span class="p">,</span> <span class="n">PTA2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA1_DATA</span><span class="p">,</span> <span class="n">PTA1_IN</span><span class="p">,</span> <span class="n">PTA1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA0_DATA</span><span class="p">,</span> <span class="n">PTA0_IN</span><span class="p">,</span> <span class="n">PTA0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTB GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB7_DATA</span><span class="p">,</span> <span class="n">PTB7_IN</span><span class="p">,</span> <span class="n">PTB7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB6_DATA</span><span class="p">,</span> <span class="n">PTB6_IN</span><span class="p">,</span> <span class="n">PTB6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB5_DATA</span><span class="p">,</span> <span class="n">PTB5_IN</span><span class="p">,</span> <span class="n">PTB5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB4_DATA</span><span class="p">,</span> <span class="n">PTB4_IN</span><span class="p">,</span> <span class="n">PTB4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB3_DATA</span><span class="p">,</span> <span class="n">PTB3_IN</span><span class="p">,</span> <span class="n">PTB3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB2_DATA</span><span class="p">,</span> <span class="n">PTB2_IN</span><span class="p">,</span> <span class="n">PTB2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB1_DATA</span><span class="p">,</span> <span class="n">PTB1_IN</span><span class="p">,</span> <span class="n">PTB1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB0_DATA</span><span class="p">,</span> <span class="n">PTB0_IN</span><span class="p">,</span> <span class="n">PTB0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTC GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC7_DATA</span><span class="p">,</span> <span class="n">PTC7_IN</span><span class="p">,</span> <span class="n">PTC7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC6_DATA</span><span class="p">,</span> <span class="n">PTC6_IN</span><span class="p">,</span> <span class="n">PTC6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC5_DATA</span><span class="p">,</span> <span class="n">PTC5_IN</span><span class="p">,</span> <span class="n">PTC5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC4_DATA</span><span class="p">,</span> <span class="n">PTC4_IN</span><span class="p">,</span> <span class="n">PTC4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC3_DATA</span><span class="p">,</span> <span class="n">PTC3_IN</span><span class="p">,</span> <span class="n">PTC3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC2_DATA</span><span class="p">,</span> <span class="n">PTC2_IN</span><span class="p">,</span> <span class="n">PTC2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC1_DATA</span><span class="p">,</span> <span class="n">PTC1_IN</span><span class="p">,</span> <span class="n">PTC1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC0_DATA</span><span class="p">,</span> <span class="n">PTC0_IN</span><span class="p">,</span> <span class="n">PTC0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTD GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD7_DATA</span><span class="p">,</span> <span class="n">PTD7_IN</span><span class="p">,</span> <span class="n">PTD7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD6_DATA</span><span class="p">,</span> <span class="n">PTD6_IN</span><span class="p">,</span> <span class="n">PTD6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD5_DATA</span><span class="p">,</span> <span class="n">PTD5_IN</span><span class="p">,</span> <span class="n">PTD5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD4_DATA</span><span class="p">,</span> <span class="n">PTD4_IN</span><span class="p">,</span> <span class="n">PTD4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD3_DATA</span><span class="p">,</span> <span class="n">PTD3_IN</span><span class="p">,</span> <span class="n">PTD3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD2_DATA</span><span class="p">,</span> <span class="n">PTD2_IN</span><span class="p">,</span> <span class="n">PTD2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD1_DATA</span><span class="p">,</span> <span class="n">PTD1_IN</span><span class="p">,</span> <span class="n">PTD1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD0_DATA</span><span class="p">,</span> <span class="n">PTD0_IN</span><span class="p">,</span> <span class="n">PTD0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTE GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE7_DATA</span><span class="p">,</span> <span class="n">PTE7_IN</span><span class="p">,</span> <span class="n">PTE7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE6_DATA</span><span class="p">,</span> <span class="n">PTE6_IN</span><span class="p">,</span> <span class="n">PTE6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE5_DATA</span><span class="p">,</span> <span class="n">PTE5_IN</span><span class="p">,</span> <span class="n">PTE5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE4_DATA</span><span class="p">,</span> <span class="n">PTE4_IN</span><span class="p">,</span> <span class="n">PTE4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE3_DATA</span><span class="p">,</span> <span class="n">PTE3_IN</span><span class="p">,</span> <span class="n">PTE3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE2_DATA</span><span class="p">,</span> <span class="n">PTE2_IN</span><span class="p">,</span> <span class="n">PTE2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE1_DATA</span><span class="p">,</span> <span class="n">PTE1_IN</span><span class="p">,</span> <span class="n">PTE1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE0_DATA</span><span class="p">,</span> <span class="n">PTE0_IN</span><span class="p">,</span> <span class="n">PTE0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTF GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF7_DATA</span><span class="p">,</span> <span class="n">PTF7_IN</span><span class="p">,</span> <span class="n">PTF7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF6_DATA</span><span class="p">,</span> <span class="n">PTF6_IN</span><span class="p">,</span> <span class="n">PTF6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF5_DATA</span><span class="p">,</span> <span class="n">PTF5_IN</span><span class="p">,</span> <span class="n">PTF5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF4_DATA</span><span class="p">,</span> <span class="n">PTF4_IN</span><span class="p">,</span> <span class="n">PTF4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF3_DATA</span><span class="p">,</span> <span class="n">PTF3_IN</span><span class="p">,</span> <span class="n">PTF3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF2_DATA</span><span class="p">,</span> <span class="n">PTF2_IN</span><span class="p">,</span> <span class="n">PTF2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF1_DATA</span><span class="p">,</span> <span class="n">PTF1_IN</span><span class="p">,</span> <span class="n">PTF1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF0_DATA</span><span class="p">,</span> <span class="n">PTF0_IN</span><span class="p">,</span> <span class="n">PTF0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTG GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG7_DATA</span><span class="p">,</span> <span class="n">PTG7_IN</span><span class="p">,</span> <span class="n">PTG7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG6_DATA</span><span class="p">,</span> <span class="n">PTG6_IN</span><span class="p">,</span> <span class="n">PTG6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG5_DATA</span><span class="p">,</span> <span class="n">PTG5_IN</span><span class="p">,</span> <span class="n">PTG5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG4_DATA</span><span class="p">,</span> <span class="n">PTG4_IN</span><span class="p">,</span> <span class="n">PTG4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG3_DATA</span><span class="p">,</span> <span class="n">PTG3_IN</span><span class="p">,</span> <span class="n">PTG3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG2_DATA</span><span class="p">,</span> <span class="n">PTG2_IN</span><span class="p">,</span> <span class="n">PTG2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG1_DATA</span><span class="p">,</span> <span class="n">PTG1_IN</span><span class="p">,</span> <span class="n">PTG1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG0_DATA</span><span class="p">,</span> <span class="n">PTG0_IN</span><span class="p">,</span> <span class="n">PTG0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTH GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH7_DATA</span><span class="p">,</span> <span class="n">PTH7_IN</span><span class="p">,</span> <span class="n">PTH7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH6_DATA</span><span class="p">,</span> <span class="n">PTH6_IN</span><span class="p">,</span> <span class="n">PTH6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH5_DATA</span><span class="p">,</span> <span class="n">PTH5_IN</span><span class="p">,</span> <span class="n">PTH5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH4_DATA</span><span class="p">,</span> <span class="n">PTH4_IN</span><span class="p">,</span> <span class="n">PTH4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH3_DATA</span><span class="p">,</span> <span class="n">PTH3_IN</span><span class="p">,</span> <span class="n">PTH3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH2_DATA</span><span class="p">,</span> <span class="n">PTH2_IN</span><span class="p">,</span> <span class="n">PTH2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH1_DATA</span><span class="p">,</span> <span class="n">PTH1_IN</span><span class="p">,</span> <span class="n">PTH1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH0_DATA</span><span class="p">,</span> <span class="n">PTH0_IN</span><span class="p">,</span> <span class="n">PTH0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTI GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTI7_DATA</span><span class="p">,</span> <span class="n">PTI7_IN</span><span class="p">,</span> <span class="n">PTI7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTI6_DATA</span><span class="p">,</span> <span class="n">PTI6_IN</span><span class="p">,</span> <span class="n">PTI6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTI5_DATA</span><span class="p">,</span> <span class="n">PTI5_IN</span><span class="p">,</span> <span class="n">PTI5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTI4_DATA</span><span class="p">,</span> <span class="n">PTI4_IN</span><span class="p">,</span> <span class="n">PTI4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTI3_DATA</span><span class="p">,</span> <span class="n">PTI3_IN</span><span class="p">,</span> <span class="n">PTI3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTI2_DATA</span><span class="p">,</span> <span class="n">PTI2_IN</span><span class="p">,</span> <span class="n">PTI2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTI1_DATA</span><span class="p">,</span> <span class="n">PTI1_IN</span><span class="p">,</span> <span class="n">PTI1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTI0_DATA</span><span class="p">,</span> <span class="n">PTI0_IN</span><span class="p">,</span> <span class="n">PTI0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTJ GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ6_DATA</span><span class="p">,</span> <span class="n">PTJ6_IN</span><span class="p">,</span> <span class="n">PTJ6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ5_DATA</span><span class="p">,</span> <span class="n">PTJ5_IN</span><span class="p">,</span> <span class="n">PTJ5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ4_DATA</span><span class="p">,</span> <span class="n">PTJ4_IN</span><span class="p">,</span> <span class="n">PTJ4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ3_DATA</span><span class="p">,</span> <span class="n">PTJ3_IN</span><span class="p">,</span> <span class="n">PTJ3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ2_DATA</span><span class="p">,</span> <span class="n">PTJ2_IN</span><span class="p">,</span> <span class="n">PTJ2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ1_DATA</span><span class="p">,</span> <span class="n">PTJ1_IN</span><span class="p">,</span> <span class="n">PTJ1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ0_DATA</span><span class="p">,</span> <span class="n">PTJ0_IN</span><span class="p">,</span> <span class="n">PTJ0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTK GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK7_DATA</span><span class="p">,</span> <span class="n">PTK7_IN</span><span class="p">,</span> <span class="n">PTK7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK6_DATA</span><span class="p">,</span> <span class="n">PTK6_IN</span><span class="p">,</span> <span class="n">PTK6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK5_DATA</span><span class="p">,</span> <span class="n">PTK5_IN</span><span class="p">,</span> <span class="n">PTK5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK4_DATA</span><span class="p">,</span> <span class="n">PTK4_IN</span><span class="p">,</span> <span class="n">PTK4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK3_DATA</span><span class="p">,</span> <span class="n">PTK3_IN</span><span class="p">,</span> <span class="n">PTK3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK2_DATA</span><span class="p">,</span> <span class="n">PTK2_IN</span><span class="p">,</span> <span class="n">PTK2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK1_DATA</span><span class="p">,</span> <span class="n">PTK1_IN</span><span class="p">,</span> <span class="n">PTK1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK0_DATA</span><span class="p">,</span> <span class="n">PTK0_IN</span><span class="p">,</span> <span class="n">PTK0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTL GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL6_DATA</span><span class="p">,</span> <span class="n">PTL6_IN</span><span class="p">,</span> <span class="n">PTL6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL5_DATA</span><span class="p">,</span> <span class="n">PTL5_IN</span><span class="p">,</span> <span class="n">PTL5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL4_DATA</span><span class="p">,</span> <span class="n">PTL4_IN</span><span class="p">,</span> <span class="n">PTL4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL3_DATA</span><span class="p">,</span> <span class="n">PTL3_IN</span><span class="p">,</span> <span class="n">PTL3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL2_DATA</span><span class="p">,</span> <span class="n">PTL2_IN</span><span class="p">,</span> <span class="n">PTL2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL1_DATA</span><span class="p">,</span> <span class="n">PTL1_IN</span><span class="p">,</span> <span class="n">PTL1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL0_DATA</span><span class="p">,</span> <span class="n">PTL0_IN</span><span class="p">,</span> <span class="n">PTL0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTM GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM6_DATA</span><span class="p">,</span> <span class="n">PTM6_IN</span><span class="p">,</span> <span class="n">PTM6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM5_DATA</span><span class="p">,</span> <span class="n">PTM5_IN</span><span class="p">,</span> <span class="n">PTM5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM4_DATA</span><span class="p">,</span> <span class="n">PTM4_IN</span><span class="p">,</span> <span class="n">PTM4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM3_DATA</span><span class="p">,</span> <span class="n">PTM3_IN</span><span class="p">,</span> <span class="n">PTM3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM2_DATA</span><span class="p">,</span> <span class="n">PTM2_IN</span><span class="p">,</span> <span class="n">PTM2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM1_DATA</span><span class="p">,</span> <span class="n">PTM1_IN</span><span class="p">,</span> <span class="n">PTM1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM0_DATA</span><span class="p">,</span> <span class="n">PTM0_IN</span><span class="p">,</span> <span class="n">PTM0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTN GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTN6_DATA</span><span class="p">,</span> <span class="n">PTN6_IN</span><span class="p">,</span> <span class="n">PTN6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTN5_DATA</span><span class="p">,</span> <span class="n">PTN5_IN</span><span class="p">,</span> <span class="n">PTN5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTN4_DATA</span><span class="p">,</span> <span class="n">PTN4_IN</span><span class="p">,</span> <span class="n">PTN4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTN3_DATA</span><span class="p">,</span> <span class="n">PTN3_IN</span><span class="p">,</span> <span class="n">PTN3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTN2_DATA</span><span class="p">,</span> <span class="n">PTN2_IN</span><span class="p">,</span> <span class="n">PTN2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTN1_DATA</span><span class="p">,</span> <span class="n">PTN1_IN</span><span class="p">,</span> <span class="n">PTN1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTN0_DATA</span><span class="p">,</span> <span class="n">PTN0_IN</span><span class="p">,</span> <span class="n">PTN0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTO GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTO7_DATA</span><span class="p">,</span> <span class="n">PTO7_IN</span><span class="p">,</span> <span class="n">PTO7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTO6_DATA</span><span class="p">,</span> <span class="n">PTO6_IN</span><span class="p">,</span> <span class="n">PTO6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTO5_DATA</span><span class="p">,</span> <span class="n">PTO5_IN</span><span class="p">,</span> <span class="n">PTO5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTO4_DATA</span><span class="p">,</span> <span class="n">PTO4_IN</span><span class="p">,</span> <span class="n">PTO4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTO3_DATA</span><span class="p">,</span> <span class="n">PTO3_IN</span><span class="p">,</span> <span class="n">PTO3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTO2_DATA</span><span class="p">,</span> <span class="n">PTO2_IN</span><span class="p">,</span> <span class="n">PTO2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTO1_DATA</span><span class="p">,</span> <span class="n">PTO1_IN</span><span class="p">,</span> <span class="n">PTO1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTO0_DATA</span><span class="p">,</span> <span class="n">PTO0_IN</span><span class="p">,</span> <span class="n">PTO0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTQ GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTQ6_DATA</span><span class="p">,</span> <span class="n">PTQ6_IN</span><span class="p">,</span> <span class="n">PTQ6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTQ5_DATA</span><span class="p">,</span> <span class="n">PTQ5_IN</span><span class="p">,</span> <span class="n">PTQ5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTQ4_DATA</span><span class="p">,</span> <span class="n">PTQ4_IN</span><span class="p">,</span> <span class="n">PTQ4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTQ3_DATA</span><span class="p">,</span> <span class="n">PTQ3_IN</span><span class="p">,</span> <span class="n">PTQ3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTQ2_DATA</span><span class="p">,</span> <span class="n">PTQ2_IN</span><span class="p">,</span> <span class="n">PTQ2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTQ1_DATA</span><span class="p">,</span> <span class="n">PTQ1_IN</span><span class="p">,</span> <span class="n">PTQ1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTQ0_DATA</span><span class="p">,</span> <span class="n">PTQ0_IN</span><span class="p">,</span> <span class="n">PTQ0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTR GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR7_DATA</span><span class="p">,</span> <span class="n">PTR7_IN</span><span class="p">,</span> <span class="n">PTR7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR6_DATA</span><span class="p">,</span> <span class="n">PTR6_IN</span><span class="p">,</span> <span class="n">PTR6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR5_DATA</span><span class="p">,</span> <span class="n">PTR5_IN</span><span class="p">,</span> <span class="n">PTR5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR4_DATA</span><span class="p">,</span> <span class="n">PTR4_IN</span><span class="p">,</span> <span class="n">PTR4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR3_DATA</span><span class="p">,</span> <span class="n">PTR3_IN</span><span class="p">,</span> <span class="n">PTR3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR2_DATA</span><span class="p">,</span> <span class="n">PTR2_IN</span><span class="p">,</span> <span class="n">PTR2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR1_DATA</span><span class="p">,</span> <span class="n">PTR1_IN</span><span class="p">,</span> <span class="n">PTR1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR0_DATA</span><span class="p">,</span> <span class="n">PTR0_IN</span><span class="p">,</span> <span class="n">PTR0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTS GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS7_DATA</span><span class="p">,</span> <span class="n">PTS7_IN</span><span class="p">,</span> <span class="n">PTS7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS6_DATA</span><span class="p">,</span> <span class="n">PTS6_IN</span><span class="p">,</span> <span class="n">PTS6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS5_DATA</span><span class="p">,</span> <span class="n">PTS5_IN</span><span class="p">,</span> <span class="n">PTS5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS4_DATA</span><span class="p">,</span> <span class="n">PTS4_IN</span><span class="p">,</span> <span class="n">PTS4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS3_DATA</span><span class="p">,</span> <span class="n">PTS3_IN</span><span class="p">,</span> <span class="n">PTS3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS2_DATA</span><span class="p">,</span> <span class="n">PTS2_IN</span><span class="p">,</span> <span class="n">PTS2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS1_DATA</span><span class="p">,</span> <span class="n">PTS1_IN</span><span class="p">,</span> <span class="n">PTS1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS0_DATA</span><span class="p">,</span> <span class="n">PTS0_IN</span><span class="p">,</span> <span class="n">PTS0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTT GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTT7_DATA</span><span class="p">,</span> <span class="n">PTT7_IN</span><span class="p">,</span> <span class="n">PTT7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTT6_DATA</span><span class="p">,</span> <span class="n">PTT6_IN</span><span class="p">,</span> <span class="n">PTT6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTT5_DATA</span><span class="p">,</span> <span class="n">PTT5_IN</span><span class="p">,</span> <span class="n">PTT5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTT4_DATA</span><span class="p">,</span> <span class="n">PTT4_IN</span><span class="p">,</span> <span class="n">PTT4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTT3_DATA</span><span class="p">,</span> <span class="n">PTT3_IN</span><span class="p">,</span> <span class="n">PTT3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTT2_DATA</span><span class="p">,</span> <span class="n">PTT2_IN</span><span class="p">,</span> <span class="n">PTT2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTT1_DATA</span><span class="p">,</span> <span class="n">PTT1_IN</span><span class="p">,</span> <span class="n">PTT1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTT0_DATA</span><span class="p">,</span> <span class="n">PTT0_IN</span><span class="p">,</span> <span class="n">PTT0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTU GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTU7_DATA</span><span class="p">,</span> <span class="n">PTU7_IN</span><span class="p">,</span> <span class="n">PTU7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTU6_DATA</span><span class="p">,</span> <span class="n">PTU6_IN</span><span class="p">,</span> <span class="n">PTU6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTU5_DATA</span><span class="p">,</span> <span class="n">PTU5_IN</span><span class="p">,</span> <span class="n">PTU5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTU4_DATA</span><span class="p">,</span> <span class="n">PTU4_IN</span><span class="p">,</span> <span class="n">PTU4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTU3_DATA</span><span class="p">,</span> <span class="n">PTU3_IN</span><span class="p">,</span> <span class="n">PTU3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTU2_DATA</span><span class="p">,</span> <span class="n">PTU2_IN</span><span class="p">,</span> <span class="n">PTU2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTU1_DATA</span><span class="p">,</span> <span class="n">PTU1_IN</span><span class="p">,</span> <span class="n">PTU1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTU0_DATA</span><span class="p">,</span> <span class="n">PTU0_IN</span><span class="p">,</span> <span class="n">PTU0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTV GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV7_DATA</span><span class="p">,</span> <span class="n">PTV7_IN</span><span class="p">,</span> <span class="n">PTV7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV6_DATA</span><span class="p">,</span> <span class="n">PTV6_IN</span><span class="p">,</span> <span class="n">PTV6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV5_DATA</span><span class="p">,</span> <span class="n">PTV5_IN</span><span class="p">,</span> <span class="n">PTV5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV4_DATA</span><span class="p">,</span> <span class="n">PTV4_IN</span><span class="p">,</span> <span class="n">PTV4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV3_DATA</span><span class="p">,</span> <span class="n">PTV3_IN</span><span class="p">,</span> <span class="n">PTV3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV2_DATA</span><span class="p">,</span> <span class="n">PTV2_IN</span><span class="p">,</span> <span class="n">PTV2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV1_DATA</span><span class="p">,</span> <span class="n">PTV1_IN</span><span class="p">,</span> <span class="n">PTV1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV0_DATA</span><span class="p">,</span> <span class="n">PTV0_IN</span><span class="p">,</span> <span class="n">PTV0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTW GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTW7_DATA</span><span class="p">,</span> <span class="n">PTW7_IN</span><span class="p">,</span> <span class="n">PTW7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTW6_DATA</span><span class="p">,</span> <span class="n">PTW6_IN</span><span class="p">,</span> <span class="n">PTW6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTW5_DATA</span><span class="p">,</span> <span class="n">PTW5_IN</span><span class="p">,</span> <span class="n">PTW5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTW4_DATA</span><span class="p">,</span> <span class="n">PTW4_IN</span><span class="p">,</span> <span class="n">PTW4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTW3_DATA</span><span class="p">,</span> <span class="n">PTW3_IN</span><span class="p">,</span> <span class="n">PTW3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTW2_DATA</span><span class="p">,</span> <span class="n">PTW2_IN</span><span class="p">,</span> <span class="n">PTW2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTW1_DATA</span><span class="p">,</span> <span class="n">PTW1_IN</span><span class="p">,</span> <span class="n">PTW1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTW0_DATA</span><span class="p">,</span> <span class="n">PTW0_IN</span><span class="p">,</span> <span class="n">PTW0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTX GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTX7_DATA</span><span class="p">,</span> <span class="n">PTX7_IN</span><span class="p">,</span> <span class="n">PTX7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTX6_DATA</span><span class="p">,</span> <span class="n">PTX6_IN</span><span class="p">,</span> <span class="n">PTX6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTX5_DATA</span><span class="p">,</span> <span class="n">PTX5_IN</span><span class="p">,</span> <span class="n">PTX5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTX4_DATA</span><span class="p">,</span> <span class="n">PTX4_IN</span><span class="p">,</span> <span class="n">PTX4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTX3_DATA</span><span class="p">,</span> <span class="n">PTX3_IN</span><span class="p">,</span> <span class="n">PTX3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTX2_DATA</span><span class="p">,</span> <span class="n">PTX2_IN</span><span class="p">,</span> <span class="n">PTX2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTX1_DATA</span><span class="p">,</span> <span class="n">PTX1_IN</span><span class="p">,</span> <span class="n">PTX1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTX0_DATA</span><span class="p">,</span> <span class="n">PTX0_IN</span><span class="p">,</span> <span class="n">PTX0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTY GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTY7_DATA</span><span class="p">,</span> <span class="n">PTY7_IN</span><span class="p">,</span> <span class="n">PTY7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTY6_DATA</span><span class="p">,</span> <span class="n">PTY6_IN</span><span class="p">,</span> <span class="n">PTY6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTY5_DATA</span><span class="p">,</span> <span class="n">PTY5_IN</span><span class="p">,</span> <span class="n">PTY5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTY4_DATA</span><span class="p">,</span> <span class="n">PTY4_IN</span><span class="p">,</span> <span class="n">PTY4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTY3_DATA</span><span class="p">,</span> <span class="n">PTY3_IN</span><span class="p">,</span> <span class="n">PTY3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTY2_DATA</span><span class="p">,</span> <span class="n">PTY2_IN</span><span class="p">,</span> <span class="n">PTY2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTY1_DATA</span><span class="p">,</span> <span class="n">PTY1_IN</span><span class="p">,</span> <span class="n">PTY1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTY0_DATA</span><span class="p">,</span> <span class="n">PTY0_IN</span><span class="p">,</span> <span class="n">PTY0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTZ GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTZ7_DATA</span><span class="p">,</span> <span class="n">PTZ7_IN</span><span class="p">,</span> <span class="n">PTZ7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTZ6_DATA</span><span class="p">,</span> <span class="n">PTZ6_IN</span><span class="p">,</span> <span class="n">PTZ6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTZ5_DATA</span><span class="p">,</span> <span class="n">PTZ5_IN</span><span class="p">,</span> <span class="n">PTZ5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTZ4_DATA</span><span class="p">,</span> <span class="n">PTZ4_IN</span><span class="p">,</span> <span class="n">PTZ4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTZ3_DATA</span><span class="p">,</span> <span class="n">PTZ3_IN</span><span class="p">,</span> <span class="n">PTZ3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTZ2_DATA</span><span class="p">,</span> <span class="n">PTZ2_IN</span><span class="p">,</span> <span class="n">PTZ2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTZ1_DATA</span><span class="p">,</span> <span class="n">PTZ1_IN</span><span class="p">,</span> <span class="n">PTZ1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTZ0_DATA</span><span class="p">,</span> <span class="n">PTZ0_IN</span><span class="p">,</span> <span class="n">PTZ0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTA FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BS_MARK</span><span class="p">,</span> <span class="n">PTA7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RDWR_MARK</span><span class="p">,</span> <span class="n">PTA6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE1_MARK</span><span class="p">,</span> <span class="n">PTA5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RDY_MARK</span><span class="p">,</span> <span class="n">PTA4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET0_MDC_MARK</span><span class="p">,</span> <span class="n">PTA3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET0_MDIO_MARK</span><span class="p">,</span> <span class="n">PTA2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET1_MDC_MARK</span><span class="p">,</span> <span class="n">PTA1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ET1_MDIO_MARK</span><span class="p">,</span> <span class="n">PTA0_FN</span><span class="p">),</span>

	<span class="cm">/* PTB FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ15_MARK</span><span class="p">,</span> <span class="n">PS0_15_FN1</span><span class="p">,</span> <span class="n">PTB7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ON_NRE_MARK</span><span class="p">,</span> <span class="n">PS0_15_FN2</span><span class="p">,</span> <span class="n">PTB7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ14_MARK</span><span class="p">,</span> <span class="n">PS0_14_FN1</span><span class="p">,</span> <span class="n">PTB6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ON_NWE_MARK</span><span class="p">,</span> <span class="n">PS0_14_FN2</span><span class="p">,</span> <span class="n">PTB6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ13_MARK</span><span class="p">,</span> <span class="n">PS0_13_FN1</span><span class="p">,</span> <span class="n">PTB5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ON_NWP_MARK</span><span class="p">,</span> <span class="n">PS0_13_FN2</span><span class="p">,</span> <span class="n">PTB5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ12_MARK</span><span class="p">,</span> <span class="n">PS0_12_FN1</span><span class="p">,</span> <span class="n">PTB4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ON_NCE0_MARK</span><span class="p">,</span> <span class="n">PS0_12_FN2</span><span class="p">,</span> <span class="n">PTB4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ11_MARK</span><span class="p">,</span> <span class="n">PS0_11_FN1</span><span class="p">,</span> <span class="n">PTB3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ON_R_B0_MARK</span><span class="p">,</span> <span class="n">PS0_11_FN2</span><span class="p">,</span> <span class="n">PTB3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ10_MARK</span><span class="p">,</span> <span class="n">PS0_10_FN1</span><span class="p">,</span> <span class="n">PTB2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ON_ALE_MARK</span><span class="p">,</span> <span class="n">PS0_10_FN2</span><span class="p">,</span> <span class="n">PTB2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ9_MARK</span><span class="p">,</span> <span class="n">PS0_9_FN1</span><span class="p">,</span> <span class="n">PTB1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ON_CLE_MARK</span><span class="p">,</span> <span class="n">PS0_9_FN2</span><span class="p">,</span> <span class="n">PTB1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ8_MARK</span><span class="p">,</span> <span class="n">PS0_8_FN1</span><span class="p">,</span> <span class="n">PTB0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TCLK_MARK</span><span class="p">,</span> <span class="n">PS0_8_FN2</span><span class="p">,</span> <span class="n">PTB0_FN</span><span class="p">),</span>

	<span class="cm">/* PTC FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ7_MARK</span><span class="p">,</span> <span class="n">PS0_7_FN1</span><span class="p">,</span> <span class="n">PTC7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PWMU0_MARK</span><span class="p">,</span> <span class="n">PS0_7_FN2</span><span class="p">,</span> <span class="n">PTC7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ6_MARK</span><span class="p">,</span> <span class="n">PS0_6_FN1</span><span class="p">,</span> <span class="n">PTC6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PWMU1_MARK</span><span class="p">,</span> <span class="n">PS0_6_FN2</span><span class="p">,</span> <span class="n">PTC6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ5_MARK</span><span class="p">,</span> <span class="n">PS0_5_FN1</span><span class="p">,</span> <span class="n">PTC5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PWMU2_MARK</span><span class="p">,</span> <span class="n">PS0_5_FN2</span><span class="p">,</span> <span class="n">PTC5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ4_MARK</span><span class="p">,</span> <span class="n">PS0_4_FN1</span><span class="p">,</span> <span class="n">PTC5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PWMU3_MARK</span><span class="p">,</span> <span class="n">PS0_4_FN2</span><span class="p">,</span> <span class="n">PTC4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ3_MARK</span><span class="p">,</span> <span class="n">PS0_3_FN1</span><span class="p">,</span> <span class="n">PTC3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PWMU4_MARK</span><span class="p">,</span> <span class="n">PS0_3_FN2</span><span class="p">,</span> <span class="n">PTC3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ2_MARK</span><span class="p">,</span> <span class="n">PS0_2_FN1</span><span class="p">,</span> <span class="n">PTC2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PWMU5_MARK</span><span class="p">,</span> <span class="n">PS0_2_FN2</span><span class="p">,</span> <span class="n">PTC2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ1_MARK</span><span class="p">,</span> <span class="n">PTC1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ0_MARK</span><span class="p">,</span> <span class="n">PTC0_FN</span><span class="p">),</span>

	<span class="cm">/* PTD FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SP0_MOSI_MARK</span><span class="p">,</span> <span class="n">PTD7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SP0_MISO_MARK</span><span class="p">,</span> <span class="n">PTD6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SP0_SCK_MARK</span><span class="p">,</span> <span class="n">PTD5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SP0_SCK_FB_MARK</span><span class="p">,</span> <span class="n">PTD4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SP0_SS0_MARK</span><span class="p">,</span> <span class="n">PTD3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SP0_SS1_MARK</span><span class="p">,</span> <span class="n">PS1_10_FN1</span><span class="p">,</span> <span class="n">PTD2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ0_MARK</span><span class="p">,</span> <span class="n">PS1_10_FN2</span><span class="p">,</span> <span class="n">PTD2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SP0_SS2_MARK</span><span class="p">,</span> <span class="n">PS1_9_FN1</span><span class="p">,</span> <span class="n">PTD1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK0_MARK</span><span class="p">,</span> <span class="n">PS1_9_FN2</span><span class="p">,</span> <span class="n">PTD1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SP0_SS3_MARK</span><span class="p">,</span> <span class="n">PS1_8_FN1</span><span class="p">,</span> <span class="n">PTD0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TEND0_MARK</span><span class="p">,</span> <span class="n">PS1_8_FN2</span><span class="p">,</span> <span class="n">PTD0_FN</span><span class="p">),</span>

	<span class="cm">/* PTE FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII0_CRS_DV_MARK</span><span class="p">,</span> <span class="n">PTE7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII0_TXD1_MARK</span><span class="p">,</span> <span class="n">PTE6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII0_TXD0_MARK</span><span class="p">,</span> <span class="n">PTE5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII0_TXEN_MARK</span><span class="p">,</span> <span class="n">PTE4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII0_REFCLK_MARK</span><span class="p">,</span> <span class="n">PTE3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII0_RXD1_MARK</span><span class="p">,</span> <span class="n">PTE2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII0_RXD0_MARK</span><span class="p">,</span> <span class="n">PTE1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII0_RX_ER_MARK</span><span class="p">,</span> <span class="n">PTE0_FN</span><span class="p">),</span>

	<span class="cm">/* PTF FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII1_CRS_DV_MARK</span><span class="p">,</span> <span class="n">PTF7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII1_TXD1_MARK</span><span class="p">,</span> <span class="n">PTF6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII1_TXD0_MARK</span><span class="p">,</span> <span class="n">PTF5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII1_TXEN_MARK</span><span class="p">,</span> <span class="n">PTF4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII1_REFCLK_MARK</span><span class="p">,</span> <span class="n">PTF3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII1_RXD1_MARK</span><span class="p">,</span> <span class="n">PS1_2_FN1</span><span class="p">,</span> <span class="n">PTF2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RAC_RI_MARK</span><span class="p">,</span> <span class="n">PS1_2_FN2</span><span class="p">,</span> <span class="n">PTF2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII1_RXD0_MARK</span><span class="p">,</span> <span class="n">PTF1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RMII1_RX_ER_MARK</span><span class="p">,</span> <span class="n">PTF0_FN</span><span class="p">),</span>

	<span class="cm">/* PTG FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BOOTFMS_MARK</span><span class="p">,</span> <span class="n">PTG7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BOOTWP_MARK</span><span class="p">,</span> <span class="n">PTG6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A25_MARK</span><span class="p">,</span> <span class="n">PS2_13_FN1</span><span class="p">,</span> <span class="n">PTG5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCCLK_MARK</span><span class="p">,</span> <span class="n">PS2_13_FN2</span><span class="p">,</span> <span class="n">PTG5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A24_MARK</span><span class="p">,</span> <span class="n">PS2_12_FN1</span><span class="p">,</span> <span class="n">PTG4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCCMD_MARK</span><span class="p">,</span> <span class="n">PS2_12_FN2</span><span class="p">,</span> <span class="n">PTG4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SERIRQ_MARK</span><span class="p">,</span> <span class="n">PTG3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WDTOVF_MARK</span><span class="p">,</span> <span class="n">PTG2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LPCPD_MARK</span><span class="p">,</span> <span class="n">PTG1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LDRQ_MARK</span><span class="p">,</span> <span class="n">PTG0_FN</span><span class="p">),</span>

	<span class="cm">/* PTH FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SP1_MOSI_MARK</span><span class="p">,</span> <span class="n">PS2_7_FN1</span><span class="p">,</span> <span class="n">PTH7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TEND1_MARK</span><span class="p">,</span> <span class="n">PS2_7_FN2</span><span class="p">,</span> <span class="n">PTH7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SP1_MISO_MARK</span><span class="p">,</span> <span class="n">PS2_6_FN1</span><span class="p">,</span> <span class="n">PTH6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ1_MARK</span><span class="p">,</span> <span class="n">PS2_6_FN2</span><span class="p">,</span> <span class="n">PTH6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SP1_SCK_MARK</span><span class="p">,</span> <span class="n">PS2_5_FN1</span><span class="p">,</span> <span class="n">PTH5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK1_MARK</span><span class="p">,</span> <span class="n">PS2_5_FN2</span><span class="p">,</span> <span class="n">PTH5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SP1_SCK_FB_MARK</span><span class="p">,</span> <span class="n">PS2_4_FN1</span><span class="p">,</span> <span class="n">PTH4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ADTRG1_MARK</span><span class="p">,</span> <span class="n">PS2_4_FN2</span><span class="p">,</span> <span class="n">PTH4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SP1_SS0_MARK</span><span class="p">,</span> <span class="n">PTH3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SP1_SS1_MARK</span><span class="p">,</span> <span class="n">PS2_2_FN1</span><span class="p">,</span> <span class="n">PTH2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ADTRG0_MARK</span><span class="p">,</span> <span class="n">PS2_2_FN2</span><span class="p">,</span> <span class="n">PTH2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WP_MARK</span><span class="p">,</span> <span class="n">PTH1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMS0_MARK</span><span class="p">,</span> <span class="n">PTH0_FN</span><span class="p">),</span>

	<span class="cm">/* PTI FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D15_MARK</span><span class="p">,</span> <span class="n">PS3_15_FN1</span><span class="p">,</span> <span class="n">PTI7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SD_WP_MARK</span><span class="p">,</span> <span class="n">PS3_15_FN2</span><span class="p">,</span> <span class="n">PTI7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D14_MARK</span><span class="p">,</span> <span class="n">PS3_14_FN1</span><span class="p">,</span> <span class="n">PTI6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SD_CD_MARK</span><span class="p">,</span> <span class="n">PS3_14_FN2</span><span class="p">,</span> <span class="n">PTI6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D13_MARK</span><span class="p">,</span> <span class="n">PS3_13_FN1</span><span class="p">,</span> <span class="n">PTI5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SD_CLK_MARK</span><span class="p">,</span> <span class="n">PS3_13_FN2</span><span class="p">,</span> <span class="n">PTI5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D12_MARK</span><span class="p">,</span> <span class="n">PS3_12_FN1</span><span class="p">,</span> <span class="n">PTI4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SD_CMD_MARK</span><span class="p">,</span> <span class="n">PS3_12_FN2</span><span class="p">,</span> <span class="n">PTI4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D11_MARK</span><span class="p">,</span> <span class="n">PS3_11_FN1</span><span class="p">,</span> <span class="n">PTI3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SD_D3_MARK</span><span class="p">,</span> <span class="n">PS3_11_FN2</span><span class="p">,</span> <span class="n">PTI3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D10_MARK</span><span class="p">,</span> <span class="n">PS3_10_FN1</span><span class="p">,</span> <span class="n">PTI2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SD_D2_MARK</span><span class="p">,</span> <span class="n">PS3_10_FN2</span><span class="p">,</span> <span class="n">PTI2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D9_MARK</span><span class="p">,</span> <span class="n">PS3_9_FN1</span><span class="p">,</span> <span class="n">PTI1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SD_D1_MARK</span><span class="p">,</span> <span class="n">PS3_9_FN2</span><span class="p">,</span> <span class="n">PTI1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D8_MARK</span><span class="p">,</span> <span class="n">PS3_8_FN1</span><span class="p">,</span> <span class="n">PTI0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SD_D0_MARK</span><span class="p">,</span> <span class="n">PS3_8_FN2</span><span class="p">,</span> <span class="n">PTI0_FN</span><span class="p">),</span>

	<span class="cm">/* PTJ FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RTS3_MARK</span><span class="p">,</span> <span class="n">PTJ6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CTS3_MARK</span><span class="p">,</span> <span class="n">PTJ5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TXD3_MARK</span><span class="p">,</span> <span class="n">PTJ4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RXD3_MARK</span><span class="p">,</span> <span class="n">PTJ3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RTS4_MARK</span><span class="p">,</span> <span class="n">PTJ2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RXD4_MARK</span><span class="p">,</span> <span class="n">PTJ1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TXD4_MARK</span><span class="p">,</span> <span class="n">PTJ0_FN</span><span class="p">),</span>

	<span class="cm">/* PTK FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">COM2_TXD_MARK</span><span class="p">,</span> <span class="n">PS3_7_FN1</span><span class="p">,</span> <span class="n">PTK7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCK2_MARK</span><span class="p">,</span> <span class="n">PS3_7_FN2</span><span class="p">,</span> <span class="n">PTK7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">COM2_RXD_MARK</span><span class="p">,</span> <span class="n">PTK6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">COM2_RTS_MARK</span><span class="p">,</span> <span class="n">PTK5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">COM2_CTS_MARK</span><span class="p">,</span> <span class="n">PTK4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">COM2_DTR_MARK</span><span class="p">,</span> <span class="n">PTK3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">COM2_DSR_MARK</span><span class="p">,</span> <span class="n">PS3_2_FN1</span><span class="p">,</span> <span class="n">PTK2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCK4_MARK</span><span class="p">,</span> <span class="n">PS3_2_FN2</span><span class="p">,</span> <span class="n">PTK2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">COM2_DCD_MARK</span><span class="p">,</span> <span class="n">PS3_1_FN1</span><span class="p">,</span> <span class="n">PTK1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCK3_MARK</span><span class="p">,</span> <span class="n">PS3_1_FN2</span><span class="p">,</span> <span class="n">PTK1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CLKOUT_MARK</span><span class="p">,</span> <span class="n">PTK0_FN</span><span class="p">),</span>

	<span class="cm">/* PTL FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RAC_RXD_MARK</span><span class="p">,</span> <span class="n">PS4_14_FN1</span><span class="p">,</span> <span class="n">PTL6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RXD2_MARK</span><span class="p">,</span> <span class="n">PS4_14_FN2</span><span class="p">,</span> <span class="n">PTL6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RAC_RTS_MARK</span><span class="p">,</span> <span class="n">PS4_13_FN1</span><span class="p">,</span> <span class="n">PTL5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS5_MARK</span><span class="p">,</span> <span class="n">PS4_13_FN2</span><span class="p">,</span> <span class="n">PTL5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RAC_CTS_MARK</span><span class="p">,</span> <span class="n">PS4_12_FN1</span><span class="p">,</span> <span class="n">PTL4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS6_MARK</span><span class="p">,</span> <span class="n">PS4_12_FN2</span><span class="p">,</span> <span class="n">PTL4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RAC_DTR_MARK</span><span class="p">,</span> <span class="n">PTL3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RAC_DSR_MARK</span><span class="p">,</span> <span class="n">PS4_10_FN1</span><span class="p">,</span> <span class="n">PTL2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AUDSYNC_MARK</span><span class="p">,</span> <span class="n">PS4_10_FN2</span><span class="p">,</span> <span class="n">PTL2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RAC_DCD_MARK</span><span class="p">,</span> <span class="n">PS4_9_FN1</span><span class="p">,</span> <span class="n">PTL1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AUDCK_MARK</span><span class="p">,</span> <span class="n">PS4_9_FN2</span><span class="p">,</span> <span class="n">PTL1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RAC_TXD_MARK</span><span class="p">,</span> <span class="n">PS4_8_FN1</span><span class="p">,</span> <span class="n">PTL0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TXD2_MARK</span><span class="p">,</span> <span class="n">PS4_8_FN1</span><span class="p">,</span> <span class="n">PTL0_FN</span><span class="p">),</span>

	<span class="cm">/* PTM FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS4_MARK</span><span class="p">,</span> <span class="n">PTM7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RD_MARK</span><span class="p">,</span> <span class="n">PTM6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE0_MARK</span><span class="p">,</span> <span class="n">PTM7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS0_MARK</span><span class="p">,</span> <span class="n">PTM4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDA6_MARK</span><span class="p">,</span> <span class="n">PTM3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCL6_MARK</span><span class="p">,</span> <span class="n">PTM2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDA7_MARK</span><span class="p">,</span> <span class="n">PTM1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCL7_MARK</span><span class="p">,</span> <span class="n">PTM0_FN</span><span class="p">),</span>

	<span class="cm">/* PTN FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VBUS_EN_MARK</span><span class="p">,</span> <span class="n">PTN6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VBUS_OC_MARK</span><span class="p">,</span> <span class="n">PTN5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">JMCTCK_MARK</span><span class="p">,</span> <span class="n">PS4_4_FN1</span><span class="p">,</span> <span class="n">PTN4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SGPIO1_CLK_MARK</span><span class="p">,</span> <span class="n">PS4_4_FN2</span><span class="p">,</span> <span class="n">PTN4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">JMCTMS_MARK</span><span class="p">,</span> <span class="n">PS4_3_FN1</span><span class="p">,</span> <span class="n">PTN5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SGPIO1_LOAD_MARK</span><span class="p">,</span> <span class="n">PS4_3_FN2</span><span class="p">,</span> <span class="n">PTN5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">JMCTDO_MARK</span><span class="p">,</span> <span class="n">PS4_2_FN1</span><span class="p">,</span> <span class="n">PTN2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SGPIO1_DO_MARK</span><span class="p">,</span> <span class="n">PS4_2_FN2</span><span class="p">,</span> <span class="n">PTN2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">JMCTDI_MARK</span><span class="p">,</span> <span class="n">PS4_1_FN1</span><span class="p">,</span> <span class="n">PTN1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SGPIO1_DI_MARK</span><span class="p">,</span> <span class="n">PS4_1_FN2</span><span class="p">,</span> <span class="n">PTN1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">JMCTRST_MARK</span><span class="p">,</span> <span class="n">PS4_0_FN1</span><span class="p">,</span> <span class="n">PTN0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SUB_CLKIN_MARK</span><span class="p">,</span> <span class="n">PS4_0_FN2</span><span class="p">,</span> <span class="n">PTN0_FN</span><span class="p">),</span>

	<span class="cm">/* PTO FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SGPIO0_CLK_MARK</span><span class="p">,</span> <span class="n">PTO7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SGPIO0_LOAD_MARK</span><span class="p">,</span> <span class="n">PTO6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SGPIO0_DI_MARK</span><span class="p">,</span> <span class="n">PTO5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SGPIO0_DO_MARK</span><span class="p">,</span> <span class="n">PTO4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SGPIO2_CLK_MARK</span><span class="p">,</span> <span class="n">PS5_11_FN1</span><span class="p">,</span> <span class="n">PTO3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">COM1_TXD_MARK</span><span class="p">,</span> <span class="n">PS5_11_FN2</span><span class="p">,</span> <span class="n">PTO3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SGPIO2_LOAD_MARK</span><span class="p">,</span> <span class="n">PS5_10_FN1</span><span class="p">,</span> <span class="n">PTO2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">COM1_RXD_MARK</span><span class="p">,</span> <span class="n">PS5_10_FN2</span><span class="p">,</span> <span class="n">PTO2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SGPIO2_DI_MARK</span><span class="p">,</span> <span class="n">PS5_9_FN1</span><span class="p">,</span> <span class="n">PTO1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">COM1_RTS_MARK</span><span class="p">,</span> <span class="n">PS5_9_FN2</span><span class="p">,</span> <span class="n">PTO1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SGPIO2_DO_MARK</span><span class="p">,</span> <span class="n">PS5_8_FN1</span><span class="p">,</span> <span class="n">PTO0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">COM1_CTS_MARK</span><span class="p">,</span> <span class="n">PS5_8_FN2</span><span class="p">,</span> <span class="n">PTO0_FN</span><span class="p">),</span>

	<span class="cm">/* PTP FN */</span>

	<span class="cm">/* PTQ FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LAD3_MARK</span><span class="p">,</span> <span class="n">PTQ6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LAD2_MARK</span><span class="p">,</span> <span class="n">PTQ5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LAD1_MARK</span><span class="p">,</span> <span class="n">PTQ4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LAD0_MARK</span><span class="p">,</span> <span class="n">PTQ3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LFRAME_MARK</span><span class="p">,</span> <span class="n">PTQ2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LRESET_MARK</span><span class="p">,</span> <span class="n">PTQ1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCLK_MARK</span><span class="p">,</span> <span class="n">PTQ0_FN</span><span class="p">),</span>

	<span class="cm">/* PTR FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDA8_MARK</span><span class="p">,</span> <span class="n">PTR7_FN</span><span class="p">),</span>	<span class="cm">/* DDC3? */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCL8_MARK</span><span class="p">,</span> <span class="n">PTR6_FN</span><span class="p">),</span>	<span class="cm">/* DDC2? */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDA2_MARK</span><span class="p">,</span> <span class="n">PTR5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCL2_MARK</span><span class="p">,</span> <span class="n">PTR4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDA1_MARK</span><span class="p">,</span> <span class="n">PTR3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCL1_MARK</span><span class="p">,</span> <span class="n">PTR2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDA0_MARK</span><span class="p">,</span> <span class="n">PTR1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCL0_MARK</span><span class="p">,</span> <span class="n">PTR0_FN</span><span class="p">),</span>

	<span class="cm">/* PTS FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDA9_MARK</span><span class="p">,</span> <span class="n">PTS7_FN</span><span class="p">),</span>	<span class="cm">/* DDC1? */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCL9_MARK</span><span class="p">,</span> <span class="n">PTS6_FN</span><span class="p">),</span>	<span class="cm">/* DDC0? */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDA5_MARK</span><span class="p">,</span> <span class="n">PTS5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCL5_MARK</span><span class="p">,</span> <span class="n">PTS4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDA4_MARK</span><span class="p">,</span> <span class="n">PTS3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCL4_MARK</span><span class="p">,</span> <span class="n">PTS2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDA3_MARK</span><span class="p">,</span> <span class="n">PTS1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCL3_MARK</span><span class="p">,</span> <span class="n">PTS0_FN</span><span class="p">),</span>

	<span class="cm">/* PTT FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PWMX7_MARK</span><span class="p">,</span> <span class="n">PS5_7_FN1</span><span class="p">,</span> <span class="n">PTT7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AUDATA3_MARK</span><span class="p">,</span> <span class="n">PS5_7_FN2</span><span class="p">,</span> <span class="n">PTT7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PWMX6_MARK</span><span class="p">,</span> <span class="n">PS5_6_FN1</span><span class="p">,</span> <span class="n">PTT6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AUDATA2_MARK</span><span class="p">,</span> <span class="n">PS5_6_FN2</span><span class="p">,</span> <span class="n">PTT6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PWMX5_MARK</span><span class="p">,</span> <span class="n">PS5_5_FN1</span><span class="p">,</span> <span class="n">PTT5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AUDATA1_MARK</span><span class="p">,</span> <span class="n">PS5_5_FN2</span><span class="p">,</span> <span class="n">PTT5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PWMX4_MARK</span><span class="p">,</span> <span class="n">PS5_4_FN1</span><span class="p">,</span> <span class="n">PTT4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AUDATA0_MARK</span><span class="p">,</span> <span class="n">PS5_4_FN2</span><span class="p">,</span> <span class="n">PTT4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PWMX3_MARK</span><span class="p">,</span> <span class="n">PS5_3_FN1</span><span class="p">,</span> <span class="n">PTT3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STATUS1_MARK</span><span class="p">,</span> <span class="n">PS5_3_FN2</span><span class="p">,</span> <span class="n">PTT3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PWMX2_MARK</span><span class="p">,</span> <span class="n">PS5_2_FN1</span><span class="p">,</span> <span class="n">PTT2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STATUS0_MARK</span><span class="p">,</span> <span class="n">PS5_2_FN2</span><span class="p">,</span> <span class="n">PTT2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PWMX1_MARK</span><span class="p">,</span> <span class="n">PTT1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PWMX0_MARK</span><span class="p">,</span> <span class="n">PTT0_FN</span><span class="p">),</span>

	<span class="cm">/* PTU FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LGPIO7_MARK</span><span class="p">,</span> <span class="n">PS6_15_FN1</span><span class="p">,</span> <span class="n">PTU7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">APMONCTL_O_MARK</span><span class="p">,</span> <span class="n">PS6_15_FN2</span><span class="p">,</span> <span class="n">PTU7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LGPIO6_MARK</span><span class="p">,</span> <span class="n">PS6_14_FN1</span><span class="p">,</span> <span class="n">PTU6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">APMPWBTOUT_O_MARK</span><span class="p">,</span> <span class="n">PS6_14_FN2</span><span class="p">,</span> <span class="n">PTU6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LGPIO5_MARK</span><span class="p">,</span> <span class="n">PS6_13_FN1</span><span class="p">,</span> <span class="n">PTU5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">APMSCI_O_MARK</span><span class="p">,</span> <span class="n">PS6_13_FN2</span><span class="p">,</span> <span class="n">PTU5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LGPIO4_MARK</span><span class="p">,</span> <span class="n">PS6_12_FN1</span><span class="p">,</span> <span class="n">PTU4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">APMVDDON_MARK</span><span class="p">,</span> <span class="n">PS6_12_FN2</span><span class="p">,</span> <span class="n">PTU4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LGPIO3_MARK</span><span class="p">,</span> <span class="n">PS6_11_FN1</span><span class="p">,</span> <span class="n">PTU3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">APMSLPBTN_MARK</span><span class="p">,</span> <span class="n">PS6_11_FN2</span><span class="p">,</span> <span class="n">PTU3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LGPIO2_MARK</span><span class="p">,</span> <span class="n">PS6_10_FN1</span><span class="p">,</span> <span class="n">PTU2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">APMPWRBTN_MARK</span><span class="p">,</span> <span class="n">PS6_10_FN2</span><span class="p">,</span> <span class="n">PTU2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LGPIO1_MARK</span><span class="p">,</span> <span class="n">PS6_9_FN1</span><span class="p">,</span> <span class="n">PTU1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">APMS5N_MARK</span><span class="p">,</span> <span class="n">PS6_9_FN2</span><span class="p">,</span> <span class="n">PTU1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LGPIO0_MARK</span><span class="p">,</span> <span class="n">PS6_8_FN1</span><span class="p">,</span> <span class="n">PTU0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">APMS3N_MARK</span><span class="p">,</span> <span class="n">PS6_8_FN2</span><span class="p">,</span> <span class="n">PTU0_FN</span><span class="p">),</span>

	<span class="cm">/* PTV FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A23_MARK</span><span class="p">,</span> <span class="n">PS6_7_FN1</span><span class="p">,</span> <span class="n">PTV7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">COM2_RI_MARK</span><span class="p">,</span> <span class="n">PS6_7_FN2</span><span class="p">,</span> <span class="n">PTV7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A22_MARK</span><span class="p">,</span> <span class="n">PS6_6_FN1</span><span class="p">,</span> <span class="n">PTV6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">R_SPI_MOSI_MARK</span><span class="p">,</span> <span class="n">PS6_6_FN2</span><span class="p">,</span> <span class="n">PTV6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A21_MARK</span><span class="p">,</span> <span class="n">PS6_5_FN1</span><span class="p">,</span> <span class="n">PTV5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">R_SPI_MISO_MARK</span><span class="p">,</span> <span class="n">PS6_5_FN2</span><span class="p">,</span> <span class="n">PTV5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A20_MARK</span><span class="p">,</span> <span class="n">PS6_4_FN1</span><span class="p">,</span> <span class="n">PTV4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">R_SPI_RSPCK_MARK</span><span class="p">,</span> <span class="n">PS6_4_FN2</span><span class="p">,</span> <span class="n">PTV4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A19_MARK</span><span class="p">,</span> <span class="n">PS6_3_FN1</span><span class="p">,</span> <span class="n">PTV3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">R_SPI_SSL0_MARK</span><span class="p">,</span> <span class="n">PS6_3_FN2</span><span class="p">,</span> <span class="n">PTV3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A18_MARK</span><span class="p">,</span> <span class="n">PS6_2_FN1</span><span class="p">,</span> <span class="n">PTV2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">R_SPI_SSL1_MARK</span><span class="p">,</span> <span class="n">PS6_2_FN2</span><span class="p">,</span> <span class="n">PTV2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A17_MARK</span><span class="p">,</span> <span class="n">PS6_1_FN1</span><span class="p">,</span> <span class="n">PTV1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">EVENT7_MARK</span><span class="p">,</span> <span class="n">PS6_1_FN2</span><span class="p">,</span> <span class="n">PTV1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A16_MARK</span><span class="p">,</span> <span class="n">PS6_0_FN1</span><span class="p">,</span> <span class="n">PTV0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">EVENT6_MARK</span><span class="p">,</span> <span class="n">PS6_0_FN1</span><span class="p">,</span> <span class="n">PTV0_FN</span><span class="p">),</span>

	<span class="cm">/* PTW FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A15_MARK</span><span class="p">,</span> <span class="n">PS7_15_FN1</span><span class="p">,</span> <span class="n">PTW7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">EVENT5_MARK</span><span class="p">,</span> <span class="n">PS7_15_FN2</span><span class="p">,</span> <span class="n">PTW7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A14_MARK</span><span class="p">,</span> <span class="n">PS7_14_FN1</span><span class="p">,</span> <span class="n">PTW6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">EVENT4_MARK</span><span class="p">,</span> <span class="n">PS7_14_FN2</span><span class="p">,</span> <span class="n">PTW6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A13_MARK</span><span class="p">,</span> <span class="n">PS7_13_FN1</span><span class="p">,</span> <span class="n">PTW5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">EVENT3_MARK</span><span class="p">,</span> <span class="n">PS7_13_FN2</span><span class="p">,</span> <span class="n">PTW5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A12_MARK</span><span class="p">,</span> <span class="n">PS7_12_FN1</span><span class="p">,</span> <span class="n">PTW4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">EVENT2_MARK</span><span class="p">,</span> <span class="n">PS7_12_FN2</span><span class="p">,</span> <span class="n">PTW4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A11_MARK</span><span class="p">,</span> <span class="n">PS7_11_FN1</span><span class="p">,</span> <span class="n">PTW3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">EVENT1_MARK</span><span class="p">,</span> <span class="n">PS7_11_FN2</span><span class="p">,</span> <span class="n">PTW3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A10_MARK</span><span class="p">,</span> <span class="n">PS7_10_FN1</span><span class="p">,</span> <span class="n">PTW2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">EVENT0_MARK</span><span class="p">,</span> <span class="n">PS7_10_FN2</span><span class="p">,</span> <span class="n">PTW2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A9_MARK</span><span class="p">,</span> <span class="n">PS7_9_FN1</span><span class="p">,</span> <span class="n">PTW1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CTS4_MARK</span><span class="p">,</span> <span class="n">PS7_9_FN2</span><span class="p">,</span> <span class="n">PTW1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A8_MARK</span><span class="p">,</span> <span class="n">PS7_8_FN1</span><span class="p">,</span> <span class="n">PTW0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CTS2_MARK</span><span class="p">,</span> <span class="n">PS7_8_FN2</span><span class="p">,</span> <span class="n">PTW0_FN</span><span class="p">),</span>

	<span class="cm">/* PTX FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A7_MARK</span><span class="p">,</span> <span class="n">PS7_7_FN1</span><span class="p">,</span> <span class="n">PTX7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RTS2_MARK</span><span class="p">,</span> <span class="n">PS7_7_FN2</span><span class="p">,</span> <span class="n">PTX7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A6_MARK</span><span class="p">,</span> <span class="n">PS7_6_FN1</span><span class="p">,</span> <span class="n">PTX6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIM_D_MARK</span><span class="p">,</span> <span class="n">PS7_6_FN2</span><span class="p">,</span> <span class="n">PTX6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A5_MARK</span><span class="p">,</span> <span class="n">PS7_5_FN1</span><span class="p">,</span> <span class="n">PTX5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIM_CLK_MARK</span><span class="p">,</span> <span class="n">PS7_5_FN2</span><span class="p">,</span> <span class="n">PTX5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A4_MARK</span><span class="p">,</span> <span class="n">PS7_4_FN1</span><span class="p">,</span> <span class="n">PTX4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIM_RST_MARK</span><span class="p">,</span> <span class="n">PS7_4_FN2</span><span class="p">,</span> <span class="n">PTX4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A3_MARK</span><span class="p">,</span> <span class="n">PTX3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A2_MARK</span><span class="p">,</span> <span class="n">PTX2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A1_MARK</span><span class="p">,</span> <span class="n">PTX1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A0_MARK</span><span class="p">,</span> <span class="n">PTX0_FN</span><span class="p">),</span>

	<span class="cm">/* PTY FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D7_MARK</span><span class="p">,</span> <span class="n">PTY7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D6_MARK</span><span class="p">,</span> <span class="n">PTY6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D5_MARK</span><span class="p">,</span> <span class="n">PTY5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D4_MARK</span><span class="p">,</span> <span class="n">PTY4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D3_MARK</span><span class="p">,</span> <span class="n">PTY3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D2_MARK</span><span class="p">,</span> <span class="n">PTY2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D1_MARK</span><span class="p">,</span> <span class="n">PTY1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D0_MARK</span><span class="p">,</span> <span class="n">PTY0_FN</span><span class="p">),</span>

	<span class="cm">/* PTZ FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCDAT7_MARK</span><span class="p">,</span> <span class="n">PS8_15_FN1</span><span class="p">,</span> <span class="n">PTZ7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ON_DQ7_MARK</span><span class="p">,</span> <span class="n">PS8_15_FN2</span><span class="p">,</span> <span class="n">PTZ7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCDAT6_MARK</span><span class="p">,</span> <span class="n">PS8_14_FN1</span><span class="p">,</span> <span class="n">PTZ6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ON_DQ6_MARK</span><span class="p">,</span> <span class="n">PS8_14_FN2</span><span class="p">,</span> <span class="n">PTZ6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCDAT5_MARK</span><span class="p">,</span> <span class="n">PS8_13_FN1</span><span class="p">,</span> <span class="n">PTZ5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ON_DQ5_MARK</span><span class="p">,</span> <span class="n">PS8_13_FN2</span><span class="p">,</span> <span class="n">PTZ5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCDAT4_MARK</span><span class="p">,</span> <span class="n">PS8_12_FN1</span><span class="p">,</span> <span class="n">PTZ4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ON_DQ4_MARK</span><span class="p">,</span> <span class="n">PS8_12_FN2</span><span class="p">,</span> <span class="n">PTZ4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCDAT3_MARK</span><span class="p">,</span> <span class="n">PS8_11_FN1</span><span class="p">,</span> <span class="n">PTZ3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ON_DQ3_MARK</span><span class="p">,</span> <span class="n">PS8_11_FN2</span><span class="p">,</span> <span class="n">PTZ3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCDAT2_MARK</span><span class="p">,</span> <span class="n">PS8_10_FN1</span><span class="p">,</span> <span class="n">PTZ2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ON_DQ2_MARK</span><span class="p">,</span> <span class="n">PS8_10_FN2</span><span class="p">,</span> <span class="n">PTZ2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCDAT1_MARK</span><span class="p">,</span> <span class="n">PS8_9_FN1</span><span class="p">,</span> <span class="n">PTZ1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ON_DQ1_MARK</span><span class="p">,</span> <span class="n">PS8_9_FN2</span><span class="p">,</span> <span class="n">PTZ1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCDAT0_MARK</span><span class="p">,</span> <span class="n">PS8_8_FN1</span><span class="p">,</span> <span class="n">PTZ0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ON_DQ0_MARK</span><span class="p">,</span> <span class="n">PS8_8_FN2</span><span class="p">,</span> <span class="n">PTZ0_FN</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_gpio</span> <span class="n">pinmux_gpios</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* PTA */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA7</span><span class="p">,</span> <span class="n">PTA7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA6</span><span class="p">,</span> <span class="n">PTA6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA5</span><span class="p">,</span> <span class="n">PTA5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA4</span><span class="p">,</span> <span class="n">PTA4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA3</span><span class="p">,</span> <span class="n">PTA3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA2</span><span class="p">,</span> <span class="n">PTA2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA1</span><span class="p">,</span> <span class="n">PTA1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA0</span><span class="p">,</span> <span class="n">PTA0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTB */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB7</span><span class="p">,</span> <span class="n">PTB7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB6</span><span class="p">,</span> <span class="n">PTB6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB5</span><span class="p">,</span> <span class="n">PTB5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB4</span><span class="p">,</span> <span class="n">PTB4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB3</span><span class="p">,</span> <span class="n">PTB3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB2</span><span class="p">,</span> <span class="n">PTB2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB1</span><span class="p">,</span> <span class="n">PTB1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB0</span><span class="p">,</span> <span class="n">PTB0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC7</span><span class="p">,</span> <span class="n">PTC7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC6</span><span class="p">,</span> <span class="n">PTC6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC5</span><span class="p">,</span> <span class="n">PTC5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC4</span><span class="p">,</span> <span class="n">PTC4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC3</span><span class="p">,</span> <span class="n">PTC3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC2</span><span class="p">,</span> <span class="n">PTC2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC1</span><span class="p">,</span> <span class="n">PTC1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC0</span><span class="p">,</span> <span class="n">PTC0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTD */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD7</span><span class="p">,</span> <span class="n">PTD7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD6</span><span class="p">,</span> <span class="n">PTD6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD5</span><span class="p">,</span> <span class="n">PTD5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD4</span><span class="p">,</span> <span class="n">PTD4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD3</span><span class="p">,</span> <span class="n">PTD3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD2</span><span class="p">,</span> <span class="n">PTD2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD1</span><span class="p">,</span> <span class="n">PTD1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD0</span><span class="p">,</span> <span class="n">PTD0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTE */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE7</span><span class="p">,</span> <span class="n">PTE7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE6</span><span class="p">,</span> <span class="n">PTE6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE5</span><span class="p">,</span> <span class="n">PTE5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE4</span><span class="p">,</span> <span class="n">PTE4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE3</span><span class="p">,</span> <span class="n">PTE3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE2</span><span class="p">,</span> <span class="n">PTE2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE1</span><span class="p">,</span> <span class="n">PTE1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE0</span><span class="p">,</span> <span class="n">PTE0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTF */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF7</span><span class="p">,</span> <span class="n">PTF7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF6</span><span class="p">,</span> <span class="n">PTF6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF5</span><span class="p">,</span> <span class="n">PTF5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF4</span><span class="p">,</span> <span class="n">PTF4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF3</span><span class="p">,</span> <span class="n">PTF3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF2</span><span class="p">,</span> <span class="n">PTF2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF1</span><span class="p">,</span> <span class="n">PTF1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF0</span><span class="p">,</span> <span class="n">PTF0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTG */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG7</span><span class="p">,</span> <span class="n">PTG7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG6</span><span class="p">,</span> <span class="n">PTG6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG5</span><span class="p">,</span> <span class="n">PTG5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG4</span><span class="p">,</span> <span class="n">PTG4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG3</span><span class="p">,</span> <span class="n">PTG3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG2</span><span class="p">,</span> <span class="n">PTG2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG1</span><span class="p">,</span> <span class="n">PTG1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG0</span><span class="p">,</span> <span class="n">PTG0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTH */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH7</span><span class="p">,</span> <span class="n">PTH7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH6</span><span class="p">,</span> <span class="n">PTH6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH5</span><span class="p">,</span> <span class="n">PTH5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH4</span><span class="p">,</span> <span class="n">PTH4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH3</span><span class="p">,</span> <span class="n">PTH3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH2</span><span class="p">,</span> <span class="n">PTH2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH1</span><span class="p">,</span> <span class="n">PTH1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH0</span><span class="p">,</span> <span class="n">PTH0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTI */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTI7</span><span class="p">,</span> <span class="n">PTI7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTI6</span><span class="p">,</span> <span class="n">PTI6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTI5</span><span class="p">,</span> <span class="n">PTI5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTI4</span><span class="p">,</span> <span class="n">PTI4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTI3</span><span class="p">,</span> <span class="n">PTI3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTI2</span><span class="p">,</span> <span class="n">PTI2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTI1</span><span class="p">,</span> <span class="n">PTI1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTI0</span><span class="p">,</span> <span class="n">PTI0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTJ */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ6</span><span class="p">,</span> <span class="n">PTJ6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ5</span><span class="p">,</span> <span class="n">PTJ5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ4</span><span class="p">,</span> <span class="n">PTJ4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ3</span><span class="p">,</span> <span class="n">PTJ3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ2</span><span class="p">,</span> <span class="n">PTJ2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ1</span><span class="p">,</span> <span class="n">PTJ1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ0</span><span class="p">,</span> <span class="n">PTJ0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTK */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK7</span><span class="p">,</span> <span class="n">PTK7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK6</span><span class="p">,</span> <span class="n">PTK6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK5</span><span class="p">,</span> <span class="n">PTK5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK4</span><span class="p">,</span> <span class="n">PTK4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK3</span><span class="p">,</span> <span class="n">PTK3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK2</span><span class="p">,</span> <span class="n">PTK2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK1</span><span class="p">,</span> <span class="n">PTK1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK0</span><span class="p">,</span> <span class="n">PTK0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTL */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL6</span><span class="p">,</span> <span class="n">PTL6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL5</span><span class="p">,</span> <span class="n">PTL5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL4</span><span class="p">,</span> <span class="n">PTL4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL3</span><span class="p">,</span> <span class="n">PTL3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL2</span><span class="p">,</span> <span class="n">PTL2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL1</span><span class="p">,</span> <span class="n">PTL1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL0</span><span class="p">,</span> <span class="n">PTL0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTM */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM7</span><span class="p">,</span> <span class="n">PTM7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM6</span><span class="p">,</span> <span class="n">PTM6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM5</span><span class="p">,</span> <span class="n">PTM5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM4</span><span class="p">,</span> <span class="n">PTM4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM3</span><span class="p">,</span> <span class="n">PTM3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM2</span><span class="p">,</span> <span class="n">PTM2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM1</span><span class="p">,</span> <span class="n">PTM1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM0</span><span class="p">,</span> <span class="n">PTM0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTN */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTN6</span><span class="p">,</span> <span class="n">PTN6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTN5</span><span class="p">,</span> <span class="n">PTN5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTN4</span><span class="p">,</span> <span class="n">PTN4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTN3</span><span class="p">,</span> <span class="n">PTN3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTN2</span><span class="p">,</span> <span class="n">PTN2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTN1</span><span class="p">,</span> <span class="n">PTN1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTN0</span><span class="p">,</span> <span class="n">PTN0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTO */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTO7</span><span class="p">,</span> <span class="n">PTO7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTO6</span><span class="p">,</span> <span class="n">PTO6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTO5</span><span class="p">,</span> <span class="n">PTO5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTO4</span><span class="p">,</span> <span class="n">PTO4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTO3</span><span class="p">,</span> <span class="n">PTO3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTO2</span><span class="p">,</span> <span class="n">PTO2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTO1</span><span class="p">,</span> <span class="n">PTO1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTO0</span><span class="p">,</span> <span class="n">PTO0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTP */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTP7</span><span class="p">,</span> <span class="n">PTP7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTP6</span><span class="p">,</span> <span class="n">PTP6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTP5</span><span class="p">,</span> <span class="n">PTP5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTP4</span><span class="p">,</span> <span class="n">PTP4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTP3</span><span class="p">,</span> <span class="n">PTP3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTP2</span><span class="p">,</span> <span class="n">PTP2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTP1</span><span class="p">,</span> <span class="n">PTP1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTP0</span><span class="p">,</span> <span class="n">PTP0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTQ */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTQ6</span><span class="p">,</span> <span class="n">PTQ6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTQ5</span><span class="p">,</span> <span class="n">PTQ5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTQ4</span><span class="p">,</span> <span class="n">PTQ4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTQ3</span><span class="p">,</span> <span class="n">PTQ3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTQ2</span><span class="p">,</span> <span class="n">PTQ2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTQ1</span><span class="p">,</span> <span class="n">PTQ1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTQ0</span><span class="p">,</span> <span class="n">PTQ0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTR */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR7</span><span class="p">,</span> <span class="n">PTR7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR6</span><span class="p">,</span> <span class="n">PTR6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR5</span><span class="p">,</span> <span class="n">PTR5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR4</span><span class="p">,</span> <span class="n">PTR4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR3</span><span class="p">,</span> <span class="n">PTR3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR2</span><span class="p">,</span> <span class="n">PTR2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR1</span><span class="p">,</span> <span class="n">PTR1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR0</span><span class="p">,</span> <span class="n">PTR0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTS */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS7</span><span class="p">,</span> <span class="n">PTS7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS6</span><span class="p">,</span> <span class="n">PTS6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS5</span><span class="p">,</span> <span class="n">PTS5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS4</span><span class="p">,</span> <span class="n">PTS4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS3</span><span class="p">,</span> <span class="n">PTS3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS2</span><span class="p">,</span> <span class="n">PTS2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS1</span><span class="p">,</span> <span class="n">PTS1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS0</span><span class="p">,</span> <span class="n">PTS0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTT */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTT7</span><span class="p">,</span> <span class="n">PTT7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTT6</span><span class="p">,</span> <span class="n">PTT6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTT5</span><span class="p">,</span> <span class="n">PTT5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTT4</span><span class="p">,</span> <span class="n">PTT4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTT3</span><span class="p">,</span> <span class="n">PTT3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTT2</span><span class="p">,</span> <span class="n">PTT2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTT1</span><span class="p">,</span> <span class="n">PTT1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTT0</span><span class="p">,</span> <span class="n">PTT0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTU */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTU7</span><span class="p">,</span> <span class="n">PTU7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTU6</span><span class="p">,</span> <span class="n">PTU6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTU5</span><span class="p">,</span> <span class="n">PTU5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTU4</span><span class="p">,</span> <span class="n">PTU4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTU3</span><span class="p">,</span> <span class="n">PTU3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTU2</span><span class="p">,</span> <span class="n">PTU2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTU1</span><span class="p">,</span> <span class="n">PTU1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTU0</span><span class="p">,</span> <span class="n">PTU0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTV */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV7</span><span class="p">,</span> <span class="n">PTV7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV6</span><span class="p">,</span> <span class="n">PTV6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV5</span><span class="p">,</span> <span class="n">PTV5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV4</span><span class="p">,</span> <span class="n">PTV4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV3</span><span class="p">,</span> <span class="n">PTV3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV2</span><span class="p">,</span> <span class="n">PTV2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV1</span><span class="p">,</span> <span class="n">PTV1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV0</span><span class="p">,</span> <span class="n">PTV0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTW */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTW7</span><span class="p">,</span> <span class="n">PTW7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTW6</span><span class="p">,</span> <span class="n">PTW6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTW5</span><span class="p">,</span> <span class="n">PTW5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTW4</span><span class="p">,</span> <span class="n">PTW4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTW3</span><span class="p">,</span> <span class="n">PTW3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTW2</span><span class="p">,</span> <span class="n">PTW2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTW1</span><span class="p">,</span> <span class="n">PTW1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTW0</span><span class="p">,</span> <span class="n">PTW0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTX */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTX7</span><span class="p">,</span> <span class="n">PTX7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTX6</span><span class="p">,</span> <span class="n">PTX6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTX5</span><span class="p">,</span> <span class="n">PTX5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTX4</span><span class="p">,</span> <span class="n">PTX4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTX3</span><span class="p">,</span> <span class="n">PTX3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTX2</span><span class="p">,</span> <span class="n">PTX2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTX1</span><span class="p">,</span> <span class="n">PTX1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTX0</span><span class="p">,</span> <span class="n">PTX0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTY */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTY7</span><span class="p">,</span> <span class="n">PTY7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTY6</span><span class="p">,</span> <span class="n">PTY6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTY5</span><span class="p">,</span> <span class="n">PTY5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTY4</span><span class="p">,</span> <span class="n">PTY4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTY3</span><span class="p">,</span> <span class="n">PTY3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTY2</span><span class="p">,</span> <span class="n">PTY2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTY1</span><span class="p">,</span> <span class="n">PTY1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTY0</span><span class="p">,</span> <span class="n">PTY0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTZ */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTZ7</span><span class="p">,</span> <span class="n">PTZ7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTZ6</span><span class="p">,</span> <span class="n">PTZ6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTZ5</span><span class="p">,</span> <span class="n">PTZ5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTZ4</span><span class="p">,</span> <span class="n">PTZ4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTZ3</span><span class="p">,</span> <span class="n">PTZ3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTZ2</span><span class="p">,</span> <span class="n">PTZ2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTZ1</span><span class="p">,</span> <span class="n">PTZ1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTZ0</span><span class="p">,</span> <span class="n">PTZ0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTA (mobule: LBSC, RGMII) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_BS</span><span class="p">,</span> <span class="n">BS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RDWR</span><span class="p">,</span> <span class="n">RDWR_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_WE1</span><span class="p">,</span> <span class="n">WE1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RDY</span><span class="p">,</span> <span class="n">RDY_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ET0_MDC</span><span class="p">,</span> <span class="n">ET0_MDC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ET0_MDIO</span><span class="p">,</span> <span class="n">ET0_MDC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ET1_MDC</span><span class="p">,</span> <span class="n">ET1_MDC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ET1_MDIO</span><span class="p">,</span> <span class="n">ET1_MDC_MARK</span><span class="p">),</span>

	<span class="cm">/* PTB (mobule: INTC, ONFI, TMU) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ15</span><span class="p">,</span> <span class="n">IRQ15_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ14</span><span class="p">,</span> <span class="n">IRQ14_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ13</span><span class="p">,</span> <span class="n">IRQ13_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ12</span><span class="p">,</span> <span class="n">IRQ12_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ11</span><span class="p">,</span> <span class="n">IRQ11_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ10</span><span class="p">,</span> <span class="n">IRQ10_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ9</span><span class="p">,</span> <span class="n">IRQ9_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ8</span><span class="p">,</span> <span class="n">IRQ8_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ON_NRE</span><span class="p">,</span> <span class="n">ON_NRE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ON_NWE</span><span class="p">,</span> <span class="n">ON_NWE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ON_NWP</span><span class="p">,</span> <span class="n">ON_NWP_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ON_NCE0</span><span class="p">,</span> <span class="n">ON_NCE0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ON_R_B0</span><span class="p">,</span> <span class="n">ON_R_B0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ON_ALE</span><span class="p">,</span> <span class="n">ON_ALE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ON_CLE</span><span class="p">,</span> <span class="n">ON_CLE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TCLK</span><span class="p">,</span> <span class="n">TCLK_MARK</span><span class="p">),</span>

	<span class="cm">/* PTC (mobule: IRQ, PWMU) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ7</span><span class="p">,</span> <span class="n">IRQ7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ6</span><span class="p">,</span> <span class="n">IRQ6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ5</span><span class="p">,</span> <span class="n">IRQ5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ4</span><span class="p">,</span> <span class="n">IRQ4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ3</span><span class="p">,</span> <span class="n">IRQ3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ2</span><span class="p">,</span> <span class="n">IRQ2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ1</span><span class="p">,</span> <span class="n">IRQ1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ0</span><span class="p">,</span> <span class="n">IRQ0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PWMU0</span><span class="p">,</span> <span class="n">PWMU0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PWMU1</span><span class="p">,</span> <span class="n">PWMU1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PWMU2</span><span class="p">,</span> <span class="n">PWMU2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PWMU3</span><span class="p">,</span> <span class="n">PWMU3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PWMU4</span><span class="p">,</span> <span class="n">PWMU4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PWMU5</span><span class="p">,</span> <span class="n">PWMU5_MARK</span><span class="p">),</span>

	<span class="cm">/* PTD (mobule: SPI0, DMAC) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SP0_MOSI</span><span class="p">,</span> <span class="n">SP0_MOSI_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SP0_MISO</span><span class="p">,</span> <span class="n">SP0_MISO_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SP0_SCK</span><span class="p">,</span> <span class="n">SP0_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SP0_SCK_FB</span><span class="p">,</span> <span class="n">SP0_SCK_FB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SP0_SS0</span><span class="p">,</span> <span class="n">SP0_SS0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SP0_SS1</span><span class="p">,</span> <span class="n">SP0_SS1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SP0_SS2</span><span class="p">,</span> <span class="n">SP0_SS2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SP0_SS3</span><span class="p">,</span> <span class="n">SP0_SS3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ0</span><span class="p">,</span> <span class="n">DREQ0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DACK0</span><span class="p">,</span> <span class="n">DACK0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TEND0</span><span class="p">,</span> <span class="n">TEND0_MARK</span><span class="p">),</span>

	<span class="cm">/* PTE (mobule: RMII) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RMII0_CRS_DV</span><span class="p">,</span> <span class="n">RMII0_CRS_DV_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RMII0_TXD1</span><span class="p">,</span> <span class="n">RMII0_TXD1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RMII0_TXD0</span><span class="p">,</span> <span class="n">RMII0_TXD0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RMII0_TXEN</span><span class="p">,</span> <span class="n">RMII0_TXEN_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RMII0_REFCLK</span><span class="p">,</span> <span class="n">RMII0_REFCLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RMII0_RXD1</span><span class="p">,</span> <span class="n">RMII0_RXD1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RMII0_RXD0</span><span class="p">,</span> <span class="n">RMII0_RXD0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RMII0_RX_ER</span><span class="p">,</span> <span class="n">RMII0_RX_ER_MARK</span><span class="p">),</span>

	<span class="cm">/* PTF (mobule: RMII, SerMux) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RMII1_CRS_DV</span><span class="p">,</span> <span class="n">RMII1_CRS_DV_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RMII1_TXD1</span><span class="p">,</span> <span class="n">RMII1_TXD1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RMII1_TXD0</span><span class="p">,</span> <span class="n">RMII1_TXD0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RMII1_TXEN</span><span class="p">,</span> <span class="n">RMII1_TXEN_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RMII1_REFCLK</span><span class="p">,</span> <span class="n">RMII1_REFCLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RMII1_RXD1</span><span class="p">,</span> <span class="n">RMII1_RXD1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RMII1_RXD0</span><span class="p">,</span> <span class="n">RMII1_RXD0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RMII1_RX_ER</span><span class="p">,</span> <span class="n">RMII1_RX_ER_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RAC_RI</span><span class="p">,</span> <span class="n">RAC_RI_MARK</span><span class="p">),</span>

	<span class="cm">/* PTG (mobule: system, LBSC, LPC, WDT, LPC, eMMC) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_BOOTFMS</span><span class="p">,</span> <span class="n">BOOTFMS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_BOOTWP</span><span class="p">,</span> <span class="n">BOOTWP_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A25</span><span class="p">,</span> <span class="n">A25_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A24</span><span class="p">,</span> <span class="n">A24_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SERIRQ</span><span class="p">,</span> <span class="n">SERIRQ_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_WDTOVF</span><span class="p">,</span> <span class="n">WDTOVF_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LPCPD</span><span class="p">,</span> <span class="n">LPCPD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LDRQ</span><span class="p">,</span> <span class="n">LDRQ_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MMCCLK</span><span class="p">,</span> <span class="n">MMCCLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MMCCMD</span><span class="p">,</span> <span class="n">MMCCMD_MARK</span><span class="p">),</span>

	<span class="cm">/* PTH (mobule: SPI1, LPC, DMAC, ADC) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SP1_MOSI</span><span class="p">,</span> <span class="n">SP1_MOSI_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SP1_MISO</span><span class="p">,</span> <span class="n">SP1_MISO_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SP1_SCK</span><span class="p">,</span> <span class="n">SP1_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SP1_SCK_FB</span><span class="p">,</span> <span class="n">SP1_SCK_FB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SP1_SS0</span><span class="p">,</span> <span class="n">SP1_SS0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SP1_SS1</span><span class="p">,</span> <span class="n">SP1_SS1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_WP</span><span class="p">,</span> <span class="n">WP_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FMS0</span><span class="p">,</span> <span class="n">FMS0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TEND1</span><span class="p">,</span> <span class="n">TEND1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ1</span><span class="p">,</span> <span class="n">DREQ1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DACK1</span><span class="p">,</span> <span class="n">DACK1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ADTRG1</span><span class="p">,</span> <span class="n">ADTRG1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ADTRG0</span><span class="p">,</span> <span class="n">ADTRG0_MARK</span><span class="p">),</span>

	<span class="cm">/* PTI (mobule: LBSC, SDHI) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D15</span><span class="p">,</span> <span class="n">D15_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D14</span><span class="p">,</span> <span class="n">D14_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D13</span><span class="p">,</span> <span class="n">D13_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D12</span><span class="p">,</span> <span class="n">D12_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D11</span><span class="p">,</span> <span class="n">D11_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D10</span><span class="p">,</span> <span class="n">D10_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D9</span><span class="p">,</span> <span class="n">D9_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D8</span><span class="p">,</span> <span class="n">D8_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SD_WP</span><span class="p">,</span> <span class="n">SD_WP_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SD_CD</span><span class="p">,</span> <span class="n">SD_CD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SD_CLK</span><span class="p">,</span> <span class="n">SD_CLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SD_CMD</span><span class="p">,</span> <span class="n">SD_CMD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SD_D3</span><span class="p">,</span> <span class="n">SD_D3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SD_D2</span><span class="p">,</span> <span class="n">SD_D2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SD_D1</span><span class="p">,</span> <span class="n">SD_D1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SD_D0</span><span class="p">,</span> <span class="n">SD_D0_MARK</span><span class="p">),</span>

	<span class="cm">/* PTJ (mobule: SCIF234, SERMUX) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RTS3</span><span class="p">,</span> <span class="n">RTS3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CTS3</span><span class="p">,</span> <span class="n">CTS3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TXD3</span><span class="p">,</span> <span class="n">TXD3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RXD3</span><span class="p">,</span> <span class="n">RXD3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RTS4</span><span class="p">,</span> <span class="n">RTS4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RXD4</span><span class="p">,</span> <span class="n">RXD4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TXD4</span><span class="p">,</span> <span class="n">TXD4_MARK</span><span class="p">),</span>

	<span class="cm">/* PTK (mobule: SERMUX, LBSC, SCIF) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_COM2_TXD</span><span class="p">,</span> <span class="n">COM2_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_COM2_RXD</span><span class="p">,</span> <span class="n">COM2_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_COM2_RTS</span><span class="p">,</span> <span class="n">COM2_RTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_COM2_CTS</span><span class="p">,</span> <span class="n">COM2_CTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_COM2_DTR</span><span class="p">,</span> <span class="n">COM2_DTR_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_COM2_DSR</span><span class="p">,</span> <span class="n">COM2_DSR_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_COM2_DCD</span><span class="p">,</span> <span class="n">COM2_DCD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CLKOUT</span><span class="p">,</span> <span class="n">CLKOUT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCK2</span><span class="p">,</span> <span class="n">SCK2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCK4</span><span class="p">,</span> <span class="n">SCK4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCK3</span><span class="p">,</span> <span class="n">SCK3_MARK</span><span class="p">),</span>

	<span class="cm">/* PTL (mobule: SERMUX, SCIF, LBSC, AUD) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RAC_RXD</span><span class="p">,</span> <span class="n">RAC_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RAC_RTS</span><span class="p">,</span> <span class="n">RAC_RTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RAC_CTS</span><span class="p">,</span> <span class="n">RAC_CTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RAC_DTR</span><span class="p">,</span> <span class="n">RAC_DTR_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RAC_DSR</span><span class="p">,</span> <span class="n">RAC_DSR_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RAC_DCD</span><span class="p">,</span> <span class="n">RAC_DCD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RAC_TXD</span><span class="p">,</span> <span class="n">RAC_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RXD2</span><span class="p">,</span> <span class="n">RXD2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CS5</span><span class="p">,</span> <span class="n">CS5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CS6</span><span class="p">,</span> <span class="n">CS6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AUDSYNC</span><span class="p">,</span> <span class="n">AUDSYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AUDCK</span><span class="p">,</span> <span class="n">AUDCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TXD2</span><span class="p">,</span> <span class="n">TXD2_MARK</span><span class="p">),</span>

	<span class="cm">/* PTM (mobule: LBSC, IIC) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CS4</span><span class="p">,</span> <span class="n">CS4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RD</span><span class="p">,</span> <span class="n">RD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_WE0</span><span class="p">,</span> <span class="n">WE0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CS0</span><span class="p">,</span> <span class="n">CS0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDA6</span><span class="p">,</span> <span class="n">SDA6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCL6</span><span class="p">,</span> <span class="n">SCL6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDA7</span><span class="p">,</span> <span class="n">SDA7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCL7</span><span class="p">,</span> <span class="n">SCL7_MARK</span><span class="p">),</span>

	<span class="cm">/* PTN (mobule: USB, JMC, SGPIO, WDT) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VBUS_EN</span><span class="p">,</span> <span class="n">VBUS_EN_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VBUS_OC</span><span class="p">,</span> <span class="n">VBUS_OC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_JMCTCK</span><span class="p">,</span> <span class="n">JMCTCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_JMCTMS</span><span class="p">,</span> <span class="n">JMCTMS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_JMCTDO</span><span class="p">,</span> <span class="n">JMCTDO_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_JMCTDI</span><span class="p">,</span> <span class="n">JMCTDI_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_JMCTRST</span><span class="p">,</span> <span class="n">JMCTRST_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SGPIO1_CLK</span><span class="p">,</span> <span class="n">SGPIO1_CLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SGPIO1_LOAD</span><span class="p">,</span> <span class="n">SGPIO1_LOAD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SGPIO1_DI</span><span class="p">,</span> <span class="n">SGPIO1_DI_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SGPIO1_DO</span><span class="p">,</span> <span class="n">SGPIO1_DO_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SUB_CLKIN</span><span class="p">,</span> <span class="n">SUB_CLKIN_MARK</span><span class="p">),</span>

	<span class="cm">/* PTO (mobule: SGPIO, SerMux) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SGPIO0_CLK</span><span class="p">,</span> <span class="n">SGPIO0_CLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SGPIO0_LOAD</span><span class="p">,</span> <span class="n">SGPIO0_LOAD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SGPIO0_DI</span><span class="p">,</span> <span class="n">SGPIO0_DI_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SGPIO0_DO</span><span class="p">,</span> <span class="n">SGPIO0_DO_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SGPIO2_CLK</span><span class="p">,</span> <span class="n">SGPIO2_CLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SGPIO2_LOAD</span><span class="p">,</span> <span class="n">SGPIO2_LOAD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SGPIO2_DI</span><span class="p">,</span> <span class="n">SGPIO2_DI_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SGPIO2_DO</span><span class="p">,</span> <span class="n">SGPIO2_DO_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_COM1_TXD</span><span class="p">,</span> <span class="n">COM1_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_COM1_RXD</span><span class="p">,</span> <span class="n">COM1_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_COM1_RTS</span><span class="p">,</span> <span class="n">COM1_RTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_COM1_CTS</span><span class="p">,</span> <span class="n">COM1_CTS_MARK</span><span class="p">),</span>

	<span class="cm">/* PTP (mobule: EVC, ADC) */</span>

	<span class="cm">/* PTQ (mobule: LPC) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LAD3</span><span class="p">,</span> <span class="n">LAD3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LAD2</span><span class="p">,</span> <span class="n">LAD2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LAD1</span><span class="p">,</span> <span class="n">LAD1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LAD0</span><span class="p">,</span> <span class="n">LAD0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LFRAME</span><span class="p">,</span> <span class="n">LFRAME_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LRESET</span><span class="p">,</span> <span class="n">LRESET_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCLK</span><span class="p">,</span> <span class="n">LCLK_MARK</span><span class="p">),</span>

	<span class="cm">/* PTR (mobule: GRA, IIC) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DDC3</span><span class="p">,</span> <span class="n">DDC3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DDC2</span><span class="p">,</span> <span class="n">DDC2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDA8</span><span class="p">,</span> <span class="n">SDA8_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCL8</span><span class="p">,</span> <span class="n">SCL8_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDA2</span><span class="p">,</span> <span class="n">SDA2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCL2</span><span class="p">,</span> <span class="n">SCL2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDA1</span><span class="p">,</span> <span class="n">SDA1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCL1</span><span class="p">,</span> <span class="n">SCL1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDA0</span><span class="p">,</span> <span class="n">SDA0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCL0</span><span class="p">,</span> <span class="n">SCL0_MARK</span><span class="p">),</span>

	<span class="cm">/* PTS (mobule: GRA, IIC) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DDC1</span><span class="p">,</span> <span class="n">DDC1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DDC0</span><span class="p">,</span> <span class="n">DDC0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDA9</span><span class="p">,</span> <span class="n">SDA9_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCL9</span><span class="p">,</span> <span class="n">SCL9_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDA5</span><span class="p">,</span> <span class="n">SDA5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCL5</span><span class="p">,</span> <span class="n">SCL5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDA4</span><span class="p">,</span> <span class="n">SDA4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCL4</span><span class="p">,</span> <span class="n">SCL4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDA3</span><span class="p">,</span> <span class="n">SDA3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCL3</span><span class="p">,</span> <span class="n">SCL3_MARK</span><span class="p">),</span>

	<span class="cm">/* PTT (mobule: PWMX, AUD) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PWMX7</span><span class="p">,</span> <span class="n">PWMX7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PWMX6</span><span class="p">,</span> <span class="n">PWMX6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PWMX5</span><span class="p">,</span> <span class="n">PWMX5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PWMX4</span><span class="p">,</span> <span class="n">PWMX4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PWMX3</span><span class="p">,</span> <span class="n">PWMX3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PWMX2</span><span class="p">,</span> <span class="n">PWMX2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PWMX1</span><span class="p">,</span> <span class="n">PWMX1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PWMX0</span><span class="p">,</span> <span class="n">PWMX0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AUDATA3</span><span class="p">,</span> <span class="n">AUDATA3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AUDATA2</span><span class="p">,</span> <span class="n">AUDATA2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AUDATA1</span><span class="p">,</span> <span class="n">AUDATA1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AUDATA0</span><span class="p">,</span> <span class="n">AUDATA0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_STATUS1</span><span class="p">,</span> <span class="n">STATUS1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_STATUS0</span><span class="p">,</span> <span class="n">STATUS0_MARK</span><span class="p">),</span>

	<span class="cm">/* PTU (mobule: LPC, APM) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LGPIO7</span><span class="p">,</span> <span class="n">LGPIO7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LGPIO6</span><span class="p">,</span> <span class="n">LGPIO6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LGPIO5</span><span class="p">,</span> <span class="n">LGPIO5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LGPIO4</span><span class="p">,</span> <span class="n">LGPIO4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LGPIO3</span><span class="p">,</span> <span class="n">LGPIO3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LGPIO2</span><span class="p">,</span> <span class="n">LGPIO2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LGPIO1</span><span class="p">,</span> <span class="n">LGPIO1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LGPIO0</span><span class="p">,</span> <span class="n">LGPIO0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_APMONCTL_O</span><span class="p">,</span> <span class="n">APMONCTL_O_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_APMPWBTOUT_O</span><span class="p">,</span> <span class="n">APMPWBTOUT_O_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_APMSCI_O</span><span class="p">,</span> <span class="n">APMSCI_O_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_APMVDDON</span><span class="p">,</span> <span class="n">APMVDDON_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_APMSLPBTN</span><span class="p">,</span> <span class="n">APMSLPBTN_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_APMPWRBTN</span><span class="p">,</span> <span class="n">APMPWRBTN_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_APMS5N</span><span class="p">,</span> <span class="n">APMS5N_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_APMS3N</span><span class="p">,</span> <span class="n">APMS3N_MARK</span><span class="p">),</span>

	<span class="cm">/* PTV (mobule: LBSC, SerMux, R-SPI, EVC, GRA) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A23</span><span class="p">,</span> <span class="n">A23_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A22</span><span class="p">,</span> <span class="n">A22_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A21</span><span class="p">,</span> <span class="n">A21_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A20</span><span class="p">,</span> <span class="n">A20_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A19</span><span class="p">,</span> <span class="n">A19_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A18</span><span class="p">,</span> <span class="n">A18_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A17</span><span class="p">,</span> <span class="n">A17_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A16</span><span class="p">,</span> <span class="n">A16_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_COM2_RI</span><span class="p">,</span> <span class="n">COM2_RI_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_R_SPI_MOSI</span><span class="p">,</span> <span class="n">R_SPI_MOSI_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_R_SPI_MISO</span><span class="p">,</span> <span class="n">R_SPI_MISO_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_R_SPI_RSPCK</span><span class="p">,</span> <span class="n">R_SPI_RSPCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_R_SPI_SSL0</span><span class="p">,</span> <span class="n">R_SPI_SSL0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_R_SPI_SSL1</span><span class="p">,</span> <span class="n">R_SPI_SSL1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_EVENT7</span><span class="p">,</span> <span class="n">EVENT7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_EVENT6</span><span class="p">,</span> <span class="n">EVENT6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VBIOS_DI</span><span class="p">,</span> <span class="n">VBIOS_DI_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VBIOS_DO</span><span class="p">,</span> <span class="n">VBIOS_DO_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VBIOS_CLK</span><span class="p">,</span> <span class="n">VBIOS_CLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VBIOS_CS</span><span class="p">,</span> <span class="n">VBIOS_CS_MARK</span><span class="p">),</span>

	<span class="cm">/* PTW (mobule: LBSC, EVC, SCIF) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A16</span><span class="p">,</span> <span class="n">A16_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A15</span><span class="p">,</span> <span class="n">A15_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A14</span><span class="p">,</span> <span class="n">A14_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A13</span><span class="p">,</span> <span class="n">A13_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A12</span><span class="p">,</span> <span class="n">A12_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A11</span><span class="p">,</span> <span class="n">A11_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A10</span><span class="p">,</span> <span class="n">A10_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A9</span><span class="p">,</span> <span class="n">A9_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A8</span><span class="p">,</span> <span class="n">A8_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_EVENT5</span><span class="p">,</span> <span class="n">EVENT5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_EVENT4</span><span class="p">,</span> <span class="n">EVENT4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_EVENT3</span><span class="p">,</span> <span class="n">EVENT3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_EVENT2</span><span class="p">,</span> <span class="n">EVENT2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_EVENT1</span><span class="p">,</span> <span class="n">EVENT1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_EVENT0</span><span class="p">,</span> <span class="n">EVENT0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CTS4</span><span class="p">,</span> <span class="n">CTS4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CTS2</span><span class="p">,</span> <span class="n">CTS2_MARK</span><span class="p">),</span>

	<span class="cm">/* PTX (mobule: LBSC) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A7</span><span class="p">,</span> <span class="n">A7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A6</span><span class="p">,</span> <span class="n">A6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A5</span><span class="p">,</span> <span class="n">A5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A4</span><span class="p">,</span> <span class="n">A4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A3</span><span class="p">,</span> <span class="n">A3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A2</span><span class="p">,</span> <span class="n">A2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A1</span><span class="p">,</span> <span class="n">A1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A0</span><span class="p">,</span> <span class="n">A0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RTS2</span><span class="p">,</span> <span class="n">RTS2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIM_D</span><span class="p">,</span> <span class="n">SIM_D_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIM_CLK</span><span class="p">,</span> <span class="n">SIM_CLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIM_RST</span><span class="p">,</span> <span class="n">SIM_RST_MARK</span><span class="p">),</span>

	<span class="cm">/* PTY (mobule: LBSC) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D7</span><span class="p">,</span> <span class="n">D7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D6</span><span class="p">,</span> <span class="n">D6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D5</span><span class="p">,</span> <span class="n">D5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D4</span><span class="p">,</span> <span class="n">D4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D3</span><span class="p">,</span> <span class="n">D3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D2</span><span class="p">,</span> <span class="n">D2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D1</span><span class="p">,</span> <span class="n">D1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D0</span><span class="p">,</span> <span class="n">D0_MARK</span><span class="p">),</span>

	<span class="cm">/* PTZ (mobule: eMMC, ONFI) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MMCDAT7</span><span class="p">,</span> <span class="n">MMCDAT7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MMCDAT6</span><span class="p">,</span> <span class="n">MMCDAT6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MMCDAT5</span><span class="p">,</span> <span class="n">MMCDAT5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MMCDAT4</span><span class="p">,</span> <span class="n">MMCDAT4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MMCDAT3</span><span class="p">,</span> <span class="n">MMCDAT3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MMCDAT2</span><span class="p">,</span> <span class="n">MMCDAT2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MMCDAT1</span><span class="p">,</span> <span class="n">MMCDAT1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MMCDAT0</span><span class="p">,</span> <span class="n">MMCDAT0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ON_DQ7</span><span class="p">,</span> <span class="n">ON_DQ7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ON_DQ6</span><span class="p">,</span> <span class="n">ON_DQ6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ON_DQ5</span><span class="p">,</span> <span class="n">ON_DQ5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ON_DQ4</span><span class="p">,</span> <span class="n">ON_DQ4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ON_DQ3</span><span class="p">,</span> <span class="n">ON_DQ3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ON_DQ2</span><span class="p">,</span> <span class="n">ON_DQ2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ON_DQ1</span><span class="p">,</span> <span class="n">ON_DQ1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ON_DQ0</span><span class="p">,</span> <span class="n">ON_DQ0_MARK</span><span class="p">),</span>
 <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_cfg_reg</span> <span class="n">pinmux_config_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PACR&quot;</span><span class="p">,</span> <span class="mh">0xffec0000</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTA7_FN</span><span class="p">,</span> <span class="n">PTA7_OUT</span><span class="p">,</span> <span class="n">PTA7_IN</span><span class="p">,</span> <span class="n">PTA7_IN_PU</span><span class="p">,</span>
		<span class="n">PTA6_FN</span><span class="p">,</span> <span class="n">PTA6_OUT</span><span class="p">,</span> <span class="n">PTA6_IN</span><span class="p">,</span> <span class="n">PTA6_IN_PU</span><span class="p">,</span>
		<span class="n">PTA5_FN</span><span class="p">,</span> <span class="n">PTA5_OUT</span><span class="p">,</span> <span class="n">PTA5_IN</span><span class="p">,</span> <span class="n">PTA5_IN_PU</span><span class="p">,</span>
		<span class="n">PTA4_FN</span><span class="p">,</span> <span class="n">PTA4_OUT</span><span class="p">,</span> <span class="n">PTA4_IN</span><span class="p">,</span> <span class="n">PTA4_IN_PU</span><span class="p">,</span>
		<span class="n">PTA3_FN</span><span class="p">,</span> <span class="n">PTA3_OUT</span><span class="p">,</span> <span class="n">PTA3_IN</span><span class="p">,</span> <span class="n">PTA3_IN_PU</span><span class="p">,</span>
		<span class="n">PTA2_FN</span><span class="p">,</span> <span class="n">PTA2_OUT</span><span class="p">,</span> <span class="n">PTA2_IN</span><span class="p">,</span> <span class="n">PTA2_IN_PU</span><span class="p">,</span>
		<span class="n">PTA1_FN</span><span class="p">,</span> <span class="n">PTA1_OUT</span><span class="p">,</span> <span class="n">PTA1_IN</span><span class="p">,</span> <span class="n">PTA1_IN_PU</span><span class="p">,</span>
		<span class="n">PTA0_FN</span><span class="p">,</span> <span class="n">PTA0_OUT</span><span class="p">,</span> <span class="n">PTA0_IN</span><span class="p">,</span> <span class="n">PTA0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PBCR&quot;</span><span class="p">,</span> <span class="mh">0xffec0002</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTB7_FN</span><span class="p">,</span> <span class="n">PTB7_OUT</span><span class="p">,</span> <span class="n">PTB7_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTB6_FN</span><span class="p">,</span> <span class="n">PTB6_OUT</span><span class="p">,</span> <span class="n">PTB6_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTB5_FN</span><span class="p">,</span> <span class="n">PTB5_OUT</span><span class="p">,</span> <span class="n">PTB5_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTB4_FN</span><span class="p">,</span> <span class="n">PTB4_OUT</span><span class="p">,</span> <span class="n">PTB4_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTB3_FN</span><span class="p">,</span> <span class="n">PTB3_OUT</span><span class="p">,</span> <span class="n">PTB3_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTB2_FN</span><span class="p">,</span> <span class="n">PTB2_OUT</span><span class="p">,</span> <span class="n">PTB2_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTB1_FN</span><span class="p">,</span> <span class="n">PTB1_OUT</span><span class="p">,</span> <span class="n">PTB1_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTB0_FN</span><span class="p">,</span> <span class="n">PTB0_OUT</span><span class="p">,</span> <span class="n">PTB0_IN</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PCCR&quot;</span><span class="p">,</span> <span class="mh">0xffec0004</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTC7_FN</span><span class="p">,</span> <span class="n">PTC7_OUT</span><span class="p">,</span> <span class="n">PTC7_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTC6_FN</span><span class="p">,</span> <span class="n">PTC6_OUT</span><span class="p">,</span> <span class="n">PTC6_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTC5_FN</span><span class="p">,</span> <span class="n">PTC5_OUT</span><span class="p">,</span> <span class="n">PTC5_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTC4_FN</span><span class="p">,</span> <span class="n">PTC4_OUT</span><span class="p">,</span> <span class="n">PTC4_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTC3_FN</span><span class="p">,</span> <span class="n">PTC3_OUT</span><span class="p">,</span> <span class="n">PTC3_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTC2_FN</span><span class="p">,</span> <span class="n">PTC2_OUT</span><span class="p">,</span> <span class="n">PTC2_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTC1_FN</span><span class="p">,</span> <span class="n">PTC1_OUT</span><span class="p">,</span> <span class="n">PTC1_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTC0_FN</span><span class="p">,</span> <span class="n">PTC0_OUT</span><span class="p">,</span> <span class="n">PTC0_IN</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PDCR&quot;</span><span class="p">,</span> <span class="mh">0xffec0006</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTD7_FN</span><span class="p">,</span> <span class="n">PTD7_OUT</span><span class="p">,</span> <span class="n">PTD7_IN</span><span class="p">,</span> <span class="n">PTD7_IN_PU</span><span class="p">,</span>
		<span class="n">PTD6_FN</span><span class="p">,</span> <span class="n">PTD6_OUT</span><span class="p">,</span> <span class="n">PTD6_IN</span><span class="p">,</span> <span class="n">PTD6_IN_PU</span><span class="p">,</span>
		<span class="n">PTD5_FN</span><span class="p">,</span> <span class="n">PTD5_OUT</span><span class="p">,</span> <span class="n">PTD5_IN</span><span class="p">,</span> <span class="n">PTD5_IN_PU</span><span class="p">,</span>
		<span class="n">PTD4_FN</span><span class="p">,</span> <span class="n">PTD4_OUT</span><span class="p">,</span> <span class="n">PTD4_IN</span><span class="p">,</span> <span class="n">PTD4_IN_PU</span><span class="p">,</span>
		<span class="n">PTD3_FN</span><span class="p">,</span> <span class="n">PTD3_OUT</span><span class="p">,</span> <span class="n">PTD3_IN</span><span class="p">,</span> <span class="n">PTD3_IN_PU</span><span class="p">,</span>
		<span class="n">PTD2_FN</span><span class="p">,</span> <span class="n">PTD2_OUT</span><span class="p">,</span> <span class="n">PTD2_IN</span><span class="p">,</span> <span class="n">PTD2_IN_PU</span><span class="p">,</span>
		<span class="n">PTD1_FN</span><span class="p">,</span> <span class="n">PTD1_OUT</span><span class="p">,</span> <span class="n">PTD1_IN</span><span class="p">,</span> <span class="n">PTD1_IN_PU</span><span class="p">,</span>
		<span class="n">PTD0_FN</span><span class="p">,</span> <span class="n">PTD0_OUT</span><span class="p">,</span> <span class="n">PTD0_IN</span><span class="p">,</span> <span class="n">PTD0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PECR&quot;</span><span class="p">,</span> <span class="mh">0xffec0008</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTE7_FN</span><span class="p">,</span> <span class="n">PTE7_OUT</span><span class="p">,</span> <span class="n">PTE7_IN</span><span class="p">,</span> <span class="n">PTE7_IN_PU</span><span class="p">,</span>
		<span class="n">PTE6_FN</span><span class="p">,</span> <span class="n">PTE6_OUT</span><span class="p">,</span> <span class="n">PTE6_IN</span><span class="p">,</span> <span class="n">PTE6_IN_PU</span><span class="p">,</span>
		<span class="n">PTE5_FN</span><span class="p">,</span> <span class="n">PTE5_OUT</span><span class="p">,</span> <span class="n">PTE5_IN</span><span class="p">,</span> <span class="n">PTE5_IN_PU</span><span class="p">,</span>
		<span class="n">PTE4_FN</span><span class="p">,</span> <span class="n">PTE4_OUT</span><span class="p">,</span> <span class="n">PTE4_IN</span><span class="p">,</span> <span class="n">PTE4_IN_PU</span><span class="p">,</span>
		<span class="n">PTE3_FN</span><span class="p">,</span> <span class="n">PTE3_OUT</span><span class="p">,</span> <span class="n">PTE3_IN</span><span class="p">,</span> <span class="n">PTE3_IN_PU</span><span class="p">,</span>
		<span class="n">PTE2_FN</span><span class="p">,</span> <span class="n">PTE2_OUT</span><span class="p">,</span> <span class="n">PTE2_IN</span><span class="p">,</span> <span class="n">PTE2_IN_PU</span><span class="p">,</span>
		<span class="n">PTE1_FN</span><span class="p">,</span> <span class="n">PTE1_OUT</span><span class="p">,</span> <span class="n">PTE1_IN</span><span class="p">,</span> <span class="n">PTE1_IN_PU</span><span class="p">,</span>
		<span class="n">PTE0_FN</span><span class="p">,</span> <span class="n">PTE0_OUT</span><span class="p">,</span> <span class="n">PTE0_IN</span><span class="p">,</span> <span class="n">PTE0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PFCR&quot;</span><span class="p">,</span> <span class="mh">0xffec000a</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTF7_FN</span><span class="p">,</span> <span class="n">PTF7_OUT</span><span class="p">,</span> <span class="n">PTF7_IN</span><span class="p">,</span> <span class="n">PTF7_IN_PU</span><span class="p">,</span>
		<span class="n">PTF6_FN</span><span class="p">,</span> <span class="n">PTF6_OUT</span><span class="p">,</span> <span class="n">PTF6_IN</span><span class="p">,</span> <span class="n">PTF6_IN_PU</span><span class="p">,</span>
		<span class="n">PTF5_FN</span><span class="p">,</span> <span class="n">PTF5_OUT</span><span class="p">,</span> <span class="n">PTF5_IN</span><span class="p">,</span> <span class="n">PTF5_IN_PU</span><span class="p">,</span>
		<span class="n">PTF4_FN</span><span class="p">,</span> <span class="n">PTF4_OUT</span><span class="p">,</span> <span class="n">PTF4_IN</span><span class="p">,</span> <span class="n">PTF4_IN_PU</span><span class="p">,</span>
		<span class="n">PTF3_FN</span><span class="p">,</span> <span class="n">PTF3_OUT</span><span class="p">,</span> <span class="n">PTF3_IN</span><span class="p">,</span> <span class="n">PTF3_IN_PU</span><span class="p">,</span>
		<span class="n">PTF2_FN</span><span class="p">,</span> <span class="n">PTF2_OUT</span><span class="p">,</span> <span class="n">PTF2_IN</span><span class="p">,</span> <span class="n">PTF2_IN_PU</span><span class="p">,</span>
		<span class="n">PTF1_FN</span><span class="p">,</span> <span class="n">PTF1_OUT</span><span class="p">,</span> <span class="n">PTF1_IN</span><span class="p">,</span> <span class="n">PTF1_IN_PU</span><span class="p">,</span>
		<span class="n">PTF0_FN</span><span class="p">,</span> <span class="n">PTF0_OUT</span><span class="p">,</span> <span class="n">PTF0_IN</span><span class="p">,</span> <span class="n">PTF0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PGCR&quot;</span><span class="p">,</span> <span class="mh">0xffec000c</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTG7_FN</span><span class="p">,</span> <span class="n">PTG7_OUT</span><span class="p">,</span> <span class="n">PTG7_IN</span><span class="p">,</span> <span class="n">PTG7_IN_PU</span> <span class="p">,</span>
		<span class="n">PTG6_FN</span><span class="p">,</span> <span class="n">PTG6_OUT</span><span class="p">,</span> <span class="n">PTG6_IN</span><span class="p">,</span> <span class="n">PTG6_IN_PU</span> <span class="p">,</span>
		<span class="n">PTG5_FN</span><span class="p">,</span> <span class="n">PTG5_OUT</span><span class="p">,</span> <span class="n">PTG5_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTG4_FN</span><span class="p">,</span> <span class="n">PTG4_OUT</span><span class="p">,</span> <span class="n">PTG4_IN</span><span class="p">,</span> <span class="n">PTG4_IN_PU</span> <span class="p">,</span>
		<span class="n">PTG3_FN</span><span class="p">,</span> <span class="n">PTG3_OUT</span><span class="p">,</span> <span class="n">PTG3_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTG2_FN</span><span class="p">,</span> <span class="n">PTG2_OUT</span><span class="p">,</span> <span class="n">PTG2_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTG1_FN</span><span class="p">,</span> <span class="n">PTG1_OUT</span><span class="p">,</span> <span class="n">PTG1_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTG0_FN</span><span class="p">,</span> <span class="n">PTG0_OUT</span><span class="p">,</span> <span class="n">PTG0_IN</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PHCR&quot;</span><span class="p">,</span> <span class="mh">0xffec000e</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTH7_FN</span><span class="p">,</span> <span class="n">PTH7_OUT</span><span class="p">,</span> <span class="n">PTH7_IN</span><span class="p">,</span> <span class="n">PTH7_IN_PU</span><span class="p">,</span>
		<span class="n">PTH6_FN</span><span class="p">,</span> <span class="n">PTH6_OUT</span><span class="p">,</span> <span class="n">PTH6_IN</span><span class="p">,</span> <span class="n">PTH6_IN_PU</span><span class="p">,</span>
		<span class="n">PTH5_FN</span><span class="p">,</span> <span class="n">PTH5_OUT</span><span class="p">,</span> <span class="n">PTH5_IN</span><span class="p">,</span> <span class="n">PTH5_IN_PU</span><span class="p">,</span>
		<span class="n">PTH4_FN</span><span class="p">,</span> <span class="n">PTH4_OUT</span><span class="p">,</span> <span class="n">PTH4_IN</span><span class="p">,</span> <span class="n">PTH4_IN_PU</span><span class="p">,</span>
		<span class="n">PTH3_FN</span><span class="p">,</span> <span class="n">PTH3_OUT</span><span class="p">,</span> <span class="n">PTH3_IN</span><span class="p">,</span> <span class="n">PTH3_IN_PU</span><span class="p">,</span>
		<span class="n">PTH2_FN</span><span class="p">,</span> <span class="n">PTH2_OUT</span><span class="p">,</span> <span class="n">PTH2_IN</span><span class="p">,</span> <span class="n">PTH2_IN_PU</span><span class="p">,</span>
		<span class="n">PTH1_FN</span><span class="p">,</span> <span class="n">PTH1_OUT</span><span class="p">,</span> <span class="n">PTH1_IN</span><span class="p">,</span> <span class="n">PTH1_IN_PU</span><span class="p">,</span>
		<span class="n">PTH0_FN</span><span class="p">,</span> <span class="n">PTH0_OUT</span><span class="p">,</span> <span class="n">PTH0_IN</span><span class="p">,</span> <span class="n">PTH0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PICR&quot;</span><span class="p">,</span> <span class="mh">0xffec0010</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTI7_FN</span><span class="p">,</span> <span class="n">PTI7_OUT</span><span class="p">,</span> <span class="n">PTI7_IN</span><span class="p">,</span> <span class="n">PTI7_IN_PU</span><span class="p">,</span>
		<span class="n">PTI6_FN</span><span class="p">,</span> <span class="n">PTI6_OUT</span><span class="p">,</span> <span class="n">PTI6_IN</span><span class="p">,</span> <span class="n">PTI6_IN_PU</span><span class="p">,</span>
		<span class="n">PTI5_FN</span><span class="p">,</span> <span class="n">PTI5_OUT</span><span class="p">,</span> <span class="n">PTI5_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTI4_FN</span><span class="p">,</span> <span class="n">PTI4_OUT</span><span class="p">,</span> <span class="n">PTI4_IN</span><span class="p">,</span> <span class="n">PTI4_IN_PU</span><span class="p">,</span>
		<span class="n">PTI3_FN</span><span class="p">,</span> <span class="n">PTI3_OUT</span><span class="p">,</span> <span class="n">PTI3_IN</span><span class="p">,</span> <span class="n">PTI3_IN_PU</span><span class="p">,</span>
		<span class="n">PTI2_FN</span><span class="p">,</span> <span class="n">PTI2_OUT</span><span class="p">,</span> <span class="n">PTI2_IN</span><span class="p">,</span> <span class="n">PTI2_IN_PU</span><span class="p">,</span>
		<span class="n">PTI1_FN</span><span class="p">,</span> <span class="n">PTI1_OUT</span><span class="p">,</span> <span class="n">PTI1_IN</span><span class="p">,</span> <span class="n">PTI1_IN_PU</span><span class="p">,</span>
		<span class="n">PTI0_FN</span><span class="p">,</span> <span class="n">PTI0_OUT</span><span class="p">,</span> <span class="n">PTI0_IN</span><span class="p">,</span> <span class="n">PTI0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PJCR&quot;</span><span class="p">,</span> <span class="mh">0xffec0012</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* reserved: always set 1 */</span>
		<span class="n">PTJ6_FN</span><span class="p">,</span> <span class="n">PTJ6_OUT</span><span class="p">,</span> <span class="n">PTJ6_IN</span><span class="p">,</span> <span class="n">PTJ6_IN_PU</span><span class="p">,</span>
		<span class="n">PTJ5_FN</span><span class="p">,</span> <span class="n">PTJ5_OUT</span><span class="p">,</span> <span class="n">PTJ5_IN</span><span class="p">,</span> <span class="n">PTJ5_IN_PU</span><span class="p">,</span>
		<span class="n">PTJ4_FN</span><span class="p">,</span> <span class="n">PTJ4_OUT</span><span class="p">,</span> <span class="n">PTJ4_IN</span><span class="p">,</span> <span class="n">PTJ4_IN_PU</span><span class="p">,</span>
		<span class="n">PTJ3_FN</span><span class="p">,</span> <span class="n">PTJ3_OUT</span><span class="p">,</span> <span class="n">PTJ3_IN</span><span class="p">,</span> <span class="n">PTJ3_IN_PU</span><span class="p">,</span>
		<span class="n">PTJ2_FN</span><span class="p">,</span> <span class="n">PTJ2_OUT</span><span class="p">,</span> <span class="n">PTJ2_IN</span><span class="p">,</span> <span class="n">PTJ2_IN_PU</span><span class="p">,</span>
		<span class="n">PTJ1_FN</span><span class="p">,</span> <span class="n">PTJ1_OUT</span><span class="p">,</span> <span class="n">PTJ1_IN</span><span class="p">,</span> <span class="n">PTJ1_IN_PU</span><span class="p">,</span>
		<span class="n">PTJ0_FN</span><span class="p">,</span> <span class="n">PTJ0_OUT</span><span class="p">,</span> <span class="n">PTJ0_IN</span><span class="p">,</span> <span class="n">PTJ0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PKCR&quot;</span><span class="p">,</span> <span class="mh">0xffec0014</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTK7_FN</span><span class="p">,</span> <span class="n">PTK7_OUT</span><span class="p">,</span> <span class="n">PTK7_IN</span><span class="p">,</span> <span class="n">PTK7_IN_PU</span><span class="p">,</span>
		<span class="n">PTK6_FN</span><span class="p">,</span> <span class="n">PTK6_OUT</span><span class="p">,</span> <span class="n">PTK6_IN</span><span class="p">,</span> <span class="n">PTK6_IN_PU</span><span class="p">,</span>
		<span class="n">PTK5_FN</span><span class="p">,</span> <span class="n">PTK5_OUT</span><span class="p">,</span> <span class="n">PTK5_IN</span><span class="p">,</span> <span class="n">PTK5_IN_PU</span><span class="p">,</span>
		<span class="n">PTK4_FN</span><span class="p">,</span> <span class="n">PTK4_OUT</span><span class="p">,</span> <span class="n">PTK4_IN</span><span class="p">,</span> <span class="n">PTK4_IN_PU</span><span class="p">,</span>
		<span class="n">PTK3_FN</span><span class="p">,</span> <span class="n">PTK3_OUT</span><span class="p">,</span> <span class="n">PTK3_IN</span><span class="p">,</span> <span class="n">PTK3_IN_PU</span><span class="p">,</span>
		<span class="n">PTK2_FN</span><span class="p">,</span> <span class="n">PTK2_OUT</span><span class="p">,</span> <span class="n">PTK2_IN</span><span class="p">,</span> <span class="n">PTK2_IN_PU</span><span class="p">,</span>
		<span class="n">PTK1_FN</span><span class="p">,</span> <span class="n">PTK1_OUT</span><span class="p">,</span> <span class="n">PTK1_IN</span><span class="p">,</span> <span class="n">PTK1_IN_PU</span><span class="p">,</span>
		<span class="n">PTK0_FN</span><span class="p">,</span> <span class="n">PTK0_OUT</span><span class="p">,</span> <span class="n">PTK0_IN</span><span class="p">,</span> <span class="n">PTK0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PLCR&quot;</span><span class="p">,</span> <span class="mh">0xffec0016</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* reserved: always set 1 */</span>
		<span class="n">PTL6_FN</span><span class="p">,</span> <span class="n">PTL6_OUT</span><span class="p">,</span> <span class="n">PTL6_IN</span><span class="p">,</span> <span class="n">PTL6_IN_PU</span><span class="p">,</span>
		<span class="n">PTL5_FN</span><span class="p">,</span> <span class="n">PTL5_OUT</span><span class="p">,</span> <span class="n">PTL5_IN</span><span class="p">,</span> <span class="n">PTL5_IN_PU</span><span class="p">,</span>
		<span class="n">PTL4_FN</span><span class="p">,</span> <span class="n">PTL4_OUT</span><span class="p">,</span> <span class="n">PTL4_IN</span><span class="p">,</span> <span class="n">PTL4_IN_PU</span><span class="p">,</span>
		<span class="n">PTL3_FN</span><span class="p">,</span> <span class="n">PTL3_OUT</span><span class="p">,</span> <span class="n">PTL3_IN</span><span class="p">,</span> <span class="n">PTL3_IN_PU</span><span class="p">,</span>
		<span class="n">PTL2_FN</span><span class="p">,</span> <span class="n">PTL2_OUT</span><span class="p">,</span> <span class="n">PTL2_IN</span><span class="p">,</span> <span class="n">PTL2_IN_PU</span><span class="p">,</span>
		<span class="n">PTL1_FN</span><span class="p">,</span> <span class="n">PTL1_OUT</span><span class="p">,</span> <span class="n">PTL1_IN</span><span class="p">,</span> <span class="n">PTL1_IN_PU</span><span class="p">,</span>
		<span class="n">PTL0_FN</span><span class="p">,</span> <span class="n">PTL0_OUT</span><span class="p">,</span> <span class="n">PTL0_IN</span><span class="p">,</span> <span class="n">PTL0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PMCR&quot;</span><span class="p">,</span> <span class="mh">0xffec0018</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTM7_FN</span><span class="p">,</span> <span class="n">PTM7_OUT</span><span class="p">,</span> <span class="n">PTM7_IN</span><span class="p">,</span> <span class="n">PTM7_IN_PU</span><span class="p">,</span>
		<span class="n">PTM6_FN</span><span class="p">,</span> <span class="n">PTM6_OUT</span><span class="p">,</span> <span class="n">PTM6_IN</span><span class="p">,</span> <span class="n">PTM6_IN_PU</span><span class="p">,</span>
		<span class="n">PTM5_FN</span><span class="p">,</span> <span class="n">PTM5_OUT</span><span class="p">,</span> <span class="n">PTM5_IN</span><span class="p">,</span> <span class="n">PTM5_IN_PU</span><span class="p">,</span>
		<span class="n">PTM4_FN</span><span class="p">,</span> <span class="n">PTM4_OUT</span><span class="p">,</span> <span class="n">PTM4_IN</span><span class="p">,</span> <span class="n">PTM4_IN_PU</span><span class="p">,</span>
		<span class="n">PTM3_FN</span><span class="p">,</span> <span class="n">PTM3_OUT</span><span class="p">,</span> <span class="n">PTM3_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTM2_FN</span><span class="p">,</span> <span class="n">PTM2_OUT</span><span class="p">,</span> <span class="n">PTM2_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTM1_FN</span><span class="p">,</span> <span class="n">PTM1_OUT</span><span class="p">,</span> <span class="n">PTM1_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTM0_FN</span><span class="p">,</span> <span class="n">PTM0_OUT</span><span class="p">,</span> <span class="n">PTM0_IN</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PNCR&quot;</span><span class="p">,</span> <span class="mh">0xffec001a</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* reserved: always set 1 */</span>
		<span class="n">PTN6_FN</span><span class="p">,</span> <span class="n">PTN6_OUT</span><span class="p">,</span> <span class="n">PTN6_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTN5_FN</span><span class="p">,</span> <span class="n">PTN5_OUT</span><span class="p">,</span> <span class="n">PTN5_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTN4_FN</span><span class="p">,</span> <span class="n">PTN4_OUT</span><span class="p">,</span> <span class="n">PTN4_IN</span><span class="p">,</span> <span class="n">PTN4_IN_PU</span><span class="p">,</span>
		<span class="n">PTN3_FN</span><span class="p">,</span> <span class="n">PTN3_OUT</span><span class="p">,</span> <span class="n">PTN3_IN</span><span class="p">,</span> <span class="n">PTN3_IN_PU</span><span class="p">,</span>
		<span class="n">PTN2_FN</span><span class="p">,</span> <span class="n">PTN2_OUT</span><span class="p">,</span> <span class="n">PTN2_IN</span><span class="p">,</span> <span class="n">PTN2_IN_PU</span><span class="p">,</span>
		<span class="n">PTN1_FN</span><span class="p">,</span> <span class="n">PTN1_OUT</span><span class="p">,</span> <span class="n">PTN1_IN</span><span class="p">,</span> <span class="n">PTN1_IN_PU</span><span class="p">,</span>
		<span class="n">PTN0_FN</span><span class="p">,</span> <span class="n">PTN0_OUT</span><span class="p">,</span> <span class="n">PTN0_IN</span><span class="p">,</span> <span class="n">PTN0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;POCR&quot;</span><span class="p">,</span> <span class="mh">0xffec001c</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTO7_FN</span><span class="p">,</span> <span class="n">PTO7_OUT</span><span class="p">,</span> <span class="n">PTO7_IN</span><span class="p">,</span> <span class="n">PTO7_IN_PU</span><span class="p">,</span>
		<span class="n">PTO6_FN</span><span class="p">,</span> <span class="n">PTO6_OUT</span><span class="p">,</span> <span class="n">PTO6_IN</span><span class="p">,</span> <span class="n">PTO6_IN_PU</span><span class="p">,</span>
		<span class="n">PTO5_FN</span><span class="p">,</span> <span class="n">PTO5_OUT</span><span class="p">,</span> <span class="n">PTO5_IN</span><span class="p">,</span> <span class="n">PTO5_IN_PU</span><span class="p">,</span>
		<span class="n">PTO4_FN</span><span class="p">,</span> <span class="n">PTO4_OUT</span><span class="p">,</span> <span class="n">PTO4_IN</span><span class="p">,</span> <span class="n">PTO4_IN_PU</span><span class="p">,</span>
		<span class="n">PTO3_FN</span><span class="p">,</span> <span class="n">PTO3_OUT</span><span class="p">,</span> <span class="n">PTO3_IN</span><span class="p">,</span> <span class="n">PTO3_IN_PU</span><span class="p">,</span>
		<span class="n">PTO2_FN</span><span class="p">,</span> <span class="n">PTO2_OUT</span><span class="p">,</span> <span class="n">PTO2_IN</span><span class="p">,</span> <span class="n">PTO2_IN_PU</span><span class="p">,</span>
		<span class="n">PTO1_FN</span><span class="p">,</span> <span class="n">PTO1_OUT</span><span class="p">,</span> <span class="n">PTO1_IN</span><span class="p">,</span> <span class="n">PTO1_IN_PU</span><span class="p">,</span>
		<span class="n">PTO0_FN</span><span class="p">,</span> <span class="n">PTO0_OUT</span><span class="p">,</span> <span class="n">PTO0_IN</span><span class="p">,</span> <span class="n">PTO0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
<span class="cp">#if 0</span><span class="c">	/* FIXME: Remove it? */</span>
<span class="c">	{ PINMUX_CFG_REG(&quot;PPCR&quot;, 0xffec001e, 16, 2) {</span>
<span class="c">		0, 0, 0, 0,	/* reserved: always set 1 */</span>
<span class="c">		PTP6_FN, PTP6_OUT, PTP6_IN, 0,</span>
<span class="c">		PTP5_FN, PTP5_OUT, PTP5_IN, 0,</span>
<span class="c">		PTP4_FN, PTP4_OUT, PTP4_IN, 0,</span>
<span class="c">		PTP3_FN, PTP3_OUT, PTP3_IN, 0,</span>
<span class="c">		PTP2_FN, PTP2_OUT, PTP2_IN, 0,</span>
<span class="c">		PTP1_FN, PTP1_OUT, PTP1_IN, 0,</span>
<span class="c">		PTP0_FN, PTP0_OUT, PTP0_IN, 0 }</span>
<span class="c">	},</span>
<span class="cp">#endif</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PQCR&quot;</span><span class="p">,</span> <span class="mh">0xffec0020</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* reserved: always set 1 */</span>
		<span class="n">PTQ6_FN</span><span class="p">,</span> <span class="n">PTQ6_OUT</span><span class="p">,</span> <span class="n">PTQ6_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTQ5_FN</span><span class="p">,</span> <span class="n">PTQ5_OUT</span><span class="p">,</span> <span class="n">PTQ5_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTQ4_FN</span><span class="p">,</span> <span class="n">PTQ4_OUT</span><span class="p">,</span> <span class="n">PTQ4_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTQ3_FN</span><span class="p">,</span> <span class="n">PTQ3_OUT</span><span class="p">,</span> <span class="n">PTQ3_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTQ2_FN</span><span class="p">,</span> <span class="n">PTQ2_OUT</span><span class="p">,</span> <span class="n">PTQ2_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTQ1_FN</span><span class="p">,</span> <span class="n">PTQ1_OUT</span><span class="p">,</span> <span class="n">PTQ1_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTQ0_FN</span><span class="p">,</span> <span class="n">PTQ0_OUT</span><span class="p">,</span> <span class="n">PTQ0_IN</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PRCR&quot;</span><span class="p">,</span> <span class="mh">0xffec0022</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTR7_FN</span><span class="p">,</span> <span class="n">PTR7_OUT</span><span class="p">,</span> <span class="n">PTR7_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTR6_FN</span><span class="p">,</span> <span class="n">PTR6_OUT</span><span class="p">,</span> <span class="n">PTR6_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTR5_FN</span><span class="p">,</span> <span class="n">PTR5_OUT</span><span class="p">,</span> <span class="n">PTR5_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTR4_FN</span><span class="p">,</span> <span class="n">PTR4_OUT</span><span class="p">,</span> <span class="n">PTR4_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTR3_FN</span><span class="p">,</span> <span class="n">PTR3_OUT</span><span class="p">,</span> <span class="n">PTR3_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTR2_FN</span><span class="p">,</span> <span class="n">PTR2_OUT</span><span class="p">,</span> <span class="n">PTR2_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTR1_FN</span><span class="p">,</span> <span class="n">PTR1_OUT</span><span class="p">,</span> <span class="n">PTR1_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTR0_FN</span><span class="p">,</span> <span class="n">PTR0_OUT</span><span class="p">,</span> <span class="n">PTR0_IN</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PSCR&quot;</span><span class="p">,</span> <span class="mh">0xffec0024</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTS7_FN</span><span class="p">,</span> <span class="n">PTS7_OUT</span><span class="p">,</span> <span class="n">PTS7_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTS6_FN</span><span class="p">,</span> <span class="n">PTS6_OUT</span><span class="p">,</span> <span class="n">PTS6_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTS5_FN</span><span class="p">,</span> <span class="n">PTS5_OUT</span><span class="p">,</span> <span class="n">PTS5_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTS4_FN</span><span class="p">,</span> <span class="n">PTS4_OUT</span><span class="p">,</span> <span class="n">PTS4_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTS3_FN</span><span class="p">,</span> <span class="n">PTS3_OUT</span><span class="p">,</span> <span class="n">PTS3_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTS2_FN</span><span class="p">,</span> <span class="n">PTS2_OUT</span><span class="p">,</span> <span class="n">PTS2_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTS1_FN</span><span class="p">,</span> <span class="n">PTS1_OUT</span><span class="p">,</span> <span class="n">PTS1_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTS0_FN</span><span class="p">,</span> <span class="n">PTS0_OUT</span><span class="p">,</span> <span class="n">PTS0_IN</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PTCR&quot;</span><span class="p">,</span> <span class="mh">0xffec0026</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTT7_FN</span><span class="p">,</span> <span class="n">PTT7_OUT</span><span class="p">,</span> <span class="n">PTT7_IN</span><span class="p">,</span> <span class="n">PTO7_IN_PU</span><span class="p">,</span>
		<span class="n">PTT6_FN</span><span class="p">,</span> <span class="n">PTT6_OUT</span><span class="p">,</span> <span class="n">PTT6_IN</span><span class="p">,</span> <span class="n">PTO6_IN_PU</span><span class="p">,</span>
		<span class="n">PTT5_FN</span><span class="p">,</span> <span class="n">PTT5_OUT</span><span class="p">,</span> <span class="n">PTT5_IN</span><span class="p">,</span> <span class="n">PTO5_IN_PU</span><span class="p">,</span>
		<span class="n">PTT4_FN</span><span class="p">,</span> <span class="n">PTT4_OUT</span><span class="p">,</span> <span class="n">PTT4_IN</span><span class="p">,</span> <span class="n">PTO4_IN_PU</span><span class="p">,</span>
		<span class="n">PTT3_FN</span><span class="p">,</span> <span class="n">PTT3_OUT</span><span class="p">,</span> <span class="n">PTT3_IN</span><span class="p">,</span> <span class="n">PTO3_IN_PU</span><span class="p">,</span>
		<span class="n">PTT2_FN</span><span class="p">,</span> <span class="n">PTT2_OUT</span><span class="p">,</span> <span class="n">PTT2_IN</span><span class="p">,</span> <span class="n">PTO2_IN_PU</span><span class="p">,</span>
		<span class="n">PTT1_FN</span><span class="p">,</span> <span class="n">PTT1_OUT</span><span class="p">,</span> <span class="n">PTT1_IN</span><span class="p">,</span> <span class="n">PTO1_IN_PU</span><span class="p">,</span>
		<span class="n">PTT0_FN</span><span class="p">,</span> <span class="n">PTT0_OUT</span><span class="p">,</span> <span class="n">PTT0_IN</span><span class="p">,</span> <span class="n">PTO0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PUCR&quot;</span><span class="p">,</span> <span class="mh">0xffec0028</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTU7_FN</span><span class="p">,</span> <span class="n">PTU7_OUT</span><span class="p">,</span> <span class="n">PTU7_IN</span><span class="p">,</span> <span class="n">PTU7_IN_PU</span><span class="p">,</span>
		<span class="n">PTU6_FN</span><span class="p">,</span> <span class="n">PTU6_OUT</span><span class="p">,</span> <span class="n">PTU6_IN</span><span class="p">,</span> <span class="n">PTU6_IN_PU</span><span class="p">,</span>
		<span class="n">PTU5_FN</span><span class="p">,</span> <span class="n">PTU5_OUT</span><span class="p">,</span> <span class="n">PTU5_IN</span><span class="p">,</span> <span class="n">PTU5_IN_PU</span><span class="p">,</span>
		<span class="n">PTU4_FN</span><span class="p">,</span> <span class="n">PTU4_OUT</span><span class="p">,</span> <span class="n">PTU4_IN</span><span class="p">,</span> <span class="n">PTU4_IN_PU</span><span class="p">,</span>
		<span class="n">PTU3_FN</span><span class="p">,</span> <span class="n">PTU3_OUT</span><span class="p">,</span> <span class="n">PTU3_IN</span><span class="p">,</span> <span class="n">PTU3_IN_PU</span><span class="p">,</span>
		<span class="n">PTU2_FN</span><span class="p">,</span> <span class="n">PTU2_OUT</span><span class="p">,</span> <span class="n">PTU2_IN</span><span class="p">,</span> <span class="n">PTU2_IN_PU</span><span class="p">,</span>
		<span class="n">PTU1_FN</span><span class="p">,</span> <span class="n">PTU1_OUT</span><span class="p">,</span> <span class="n">PTU1_IN</span><span class="p">,</span> <span class="n">PTU1_IN_PU</span><span class="p">,</span>
		<span class="n">PTU0_FN</span><span class="p">,</span> <span class="n">PTU0_OUT</span><span class="p">,</span> <span class="n">PTU0_IN</span><span class="p">,</span> <span class="n">PTU0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PVCR&quot;</span><span class="p">,</span> <span class="mh">0xffec002a</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTV7_FN</span><span class="p">,</span> <span class="n">PTV7_OUT</span><span class="p">,</span> <span class="n">PTV7_IN</span><span class="p">,</span> <span class="n">PTV7_IN_PU</span><span class="p">,</span>
		<span class="n">PTV6_FN</span><span class="p">,</span> <span class="n">PTV6_OUT</span><span class="p">,</span> <span class="n">PTV6_IN</span><span class="p">,</span> <span class="n">PTV6_IN_PU</span><span class="p">,</span>
		<span class="n">PTV5_FN</span><span class="p">,</span> <span class="n">PTV5_OUT</span><span class="p">,</span> <span class="n">PTV5_IN</span><span class="p">,</span> <span class="n">PTV5_IN_PU</span><span class="p">,</span>
		<span class="n">PTV4_FN</span><span class="p">,</span> <span class="n">PTV4_OUT</span><span class="p">,</span> <span class="n">PTV4_IN</span><span class="p">,</span> <span class="n">PTV4_IN_PU</span><span class="p">,</span>
		<span class="n">PTV3_FN</span><span class="p">,</span> <span class="n">PTV3_OUT</span><span class="p">,</span> <span class="n">PTV3_IN</span><span class="p">,</span> <span class="n">PTV3_IN_PU</span><span class="p">,</span>
		<span class="n">PTV2_FN</span><span class="p">,</span> <span class="n">PTV2_OUT</span><span class="p">,</span> <span class="n">PTV2_IN</span><span class="p">,</span> <span class="n">PTV2_IN_PU</span><span class="p">,</span>
		<span class="n">PTV1_FN</span><span class="p">,</span> <span class="n">PTV1_OUT</span><span class="p">,</span> <span class="n">PTV1_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTV0_FN</span><span class="p">,</span> <span class="n">PTV0_OUT</span><span class="p">,</span> <span class="n">PTV0_IN</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PWCR&quot;</span><span class="p">,</span> <span class="mh">0xffec002c</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTW7_FN</span><span class="p">,</span> <span class="n">PTW7_OUT</span><span class="p">,</span> <span class="n">PTW7_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTW6_FN</span><span class="p">,</span> <span class="n">PTW6_OUT</span><span class="p">,</span> <span class="n">PTW6_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTW5_FN</span><span class="p">,</span> <span class="n">PTW5_OUT</span><span class="p">,</span> <span class="n">PTW5_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTW4_FN</span><span class="p">,</span> <span class="n">PTW4_OUT</span><span class="p">,</span> <span class="n">PTW4_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTW3_FN</span><span class="p">,</span> <span class="n">PTW3_OUT</span><span class="p">,</span> <span class="n">PTW3_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTW2_FN</span><span class="p">,</span> <span class="n">PTW2_OUT</span><span class="p">,</span> <span class="n">PTW2_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTW1_FN</span><span class="p">,</span> <span class="n">PTW1_OUT</span><span class="p">,</span> <span class="n">PTW1_IN</span><span class="p">,</span> <span class="n">PTW1_IN_PU</span><span class="p">,</span>
		<span class="n">PTW0_FN</span><span class="p">,</span> <span class="n">PTW0_OUT</span><span class="p">,</span> <span class="n">PTW0_IN</span><span class="p">,</span> <span class="n">PTW0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PXCR&quot;</span><span class="p">,</span> <span class="mh">0xffec002e</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTX7_FN</span><span class="p">,</span> <span class="n">PTX7_OUT</span><span class="p">,</span> <span class="n">PTX7_IN</span><span class="p">,</span> <span class="n">PTX7_IN_PU</span><span class="p">,</span>
		<span class="n">PTX6_FN</span><span class="p">,</span> <span class="n">PTX6_OUT</span><span class="p">,</span> <span class="n">PTX6_IN</span><span class="p">,</span> <span class="n">PTX6_IN_PU</span><span class="p">,</span>
		<span class="n">PTX5_FN</span><span class="p">,</span> <span class="n">PTX5_OUT</span><span class="p">,</span> <span class="n">PTX5_IN</span><span class="p">,</span> <span class="n">PTX5_IN_PU</span><span class="p">,</span>
		<span class="n">PTX4_FN</span><span class="p">,</span> <span class="n">PTX4_OUT</span><span class="p">,</span> <span class="n">PTX4_IN</span><span class="p">,</span> <span class="n">PTX4_IN_PU</span><span class="p">,</span>
		<span class="n">PTX3_FN</span><span class="p">,</span> <span class="n">PTX3_OUT</span><span class="p">,</span> <span class="n">PTX3_IN</span><span class="p">,</span> <span class="n">PTX3_IN_PU</span><span class="p">,</span>
		<span class="n">PTX2_FN</span><span class="p">,</span> <span class="n">PTX2_OUT</span><span class="p">,</span> <span class="n">PTX2_IN</span><span class="p">,</span> <span class="n">PTX2_IN_PU</span><span class="p">,</span>
		<span class="n">PTX1_FN</span><span class="p">,</span> <span class="n">PTX1_OUT</span><span class="p">,</span> <span class="n">PTX1_IN</span><span class="p">,</span> <span class="n">PTX1_IN_PU</span><span class="p">,</span>
		<span class="n">PTX0_FN</span><span class="p">,</span> <span class="n">PTX0_OUT</span><span class="p">,</span> <span class="n">PTX0_IN</span><span class="p">,</span> <span class="n">PTX0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PYCR&quot;</span><span class="p">,</span> <span class="mh">0xffec0030</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTY7_FN</span><span class="p">,</span> <span class="n">PTY7_OUT</span><span class="p">,</span> <span class="n">PTY7_IN</span><span class="p">,</span> <span class="n">PTY7_IN_PU</span><span class="p">,</span>
		<span class="n">PTY6_FN</span><span class="p">,</span> <span class="n">PTY6_OUT</span><span class="p">,</span> <span class="n">PTY6_IN</span><span class="p">,</span> <span class="n">PTY6_IN_PU</span><span class="p">,</span>
		<span class="n">PTY5_FN</span><span class="p">,</span> <span class="n">PTY5_OUT</span><span class="p">,</span> <span class="n">PTY5_IN</span><span class="p">,</span> <span class="n">PTY5_IN_PU</span><span class="p">,</span>
		<span class="n">PTY4_FN</span><span class="p">,</span> <span class="n">PTY4_OUT</span><span class="p">,</span> <span class="n">PTY4_IN</span><span class="p">,</span> <span class="n">PTY4_IN_PU</span><span class="p">,</span>
		<span class="n">PTY3_FN</span><span class="p">,</span> <span class="n">PTY3_OUT</span><span class="p">,</span> <span class="n">PTY3_IN</span><span class="p">,</span> <span class="n">PTY3_IN_PU</span><span class="p">,</span>
		<span class="n">PTY2_FN</span><span class="p">,</span> <span class="n">PTY2_OUT</span><span class="p">,</span> <span class="n">PTY2_IN</span><span class="p">,</span> <span class="n">PTY2_IN_PU</span><span class="p">,</span>
		<span class="n">PTY1_FN</span><span class="p">,</span> <span class="n">PTY1_OUT</span><span class="p">,</span> <span class="n">PTY1_IN</span><span class="p">,</span> <span class="n">PTY1_IN_PU</span><span class="p">,</span>
		<span class="n">PTY0_FN</span><span class="p">,</span> <span class="n">PTY0_OUT</span><span class="p">,</span> <span class="n">PTY0_IN</span><span class="p">,</span> <span class="n">PTY0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PZCR&quot;</span><span class="p">,</span> <span class="mh">0xffec0032</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTZ7_FN</span><span class="p">,</span> <span class="n">PTZ7_OUT</span><span class="p">,</span> <span class="n">PTZ7_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTZ6_FN</span><span class="p">,</span> <span class="n">PTZ6_OUT</span><span class="p">,</span> <span class="n">PTZ6_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTZ5_FN</span><span class="p">,</span> <span class="n">PTZ5_OUT</span><span class="p">,</span> <span class="n">PTZ5_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTZ4_FN</span><span class="p">,</span> <span class="n">PTZ4_OUT</span><span class="p">,</span> <span class="n">PTZ4_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTZ3_FN</span><span class="p">,</span> <span class="n">PTZ3_OUT</span><span class="p">,</span> <span class="n">PTZ3_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTZ2_FN</span><span class="p">,</span> <span class="n">PTZ2_OUT</span><span class="p">,</span> <span class="n">PTZ2_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTZ1_FN</span><span class="p">,</span> <span class="n">PTZ1_OUT</span><span class="p">,</span> <span class="n">PTZ1_IN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTZ0_FN</span><span class="p">,</span> <span class="n">PTZ0_OUT</span><span class="p">,</span> <span class="n">PTZ0_IN</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PSEL0&quot;</span><span class="p">,</span> <span class="mh">0xffec0070</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PS0_15_FN1</span><span class="p">,</span> <span class="n">PS0_15_FN2</span><span class="p">,</span>
		<span class="n">PS0_14_FN1</span><span class="p">,</span> <span class="n">PS0_14_FN2</span><span class="p">,</span>
		<span class="n">PS0_13_FN1</span><span class="p">,</span> <span class="n">PS0_13_FN2</span><span class="p">,</span>
		<span class="n">PS0_12_FN1</span><span class="p">,</span> <span class="n">PS0_12_FN2</span><span class="p">,</span>
		<span class="n">PS0_11_FN1</span><span class="p">,</span> <span class="n">PS0_11_FN2</span><span class="p">,</span>
		<span class="n">PS0_10_FN1</span><span class="p">,</span> <span class="n">PS0_10_FN2</span><span class="p">,</span>
		<span class="n">PS0_9_FN1</span><span class="p">,</span> <span class="n">PS0_9_FN2</span><span class="p">,</span>
		<span class="n">PS0_8_FN1</span><span class="p">,</span> <span class="n">PS0_8_FN2</span><span class="p">,</span>
		<span class="n">PS0_7_FN1</span><span class="p">,</span> <span class="n">PS0_7_FN2</span><span class="p">,</span>
		<span class="n">PS0_6_FN1</span><span class="p">,</span> <span class="n">PS0_6_FN2</span><span class="p">,</span>
		<span class="n">PS0_5_FN1</span><span class="p">,</span> <span class="n">PS0_5_FN2</span><span class="p">,</span>
		<span class="n">PS0_4_FN1</span><span class="p">,</span> <span class="n">PS0_4_FN2</span><span class="p">,</span>
		<span class="n">PS0_3_FN1</span><span class="p">,</span> <span class="n">PS0_3_FN2</span><span class="p">,</span>
		<span class="n">PS0_2_FN1</span><span class="p">,</span> <span class="n">PS0_2_FN2</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PSEL1&quot;</span><span class="p">,</span> <span class="mh">0xffec0072</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PS1_10_FN1</span><span class="p">,</span> <span class="n">PS1_10_FN2</span><span class="p">,</span>
		<span class="n">PS1_9_FN1</span><span class="p">,</span> <span class="n">PS1_9_FN2</span><span class="p">,</span>
		<span class="n">PS1_8_FN1</span><span class="p">,</span> <span class="n">PS1_8_FN2</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PS1_2_FN1</span><span class="p">,</span> <span class="n">PS1_2_FN2</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PSEL2&quot;</span><span class="p">,</span> <span class="mh">0xffec0074</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PS2_13_FN1</span><span class="p">,</span> <span class="n">PS2_13_FN2</span><span class="p">,</span>
		<span class="n">PS2_12_FN1</span><span class="p">,</span> <span class="n">PS2_12_FN2</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PS2_7_FN1</span><span class="p">,</span> <span class="n">PS2_7_FN2</span><span class="p">,</span>
		<span class="n">PS2_6_FN1</span><span class="p">,</span> <span class="n">PS2_6_FN2</span><span class="p">,</span>
		<span class="n">PS2_5_FN1</span><span class="p">,</span> <span class="n">PS2_5_FN2</span><span class="p">,</span>
		<span class="n">PS2_4_FN1</span><span class="p">,</span> <span class="n">PS2_4_FN2</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PS2_2_FN1</span><span class="p">,</span> <span class="n">PS2_2_FN2</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PSEL3&quot;</span><span class="p">,</span> <span class="mh">0xffec0076</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PS3_15_FN1</span><span class="p">,</span> <span class="n">PS3_15_FN2</span><span class="p">,</span>
		<span class="n">PS3_14_FN1</span><span class="p">,</span> <span class="n">PS3_14_FN2</span><span class="p">,</span>
		<span class="n">PS3_13_FN1</span><span class="p">,</span> <span class="n">PS3_13_FN2</span><span class="p">,</span>
		<span class="n">PS3_12_FN1</span><span class="p">,</span> <span class="n">PS3_12_FN2</span><span class="p">,</span>
		<span class="n">PS3_11_FN1</span><span class="p">,</span> <span class="n">PS3_11_FN2</span><span class="p">,</span>
		<span class="n">PS3_10_FN1</span><span class="p">,</span> <span class="n">PS3_10_FN2</span><span class="p">,</span>
		<span class="n">PS3_9_FN1</span><span class="p">,</span> <span class="n">PS3_9_FN2</span><span class="p">,</span>
		<span class="n">PS3_8_FN1</span><span class="p">,</span> <span class="n">PS3_8_FN2</span><span class="p">,</span>
		<span class="n">PS3_7_FN1</span><span class="p">,</span> <span class="n">PS3_7_FN2</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PS3_2_FN1</span><span class="p">,</span> <span class="n">PS3_2_FN2</span><span class="p">,</span>
		<span class="n">PS3_1_FN1</span><span class="p">,</span> <span class="n">PS3_1_FN2</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PSEL4&quot;</span><span class="p">,</span> <span class="mh">0xffec0078</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PS4_14_FN1</span><span class="p">,</span> <span class="n">PS4_14_FN2</span><span class="p">,</span>
		<span class="n">PS4_13_FN1</span><span class="p">,</span> <span class="n">PS4_13_FN2</span><span class="p">,</span>
		<span class="n">PS4_12_FN1</span><span class="p">,</span> <span class="n">PS4_12_FN2</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PS4_10_FN1</span><span class="p">,</span> <span class="n">PS4_10_FN2</span><span class="p">,</span>
		<span class="n">PS4_9_FN1</span><span class="p">,</span> <span class="n">PS4_9_FN2</span><span class="p">,</span>
		<span class="n">PS4_8_FN1</span><span class="p">,</span> <span class="n">PS4_8_FN2</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PS4_4_FN1</span><span class="p">,</span> <span class="n">PS4_4_FN2</span><span class="p">,</span>
		<span class="n">PS4_3_FN1</span><span class="p">,</span> <span class="n">PS4_3_FN2</span><span class="p">,</span>
		<span class="n">PS4_2_FN1</span><span class="p">,</span> <span class="n">PS4_2_FN2</span><span class="p">,</span>
		<span class="n">PS4_1_FN1</span><span class="p">,</span> <span class="n">PS4_1_FN2</span><span class="p">,</span>
		<span class="n">PS4_0_FN1</span><span class="p">,</span> <span class="n">PS4_0_FN2</span><span class="p">,</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PSEL5&quot;</span><span class="p">,</span> <span class="mh">0xffec007a</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PS5_11_FN1</span><span class="p">,</span> <span class="n">PS5_11_FN2</span><span class="p">,</span>
		<span class="n">PS5_10_FN1</span><span class="p">,</span> <span class="n">PS5_10_FN2</span><span class="p">,</span>
		<span class="n">PS5_9_FN1</span><span class="p">,</span> <span class="n">PS5_9_FN2</span><span class="p">,</span>
		<span class="n">PS5_8_FN1</span><span class="p">,</span> <span class="n">PS5_8_FN2</span><span class="p">,</span>
		<span class="n">PS5_7_FN1</span><span class="p">,</span> <span class="n">PS5_7_FN2</span><span class="p">,</span>
		<span class="n">PS5_6_FN1</span><span class="p">,</span> <span class="n">PS5_6_FN2</span><span class="p">,</span>
		<span class="n">PS5_5_FN1</span><span class="p">,</span> <span class="n">PS5_5_FN2</span><span class="p">,</span>
		<span class="n">PS5_4_FN1</span><span class="p">,</span> <span class="n">PS5_4_FN2</span><span class="p">,</span>
		<span class="n">PS5_3_FN1</span><span class="p">,</span> <span class="n">PS5_3_FN2</span><span class="p">,</span>
		<span class="n">PS5_2_FN1</span><span class="p">,</span> <span class="n">PS5_2_FN2</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PSEL6&quot;</span><span class="p">,</span> <span class="mh">0xffec007c</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PS6_15_FN1</span><span class="p">,</span> <span class="n">PS6_15_FN2</span><span class="p">,</span>
		<span class="n">PS6_14_FN1</span><span class="p">,</span> <span class="n">PS6_14_FN2</span><span class="p">,</span>
		<span class="n">PS6_13_FN1</span><span class="p">,</span> <span class="n">PS6_13_FN2</span><span class="p">,</span>
		<span class="n">PS6_12_FN1</span><span class="p">,</span> <span class="n">PS6_12_FN2</span><span class="p">,</span>
		<span class="n">PS6_11_FN1</span><span class="p">,</span> <span class="n">PS6_11_FN2</span><span class="p">,</span>
		<span class="n">PS6_10_FN1</span><span class="p">,</span> <span class="n">PS6_10_FN2</span><span class="p">,</span>
		<span class="n">PS6_9_FN1</span><span class="p">,</span> <span class="n">PS6_9_FN2</span><span class="p">,</span>
		<span class="n">PS6_8_FN1</span><span class="p">,</span> <span class="n">PS6_8_FN2</span><span class="p">,</span>
		<span class="n">PS6_7_FN1</span><span class="p">,</span> <span class="n">PS6_7_FN2</span><span class="p">,</span>
		<span class="n">PS6_6_FN1</span><span class="p">,</span> <span class="n">PS6_6_FN2</span><span class="p">,</span>
		<span class="n">PS6_5_FN1</span><span class="p">,</span> <span class="n">PS6_5_FN2</span><span class="p">,</span>
		<span class="n">PS6_4_FN1</span><span class="p">,</span> <span class="n">PS6_4_FN2</span><span class="p">,</span>
		<span class="n">PS6_3_FN1</span><span class="p">,</span> <span class="n">PS6_3_FN2</span><span class="p">,</span>
		<span class="n">PS6_2_FN1</span><span class="p">,</span> <span class="n">PS6_2_FN2</span><span class="p">,</span>
		<span class="n">PS6_1_FN1</span><span class="p">,</span> <span class="n">PS6_1_FN2</span><span class="p">,</span>
		<span class="n">PS6_0_FN1</span><span class="p">,</span> <span class="n">PS6_0_FN2</span><span class="p">,</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PSEL7&quot;</span><span class="p">,</span> <span class="mh">0xffec0082</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PS7_15_FN1</span><span class="p">,</span> <span class="n">PS7_15_FN2</span><span class="p">,</span>
		<span class="n">PS7_14_FN1</span><span class="p">,</span> <span class="n">PS7_14_FN2</span><span class="p">,</span>
		<span class="n">PS7_13_FN1</span><span class="p">,</span> <span class="n">PS7_13_FN2</span><span class="p">,</span>
		<span class="n">PS7_12_FN1</span><span class="p">,</span> <span class="n">PS7_12_FN2</span><span class="p">,</span>
		<span class="n">PS7_11_FN1</span><span class="p">,</span> <span class="n">PS7_11_FN2</span><span class="p">,</span>
		<span class="n">PS7_10_FN1</span><span class="p">,</span> <span class="n">PS7_10_FN2</span><span class="p">,</span>
		<span class="n">PS7_9_FN1</span><span class="p">,</span> <span class="n">PS7_9_FN2</span><span class="p">,</span>
		<span class="n">PS7_8_FN1</span><span class="p">,</span> <span class="n">PS7_8_FN2</span><span class="p">,</span>
		<span class="n">PS7_7_FN1</span><span class="p">,</span> <span class="n">PS7_7_FN2</span><span class="p">,</span>
		<span class="n">PS7_6_FN1</span><span class="p">,</span> <span class="n">PS7_6_FN2</span><span class="p">,</span>
		<span class="n">PS7_5_FN1</span><span class="p">,</span> <span class="n">PS7_5_FN2</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PSEL8&quot;</span><span class="p">,</span> <span class="mh">0xffec0084</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PS8_15_FN1</span><span class="p">,</span> <span class="n">PS8_15_FN2</span><span class="p">,</span>
		<span class="n">PS8_14_FN1</span><span class="p">,</span> <span class="n">PS8_14_FN2</span><span class="p">,</span>
		<span class="n">PS8_13_FN1</span><span class="p">,</span> <span class="n">PS8_13_FN2</span><span class="p">,</span>
		<span class="n">PS8_12_FN1</span><span class="p">,</span> <span class="n">PS8_12_FN2</span><span class="p">,</span>
		<span class="n">PS8_11_FN1</span><span class="p">,</span> <span class="n">PS8_11_FN2</span><span class="p">,</span>
		<span class="n">PS8_10_FN1</span><span class="p">,</span> <span class="n">PS8_10_FN2</span><span class="p">,</span>
		<span class="n">PS8_9_FN1</span><span class="p">,</span> <span class="n">PS8_9_FN2</span><span class="p">,</span>
		<span class="n">PS8_8_FN1</span><span class="p">,</span> <span class="n">PS8_8_FN2</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_data_reg</span> <span class="n">pinmux_data_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PADR&quot;</span><span class="p">,</span> <span class="mh">0xffec0034</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTA7_DATA</span><span class="p">,</span> <span class="n">PTA6_DATA</span><span class="p">,</span> <span class="n">PTA5_DATA</span><span class="p">,</span> <span class="n">PTA4_DATA</span><span class="p">,</span>
		<span class="n">PTA3_DATA</span><span class="p">,</span> <span class="n">PTA2_DATA</span><span class="p">,</span> <span class="n">PTA1_DATA</span><span class="p">,</span> <span class="n">PTA0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PBDR&quot;</span><span class="p">,</span> <span class="mh">0xffec0036</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTB7_DATA</span><span class="p">,</span> <span class="n">PTB6_DATA</span><span class="p">,</span> <span class="n">PTB5_DATA</span><span class="p">,</span> <span class="n">PTB4_DATA</span><span class="p">,</span>
		<span class="n">PTB3_DATA</span><span class="p">,</span> <span class="n">PTB2_DATA</span><span class="p">,</span> <span class="n">PTB1_DATA</span><span class="p">,</span> <span class="n">PTB0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PCDR&quot;</span><span class="p">,</span> <span class="mh">0xffec0038</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTC7_DATA</span><span class="p">,</span> <span class="n">PTC6_DATA</span><span class="p">,</span> <span class="n">PTC5_DATA</span><span class="p">,</span> <span class="n">PTC4_DATA</span><span class="p">,</span>
		<span class="n">PTC3_DATA</span><span class="p">,</span> <span class="n">PTC2_DATA</span><span class="p">,</span> <span class="n">PTC1_DATA</span><span class="p">,</span> <span class="n">PTC0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PDDR&quot;</span><span class="p">,</span> <span class="mh">0xffec003a</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTD7_DATA</span><span class="p">,</span> <span class="n">PTD6_DATA</span><span class="p">,</span> <span class="n">PTD5_DATA</span><span class="p">,</span> <span class="n">PTD4_DATA</span><span class="p">,</span>
		<span class="n">PTD3_DATA</span><span class="p">,</span> <span class="n">PTD2_DATA</span><span class="p">,</span> <span class="n">PTD1_DATA</span><span class="p">,</span> <span class="n">PTD0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PEDR&quot;</span><span class="p">,</span> <span class="mh">0xffec003c</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTE7_DATA</span><span class="p">,</span> <span class="n">PTE6_DATA</span><span class="p">,</span> <span class="n">PTE5_DATA</span><span class="p">,</span> <span class="n">PTE4_DATA</span><span class="p">,</span>
		<span class="n">PTE3_DATA</span><span class="p">,</span> <span class="n">PTE2_DATA</span><span class="p">,</span> <span class="n">PTE1_DATA</span><span class="p">,</span> <span class="n">PTE0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PFDR&quot;</span><span class="p">,</span> <span class="mh">0xffec003e</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTF7_DATA</span><span class="p">,</span> <span class="n">PTF6_DATA</span><span class="p">,</span> <span class="n">PTF5_DATA</span><span class="p">,</span> <span class="n">PTF4_DATA</span><span class="p">,</span>
		<span class="n">PTF3_DATA</span><span class="p">,</span> <span class="n">PTF2_DATA</span><span class="p">,</span> <span class="n">PTF1_DATA</span><span class="p">,</span> <span class="n">PTF0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PGDR&quot;</span><span class="p">,</span> <span class="mh">0xffec0040</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTG7_DATA</span><span class="p">,</span> <span class="n">PTG6_DATA</span><span class="p">,</span> <span class="n">PTG5_DATA</span><span class="p">,</span> <span class="n">PTG4_DATA</span><span class="p">,</span>
		<span class="n">PTG3_DATA</span><span class="p">,</span> <span class="n">PTG2_DATA</span><span class="p">,</span> <span class="n">PTG1_DATA</span><span class="p">,</span> <span class="n">PTG0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PHDR&quot;</span><span class="p">,</span> <span class="mh">0xffec0042</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTH7_DATA</span><span class="p">,</span> <span class="n">PTH6_DATA</span><span class="p">,</span> <span class="n">PTH5_DATA</span><span class="p">,</span> <span class="n">PTH4_DATA</span><span class="p">,</span>
		<span class="n">PTH3_DATA</span><span class="p">,</span> <span class="n">PTH2_DATA</span><span class="p">,</span> <span class="n">PTH1_DATA</span><span class="p">,</span> <span class="n">PTH0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PIDR&quot;</span><span class="p">,</span> <span class="mh">0xffec0044</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTI7_DATA</span><span class="p">,</span> <span class="n">PTI6_DATA</span><span class="p">,</span> <span class="n">PTI5_DATA</span><span class="p">,</span> <span class="n">PTI4_DATA</span><span class="p">,</span>
		<span class="n">PTI3_DATA</span><span class="p">,</span> <span class="n">PTI2_DATA</span><span class="p">,</span> <span class="n">PTI1_DATA</span><span class="p">,</span> <span class="n">PTI0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PJDR&quot;</span><span class="p">,</span> <span class="mh">0xffec0046</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">PTJ6_DATA</span><span class="p">,</span> <span class="n">PTJ5_DATA</span><span class="p">,</span> <span class="n">PTJ4_DATA</span><span class="p">,</span>
		<span class="n">PTJ3_DATA</span><span class="p">,</span> <span class="n">PTJ2_DATA</span><span class="p">,</span> <span class="n">PTJ1_DATA</span><span class="p">,</span> <span class="n">PTJ0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PKDR&quot;</span><span class="p">,</span> <span class="mh">0xffec0048</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTK7_DATA</span><span class="p">,</span> <span class="n">PTK6_DATA</span><span class="p">,</span> <span class="n">PTK5_DATA</span><span class="p">,</span> <span class="n">PTK4_DATA</span><span class="p">,</span>
		<span class="n">PTK3_DATA</span><span class="p">,</span> <span class="n">PTK2_DATA</span><span class="p">,</span> <span class="n">PTK1_DATA</span><span class="p">,</span> <span class="n">PTK0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PLDR&quot;</span><span class="p">,</span> <span class="mh">0xffec004a</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">PTL6_DATA</span><span class="p">,</span> <span class="n">PTL5_DATA</span><span class="p">,</span> <span class="n">PTL4_DATA</span><span class="p">,</span>
		<span class="n">PTL3_DATA</span><span class="p">,</span> <span class="n">PTL2_DATA</span><span class="p">,</span> <span class="n">PTL1_DATA</span><span class="p">,</span> <span class="n">PTL0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PMDR&quot;</span><span class="p">,</span> <span class="mh">0xffec004c</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTM7_DATA</span><span class="p">,</span> <span class="n">PTM6_DATA</span><span class="p">,</span> <span class="n">PTM5_DATA</span><span class="p">,</span> <span class="n">PTM4_DATA</span><span class="p">,</span>
		<span class="n">PTM3_DATA</span><span class="p">,</span> <span class="n">PTM2_DATA</span><span class="p">,</span> <span class="n">PTM1_DATA</span><span class="p">,</span> <span class="n">PTM0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PNDR&quot;</span><span class="p">,</span> <span class="mh">0xffec004e</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">PTN6_DATA</span><span class="p">,</span> <span class="n">PTN5_DATA</span><span class="p">,</span> <span class="n">PTN4_DATA</span><span class="p">,</span>
		<span class="n">PTN3_DATA</span><span class="p">,</span> <span class="n">PTN2_DATA</span><span class="p">,</span> <span class="n">PTN1_DATA</span><span class="p">,</span> <span class="n">PTN0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PODR&quot;</span><span class="p">,</span> <span class="mh">0xffec0050</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTO7_DATA</span><span class="p">,</span> <span class="n">PTO6_DATA</span><span class="p">,</span> <span class="n">PTO5_DATA</span><span class="p">,</span> <span class="n">PTO4_DATA</span><span class="p">,</span>
		<span class="n">PTO3_DATA</span><span class="p">,</span> <span class="n">PTO2_DATA</span><span class="p">,</span> <span class="n">PTO1_DATA</span><span class="p">,</span> <span class="n">PTO0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PPDR&quot;</span><span class="p">,</span> <span class="mh">0xffec0052</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTP7_DATA</span><span class="p">,</span> <span class="n">PTP6_DATA</span><span class="p">,</span> <span class="n">PTP5_DATA</span><span class="p">,</span> <span class="n">PTP4_DATA</span><span class="p">,</span>
		<span class="n">PTP3_DATA</span><span class="p">,</span> <span class="n">PTP2_DATA</span><span class="p">,</span> <span class="n">PTP1_DATA</span><span class="p">,</span> <span class="n">PTP0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PQDR&quot;</span><span class="p">,</span> <span class="mh">0xffec0054</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">PTQ6_DATA</span><span class="p">,</span> <span class="n">PTQ5_DATA</span><span class="p">,</span> <span class="n">PTQ4_DATA</span><span class="p">,</span>
		<span class="n">PTQ3_DATA</span><span class="p">,</span> <span class="n">PTQ2_DATA</span><span class="p">,</span> <span class="n">PTQ1_DATA</span><span class="p">,</span> <span class="n">PTQ0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PRDR&quot;</span><span class="p">,</span> <span class="mh">0xffec0056</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTR7_DATA</span><span class="p">,</span> <span class="n">PTR6_DATA</span><span class="p">,</span> <span class="n">PTR5_DATA</span><span class="p">,</span> <span class="n">PTR4_DATA</span><span class="p">,</span>
		<span class="n">PTR3_DATA</span><span class="p">,</span> <span class="n">PTR2_DATA</span><span class="p">,</span> <span class="n">PTR1_DATA</span><span class="p">,</span> <span class="n">PTR0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PSDR&quot;</span><span class="p">,</span> <span class="mh">0xffec0058</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTS7_DATA</span><span class="p">,</span> <span class="n">PTS6_DATA</span><span class="p">,</span> <span class="n">PTS5_DATA</span><span class="p">,</span> <span class="n">PTS4_DATA</span><span class="p">,</span>
		<span class="n">PTS3_DATA</span><span class="p">,</span> <span class="n">PTS2_DATA</span><span class="p">,</span> <span class="n">PTS1_DATA</span><span class="p">,</span> <span class="n">PTS0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PTDR&quot;</span><span class="p">,</span> <span class="mh">0xffec005a</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTT7_DATA</span><span class="p">,</span> <span class="n">PTT6_DATA</span><span class="p">,</span> <span class="n">PTT5_DATA</span><span class="p">,</span> <span class="n">PTT4_DATA</span><span class="p">,</span>
		<span class="n">PTT3_DATA</span><span class="p">,</span> <span class="n">PTT2_DATA</span><span class="p">,</span> <span class="n">PTT1_DATA</span><span class="p">,</span> <span class="n">PTT0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PUDR&quot;</span><span class="p">,</span> <span class="mh">0xffec005c</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTU7_DATA</span><span class="p">,</span> <span class="n">PTU6_DATA</span><span class="p">,</span> <span class="n">PTU5_DATA</span><span class="p">,</span> <span class="n">PTU4_DATA</span><span class="p">,</span>
		<span class="n">PTU3_DATA</span><span class="p">,</span> <span class="n">PTU2_DATA</span><span class="p">,</span> <span class="n">PTU1_DATA</span><span class="p">,</span> <span class="n">PTU0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PVDR&quot;</span><span class="p">,</span> <span class="mh">0xffec005e</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTV7_DATA</span><span class="p">,</span> <span class="n">PTV6_DATA</span><span class="p">,</span> <span class="n">PTV5_DATA</span><span class="p">,</span> <span class="n">PTV4_DATA</span><span class="p">,</span>
		<span class="n">PTV3_DATA</span><span class="p">,</span> <span class="n">PTV2_DATA</span><span class="p">,</span> <span class="n">PTV1_DATA</span><span class="p">,</span> <span class="n">PTV0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PWDR&quot;</span><span class="p">,</span> <span class="mh">0xffec0060</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTW7_DATA</span><span class="p">,</span> <span class="n">PTW6_DATA</span><span class="p">,</span> <span class="n">PTW5_DATA</span><span class="p">,</span> <span class="n">PTW4_DATA</span><span class="p">,</span>
		<span class="n">PTW3_DATA</span><span class="p">,</span> <span class="n">PTW2_DATA</span><span class="p">,</span> <span class="n">PTW1_DATA</span><span class="p">,</span> <span class="n">PTW0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PXDR&quot;</span><span class="p">,</span> <span class="mh">0xffec0062</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTX7_DATA</span><span class="p">,</span> <span class="n">PTX6_DATA</span><span class="p">,</span> <span class="n">PTX5_DATA</span><span class="p">,</span> <span class="n">PTX4_DATA</span><span class="p">,</span>
		<span class="n">PTX3_DATA</span><span class="p">,</span> <span class="n">PTX2_DATA</span><span class="p">,</span> <span class="n">PTX1_DATA</span><span class="p">,</span> <span class="n">PTX0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PYDR&quot;</span><span class="p">,</span> <span class="mh">0xffec0064</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTY7_DATA</span><span class="p">,</span> <span class="n">PTY6_DATA</span><span class="p">,</span> <span class="n">PTY5_DATA</span><span class="p">,</span> <span class="n">PTY4_DATA</span><span class="p">,</span>
		<span class="n">PTY3_DATA</span><span class="p">,</span> <span class="n">PTY2_DATA</span><span class="p">,</span> <span class="n">PTY1_DATA</span><span class="p">,</span> <span class="n">PTY0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PZDR&quot;</span><span class="p">,</span> <span class="mh">0xffec0066</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTZ7_DATA</span><span class="p">,</span> <span class="n">PTZ6_DATA</span><span class="p">,</span> <span class="n">PTZ5_DATA</span><span class="p">,</span> <span class="n">PTZ4_DATA</span><span class="p">,</span>
		<span class="n">PTZ3_DATA</span><span class="p">,</span> <span class="n">PTZ2_DATA</span><span class="p">,</span> <span class="n">PTZ1_DATA</span><span class="p">,</span> <span class="n">PTZ0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_info</span> <span class="n">sh7757_pinmux_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sh7757_pfc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reserved_id</span> <span class="o">=</span> <span class="n">PINMUX_RESERVED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_DATA_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input_pu</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_PULLUP_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_PULLUP_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">output</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_OUTPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">mark</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_MARK_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">function</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_FUNCTION_END</span> <span class="p">},</span>

	<span class="p">.</span><span class="n">first_gpio</span> <span class="o">=</span> <span class="n">GPIO_PTA0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">last_gpio</span> <span class="o">=</span> <span class="n">GPIO_FN_ON_DQ0</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpios</span> <span class="o">=</span> <span class="n">pinmux_gpios</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cfg_regs</span> <span class="o">=</span> <span class="n">pinmux_config_regs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data_regs</span> <span class="o">=</span> <span class="n">pinmux_data_regs</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpio_data</span> <span class="o">=</span> <span class="n">pinmux_data</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_data_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pinmux_data</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">plat_pinmux_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">register_pinmux</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7757_pinmux_info</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">plat_pinmux_setup</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
