Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec 15 12:22:38 2025
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SoC_wrapper_timing_summary_routed.rpt -pb SoC_wrapper_timing_summary_routed.pb -rpx SoC_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SoC_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                     Violations  
--------  ----------------  ----------------------------------------------  ----------  
TIMING-6  Critical Warning  No common primary clock between related clocks  2           
TIMING-7  Critical Warning  No common node between related clocks           2           
LUTAR-1   Warning           LUT drives async reset alert                    13          
TIMING-9  Warning           Unknown CDC Logic                               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.496        0.000                      0                85064        0.051        0.000                      0                85014        2.000        0.000                       0                 27997  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
clk_fpga_0                                       {0.000 10.000}       20.000          50.000          
  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {0.000 80.000}       160.000         6.250           
sys_clock                                        {0.000 4.000}        8.000           125.000         
  clk_25_SoC_clk_wiz_0_0                         {0.000 20.000}       40.000          25.000          
  clk_50_SoC_clk_wiz_0_0                         {0.000 10.000}       20.000          50.000          
  clkfbout_SoC_clk_wiz_0_0                       {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                            11.455        0.000                      0                 1996        0.051        0.000                      0                 1996        9.020        0.000                       0                   878  
  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q       75.613        0.000                      0                  452        0.064        0.000                      0                  452       79.500        0.000                       0                   259  
sys_clock                                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_25_SoC_clk_wiz_0_0                               1.496        0.000                      0                61152        0.054        0.000                      0                61152       18.750        0.000                       0                 26128  
  clk_50_SoC_clk_wiz_0_0                              11.673        0.000                      0                 1367        0.074        0.000                      0                 1367        8.750        0.000                       0                   728  
  clkfbout_SoC_clk_wiz_0_0                                                                                                                                                                         5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                     To Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                     --------                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  clk_fpga_0                                           8.642        0.000                      0                   33        1.527        0.000                      0                   33  
clk_fpga_0                                     SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q       74.260        0.000                      0                   21                                                                        
clk_25_SoC_clk_wiz_0_0                         SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q       27.518        0.000                      0                   36        2.370        0.000                      0                   36  
SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  clk_25_SoC_clk_wiz_0_0                              28.520        0.000                      0                   43        3.307        0.000                      0                   43  
clk_50_SoC_clk_wiz_0_0                         clk_25_SoC_clk_wiz_0_0                              11.228        0.000                      0                  453        0.134        0.000                      0                  419  
clk_25_SoC_clk_wiz_0_0                         clk_50_SoC_clk_wiz_0_0                              11.444        0.000                      0                  569        0.127        0.000                      0                  553  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                     From Clock                                     To Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                     ----------                                     --------                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                              clk_fpga_0                                     SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q       11.918        0.000                      0                  258        1.088        0.000                      0                  258  
**async_default**                              clk_25_SoC_clk_wiz_0_0                         clk_25_SoC_clk_wiz_0_0                              26.137        0.000                      0                19009        0.396        0.000                      0                19009  
**async_default**                              clk_50_SoC_clk_wiz_0_0                         clk_50_SoC_clk_wiz_0_0                              16.364        0.000                      0                   96        0.442        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                     From Clock                                     To Clock                                     
----------                                     ----------                                     --------                                     
(none)                                         clk_fpga_0                                     SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  
(none)                                                                                        clk_25_SoC_clk_wiz_0_0                         
(none)                                         clk_25_SoC_clk_wiz_0_0                         clk_25_SoC_clk_wiz_0_0                         
(none)                                         clk_50_SoC_clk_wiz_0_0                         clk_25_SoC_clk_wiz_0_0                         
(none)                                         clk_25_SoC_clk_wiz_0_0                         clk_50_SoC_clk_wiz_0_0                         
(none)                                                                                        clk_fpga_0                                     
(none)                                         clk_fpga_0                                     clk_fpga_0                                     


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                    clk_25_SoC_clk_wiz_0_0                              
(none)                    clk_50_SoC_clk_wiz_0_0                              
(none)                    clkfbout_SoC_clk_wiz_0_0                            
(none)                                              clk_25_SoC_clk_wiz_0_0    
(none)                                              clk_50_SoC_clk_wiz_0_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.455ns  (required time - arrival time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.287ns  (logic 2.114ns (25.509%)  route 6.173ns (74.491%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 22.864 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.891     3.185    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y106        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.795     5.399    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X28Y119        LUT3 (Prop_lut3_I1_O)        0.296     5.695 f  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.694     6.389    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y120        LUT6 (Prop_lut6_I3_O)        0.124     6.513 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.775     8.288    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X29Y119        LUT3 (Prop_lut3_I2_O)        0.124     8.412 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.991     9.403    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y118        LUT4 (Prop_lut4_I3_O)        0.124     9.527 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     9.527    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X30Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.907 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.907    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.222 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.919    11.140    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X26Y118        LUT3 (Prop_lut3_I0_O)        0.332    11.472 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000    11.472    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X26Y118        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.685    22.864    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y118        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.247    23.111    
                         clock uncertainty           -0.302    22.809    
    SLICE_X26Y118        FDRE (Setup_fdre_C_D)        0.118    22.927    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         22.927    
                         arrival time                         -11.472    
  -------------------------------------------------------------------
                         slack                                 11.455    

Slack (MET) :             11.509ns  (required time - arrival time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 2.036ns (24.731%)  route 6.196ns (75.269%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 22.864 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.891     3.185    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y106        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.795     5.399    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X28Y119        LUT3 (Prop_lut3_I1_O)        0.296     5.695 f  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.694     6.389    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y120        LUT6 (Prop_lut6_I3_O)        0.124     6.513 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.775     8.288    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X29Y119        LUT3 (Prop_lut3_I2_O)        0.124     8.412 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.991     9.403    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y118        LUT4 (Prop_lut4_I3_O)        0.124     9.527 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     9.527    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X30Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.907 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.907    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.146 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.942    11.087    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X26Y118        LUT3 (Prop_lut3_I0_O)        0.330    11.417 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000    11.417    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X26Y118        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.685    22.864    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y118        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.247    23.111    
                         clock uncertainty           -0.302    22.809    
    SLICE_X26Y118        FDRE (Setup_fdre_C_D)        0.118    22.927    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         22.927    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                 11.509    

Slack (MET) :             11.654ns  (required time - arrival time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 1.981ns (24.611%)  route 6.068ns (75.389%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 22.864 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.891     3.185    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y106        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.795     5.399    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X28Y119        LUT3 (Prop_lut3_I1_O)        0.296     5.695 f  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.694     6.389    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y120        LUT6 (Prop_lut6_I3_O)        0.124     6.513 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.775     8.288    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X29Y119        LUT3 (Prop_lut3_I2_O)        0.124     8.412 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.991     9.403    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y118        LUT4 (Prop_lut4_I3_O)        0.124     9.527 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     9.527    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X30Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.907 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.907    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.126 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.814    10.939    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X26Y118        LUT3 (Prop_lut3_I0_O)        0.295    11.234 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000    11.234    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X26Y118        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.685    22.864    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y118        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.247    23.111    
                         clock uncertainty           -0.302    22.809    
    SLICE_X26Y118        FDRE (Setup_fdre_C_D)        0.079    22.888    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         22.888    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                 11.654    

Slack (MET) :             11.765ns  (required time - arrival time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 2.096ns (26.406%)  route 5.842ns (73.594%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 22.864 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.891     3.185    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y106        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.795     5.399    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X28Y119        LUT3 (Prop_lut3_I1_O)        0.296     5.695 f  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.694     6.389    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y120        LUT6 (Prop_lut6_I3_O)        0.124     6.513 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.775     8.288    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X29Y119        LUT3 (Prop_lut3_I2_O)        0.124     8.412 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.991     9.403    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y118        LUT4 (Prop_lut4_I3_O)        0.124     9.527 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     9.527    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X30Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.907 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.907    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.230 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.587    10.817    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X26Y118        LUT3 (Prop_lut3_I0_O)        0.306    11.123 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000    11.123    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X26Y118        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.685    22.864    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y118        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.247    23.111    
                         clock uncertainty           -0.302    22.809    
    SLICE_X26Y118        FDRE (Setup_fdre_C_D)        0.079    22.888    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         22.888    
                         arrival time                         -11.123    
  -------------------------------------------------------------------
                         slack                                 11.765    

Slack (MET) :             12.109ns  (required time - arrival time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.633ns  (logic 1.772ns (23.216%)  route 5.861ns (76.784%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 22.864 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.891     3.185    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y106        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.795     5.399    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X28Y119        LUT3 (Prop_lut3_I1_O)        0.296     5.695 f  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.694     6.389    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y120        LUT6 (Prop_lut6_I3_O)        0.124     6.513 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.775     8.288    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X29Y119        LUT3 (Prop_lut3_I2_O)        0.124     8.412 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.991     9.403    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y118        LUT4 (Prop_lut4_I3_O)        0.124     9.527 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     9.527    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X30Y118        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.879 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.606    10.485    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X26Y118        LUT3 (Prop_lut3_I0_O)        0.333    10.818 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000    10.818    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X26Y118        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.685    22.864    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y118        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.247    23.111    
                         clock uncertainty           -0.302    22.809    
    SLICE_X26Y118        FDRE (Setup_fdre_C_D)        0.118    22.927    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.927    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                 12.109    

Slack (MET) :             12.180ns  (required time - arrival time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 1.638ns (21.768%)  route 5.887ns (78.232%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 22.864 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.891     3.185    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y106        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.795     5.399    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X28Y119        LUT3 (Prop_lut3_I1_O)        0.296     5.695 f  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.694     6.389    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y120        LUT6 (Prop_lut6_I3_O)        0.124     6.513 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.775     8.288    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X29Y119        LUT3 (Prop_lut3_I2_O)        0.124     8.412 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.991     9.403    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y118        LUT4 (Prop_lut4_I3_O)        0.124     9.527 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     9.527    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X30Y118        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     9.777 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.632    10.409    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X26Y118        LUT3 (Prop_lut3_I0_O)        0.301    10.710 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000    10.710    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X26Y118        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.685    22.864    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y118        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.247    23.111    
                         clock uncertainty           -0.302    22.809    
    SLICE_X26Y118        FDRE (Setup_fdre_C_D)        0.081    22.890    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.890    
                         arrival time                         -10.710    
  -------------------------------------------------------------------
                         slack                                 12.180    

Slack (MET) :             12.352ns  (required time - arrival time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.349ns  (logic 1.634ns (22.235%)  route 5.715ns (77.765%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 22.864 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.891     3.185    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y106        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.795     5.399    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X28Y119        LUT3 (Prop_lut3_I1_O)        0.296     5.695 f  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.694     6.389    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y120        LUT6 (Prop_lut6_I3_O)        0.124     6.513 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.775     8.288    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X29Y119        LUT3 (Prop_lut3_I2_O)        0.124     8.412 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.645     9.057    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y118        LUT4 (Prop_lut4_I3_O)        0.124     9.181 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     9.181    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X30Y118        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.433 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.806    10.239    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]
    SLICE_X26Y118        LUT3 (Prop_lut3_I0_O)        0.295    10.534 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1/O
                         net (fo=1, routed)           0.000    10.534    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[0]
    SLICE_X26Y118        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.685    22.864    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y118        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
                         clock pessimism              0.247    23.111    
                         clock uncertainty           -0.302    22.809    
    SLICE_X26Y118        FDRE (Setup_fdre_C_D)        0.077    22.886    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]
  -------------------------------------------------------------------
                         required time                         22.886    
                         arrival time                         -10.534    
  -------------------------------------------------------------------
                         slack                                 12.352    

Slack (MET) :             12.384ns  (required time - arrival time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 1.115ns (16.247%)  route 5.748ns (83.753%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 22.864 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.891     3.185    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y106        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.795     5.399    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X28Y119        LUT3 (Prop_lut3_I1_O)        0.296     5.695 f  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.694     6.389    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y120        LUT6 (Prop_lut6_I3_O)        0.124     6.513 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.775     8.288    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X29Y119        LUT3 (Prop_lut3_I2_O)        0.124     8.412 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.854     9.266    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y118        LUT2 (Prop_lut2_I1_O)        0.152     9.418 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1/O
                         net (fo=8, routed)           0.630    10.048    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0
    SLICE_X26Y118        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.685    22.864    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y118        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
                         clock pessimism              0.247    23.111    
                         clock uncertainty           -0.302    22.809    
    SLICE_X26Y118        FDRE (Setup_fdre_C_CE)      -0.377    22.432    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]
  -------------------------------------------------------------------
                         required time                         22.432    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                 12.384    

Slack (MET) :             12.384ns  (required time - arrival time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 1.115ns (16.247%)  route 5.748ns (83.753%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 22.864 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.891     3.185    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y106        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.795     5.399    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X28Y119        LUT3 (Prop_lut3_I1_O)        0.296     5.695 f  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.694     6.389    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y120        LUT6 (Prop_lut6_I3_O)        0.124     6.513 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.775     8.288    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X29Y119        LUT3 (Prop_lut3_I2_O)        0.124     8.412 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.854     9.266    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y118        LUT2 (Prop_lut2_I1_O)        0.152     9.418 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1/O
                         net (fo=8, routed)           0.630    10.048    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0
    SLICE_X26Y118        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.685    22.864    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y118        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.247    23.111    
                         clock uncertainty           -0.302    22.809    
    SLICE_X26Y118        FDRE (Setup_fdre_C_CE)      -0.377    22.432    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         22.432    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                 12.384    

Slack (MET) :             12.384ns  (required time - arrival time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 1.115ns (16.247%)  route 5.748ns (83.753%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 22.864 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.891     3.185    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y106        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.795     5.399    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X28Y119        LUT3 (Prop_lut3_I1_O)        0.296     5.695 f  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.694     6.389    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y120        LUT6 (Prop_lut6_I3_O)        0.124     6.513 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.775     8.288    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X29Y119        LUT3 (Prop_lut3_I2_O)        0.124     8.412 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.854     9.266    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y118        LUT2 (Prop_lut2_I1_O)        0.152     9.418 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1/O
                         net (fo=8, routed)           0.630    10.048    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0
    SLICE_X26Y118        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.685    22.864    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y118        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.247    23.111    
                         clock uncertainty           -0.302    22.809    
    SLICE_X26Y118        FDRE (Setup_fdre_C_CE)      -0.377    22.432    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.432    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                 12.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.309%)  route 0.200ns (58.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640     0.976    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X33Y104        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[14]/Q
                         net (fo=1, routed)           0.200     1.317    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X32Y99         SRLC32E                                      r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.826     1.192    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y99         SRLC32E                                      r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.266    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.371%)  route 0.197ns (54.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X30Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[2]/Q
                         net (fo=1, routed)           0.197     1.356    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X30Y99         SRLC32E                                      r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.845     1.211    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y99         SRLC32E                                      r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.293    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X30Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           0.113     1.272    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X30Y101        SRLC32E                                      r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.931     1.297    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y101        SRLC32E                                      r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y101        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.194    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.989%)  route 0.240ns (63.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.655     0.991    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X27Y103        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[0]/Q
                         net (fo=1, routed)           0.240     1.372    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X26Y99         SRLC32E                                      r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.844     1.210    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y99         SRLC32E                                      r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.292    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.424%)  route 0.163ns (53.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.655     0.991    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X27Y103        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.163     1.295    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X30Y103        SRLC32E                                      r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.930     1.296    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y103        SRLC32E                                      r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X30Y103        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.211    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.713%)  route 0.174ns (48.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 f  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=21, routed)          0.174     1.310    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_0
    SLICE_X28Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.355 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_i_2/O
                         net (fo=1, routed)           0.000     1.355    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i0
    SLICE_X28Y99         FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.845     1.211    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.610%)  route 0.255ns (64.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.655     0.991    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X27Y103        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[1]/Q
                         net (fo=1, routed)           0.255     1.387    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X26Y99         SRLC32E                                      r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.844     1.210    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y99         SRLC32E                                      r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.284    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.935%)  route 0.286ns (69.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.286     1.409    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y97         SRL16E                                       r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.844     1.210    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.305    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.809%)  route 0.132ns (47.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.656     0.992    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.272    SoC_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.885     1.251    SoC_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.053     1.163    SoC_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.667%)  route 0.266ns (65.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.657     0.993    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X28Y108        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[19]/Q
                         net (fo=1, routed)           0.266     1.400    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X26Y99         SRLC32E                                      r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.844     1.210    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y99         SRLC32E                                      r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.290    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y111   SoC_i/axi_jtag_0/inst/sync_reg1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y111   SoC_i/axi_jtag_0/inst/sync_reg2_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y111   SoC_i/axi_jtag_0/inst/sync_reg3_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X31Y112   SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X31Y112   SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X31Y112   SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X31Y112   SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X28Y113   SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X28Y109   SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_awaddr_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y99    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y99    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y99    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y99    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y101   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y101   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y99    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y99    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y101   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y101   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y99    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y99    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y99    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y99    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y101   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y101   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y99    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y99    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y101   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y101   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       75.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       79.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.613ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/D
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.828ns (19.979%)  route 3.316ns (80.021%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.002ns = ( 87.002 - 80.000 ) 
    Source Clock Delay      (SCD):    7.964ns
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844     3.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385     6.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.142 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.822     7.964    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X1Y29          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.456     8.420 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/Q
                         net (fo=5, routed)           1.014     9.433    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[1]
    SLICE_X1Y29          LUT3 (Prop_lut3_I1_O)        0.124     9.557 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3/O
                         net (fo=39, routed)          1.332    10.889    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I3_O)        0.124    11.013 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_5/O
                         net (fo=1, routed)           0.971    11.984    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_5_n_0
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.124    12.108 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_1/O
                         net (fo=1, routed)           0.000    12.108    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_1_n_0
    SLICE_X2Y30          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    81.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654    82.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418    83.251 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015    85.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    85.357 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.645    87.002    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y30          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
                         clock pessimism              0.938    87.941    
                         clock uncertainty           -0.302    87.639    
    SLICE_X2Y30          FDCE (Setup_fdce_C_D)        0.082    87.721    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg
  -------------------------------------------------------------------
                         required time                         87.721    
                         arrival time                         -12.108    
  -------------------------------------------------------------------
                         slack                                 75.613    

Slack (MET) :             150.937ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        8.519ns  (logic 0.828ns (9.719%)  route 7.691ns (90.281%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.894ns = ( 166.894 - 160.000 ) 
    Source Clock Delay      (SCD):    7.964ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844     3.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385     6.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.142 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.822     7.964    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X1Y29          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.456     8.420 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/Q
                         net (fo=5, routed)           1.014     9.433    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[1]
    SLICE_X1Y29          LUT3 (Prop_lut3_I1_O)        0.124     9.557 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3/O
                         net (fo=39, routed)          1.639    11.197    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I3_O)        0.124    11.321 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=41, routed)          5.039    16.359    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.124    16.483 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[31]_i_1/O
                         net (fo=1, routed)           0.000    16.483    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_d[31]
    SLICE_X59Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.537   166.894    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X59Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[31]/C
                         clock pessimism              0.799   167.693    
                         clock uncertainty           -0.302   167.391    
    SLICE_X59Y22         FDCE (Setup_fdce_C_D)        0.029   167.420    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[31]
  -------------------------------------------------------------------
                         required time                        167.420    
                         arrival time                         -16.483    
  -------------------------------------------------------------------
                         slack                                150.937    

Slack (MET) :             150.938ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        8.521ns  (logic 0.828ns (9.717%)  route 7.693ns (90.283%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.894ns = ( 166.894 - 160.000 ) 
    Source Clock Delay      (SCD):    7.964ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844     3.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385     6.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.142 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.822     7.964    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X1Y29          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.456     8.420 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/Q
                         net (fo=5, routed)           1.014     9.433    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[1]
    SLICE_X1Y29          LUT3 (Prop_lut3_I1_O)        0.124     9.557 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3/O
                         net (fo=39, routed)          1.639    11.197    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I3_O)        0.124    11.321 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=41, routed)          5.041    16.361    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.124    16.485 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[8]_i_1/O
                         net (fo=1, routed)           0.000    16.485    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_d[8]
    SLICE_X59Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.537   166.894    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X59Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[8]/C
                         clock pessimism              0.799   167.693    
                         clock uncertainty           -0.302   167.391    
    SLICE_X59Y22         FDCE (Setup_fdce_C_D)        0.032   167.423    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[8]
  -------------------------------------------------------------------
                         required time                        167.423    
                         arrival time                         -16.485    
  -------------------------------------------------------------------
                         slack                                150.938    

Slack (MET) :             150.939ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        8.519ns  (logic 0.828ns (9.719%)  route 7.691ns (90.281%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.894ns = ( 166.894 - 160.000 ) 
    Source Clock Delay      (SCD):    7.964ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844     3.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385     6.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.142 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.822     7.964    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X1Y29          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.456     8.420 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/Q
                         net (fo=5, routed)           1.014     9.433    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[1]
    SLICE_X1Y29          LUT3 (Prop_lut3_I1_O)        0.124     9.557 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3/O
                         net (fo=39, routed)          1.639    11.197    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I3_O)        0.124    11.321 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=41, routed)          5.039    16.359    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.124    16.483 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[35]_i_1/O
                         net (fo=1, routed)           0.000    16.483    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_d[35]
    SLICE_X59Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.537   166.894    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X59Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[35]/C
                         clock pessimism              0.799   167.693    
                         clock uncertainty           -0.302   167.391    
    SLICE_X59Y22         FDCE (Setup_fdce_C_D)        0.031   167.422    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[35]
  -------------------------------------------------------------------
                         required time                        167.422    
                         arrival time                         -16.483    
  -------------------------------------------------------------------
                         slack                                150.939    

Slack (MET) :             150.940ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        8.518ns  (logic 0.828ns (9.720%)  route 7.690ns (90.280%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.894ns = ( 166.894 - 160.000 ) 
    Source Clock Delay      (SCD):    7.964ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844     3.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385     6.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.142 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.822     7.964    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X1Y29          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.456     8.420 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/Q
                         net (fo=5, routed)           1.014     9.433    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[1]
    SLICE_X1Y29          LUT3 (Prop_lut3_I1_O)        0.124     9.557 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3/O
                         net (fo=39, routed)          1.639    11.197    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I3_O)        0.124    11.321 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=41, routed)          5.038    16.358    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.124    16.482 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[34]_i_1/O
                         net (fo=1, routed)           0.000    16.482    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_d[34]
    SLICE_X59Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.537   166.894    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X59Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[34]/C
                         clock pessimism              0.799   167.693    
                         clock uncertainty           -0.302   167.391    
    SLICE_X59Y22         FDCE (Setup_fdce_C_D)        0.031   167.422    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[34]
  -------------------------------------------------------------------
                         required time                        167.422    
                         arrival time                         -16.482    
  -------------------------------------------------------------------
                         slack                                150.940    

Slack (MET) :             151.177ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        8.329ns  (logic 0.828ns (9.941%)  route 7.501ns (90.059%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.894ns = ( 166.894 - 160.000 ) 
    Source Clock Delay      (SCD):    7.964ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844     3.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385     6.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.142 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.822     7.964    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X1Y29          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.456     8.420 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/Q
                         net (fo=5, routed)           1.014     9.433    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[1]
    SLICE_X1Y29          LUT3 (Prop_lut3_I1_O)        0.124     9.557 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3/O
                         net (fo=39, routed)          1.639    11.197    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I3_O)        0.124    11.321 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=41, routed)          4.849    16.169    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124    16.293 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[33]_i_1/O
                         net (fo=1, routed)           0.000    16.293    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_d[33]
    SLICE_X58Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.537   166.894    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X58Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[33]/C
                         clock pessimism              0.799   167.693    
                         clock uncertainty           -0.302   167.391    
    SLICE_X58Y22         FDCE (Setup_fdce_C_D)        0.079   167.470    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[33]
  -------------------------------------------------------------------
                         required time                        167.470    
                         arrival time                         -16.293    
  -------------------------------------------------------------------
                         slack                                151.177    

Slack (MET) :             151.189ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 0.828ns (9.958%)  route 7.487ns (90.042%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.894ns = ( 166.894 - 160.000 ) 
    Source Clock Delay      (SCD):    7.964ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844     3.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385     6.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.142 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.822     7.964    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X1Y29          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.456     8.420 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/Q
                         net (fo=5, routed)           1.014     9.433    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[1]
    SLICE_X1Y29          LUT3 (Prop_lut3_I1_O)        0.124     9.557 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3/O
                         net (fo=39, routed)          1.639    11.197    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I3_O)        0.124    11.321 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=41, routed)          4.835    16.155    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124    16.279 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[10]_i_1/O
                         net (fo=1, routed)           0.000    16.279    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_d[10]
    SLICE_X58Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.537   166.894    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X58Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[10]/C
                         clock pessimism              0.799   167.693    
                         clock uncertainty           -0.302   167.391    
    SLICE_X58Y22         FDCE (Setup_fdce_C_D)        0.077   167.468    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[10]
  -------------------------------------------------------------------
                         required time                        167.468    
                         arrival time                         -16.279    
  -------------------------------------------------------------------
                         slack                                151.189    

Slack (MET) :             151.194ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        8.312ns  (logic 0.828ns (9.961%)  route 7.484ns (90.039%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.894ns = ( 166.894 - 160.000 ) 
    Source Clock Delay      (SCD):    7.964ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844     3.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385     6.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.142 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.822     7.964    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X1Y29          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.456     8.420 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/Q
                         net (fo=5, routed)           1.014     9.433    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[1]
    SLICE_X1Y29          LUT3 (Prop_lut3_I1_O)        0.124     9.557 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3/O
                         net (fo=39, routed)          1.639    11.197    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I3_O)        0.124    11.321 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=41, routed)          4.832    16.152    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124    16.276 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[18]_i_1/O
                         net (fo=1, routed)           0.000    16.276    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_d[18]
    SLICE_X58Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.537   166.894    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X58Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[18]/C
                         clock pessimism              0.799   167.693    
                         clock uncertainty           -0.302   167.391    
    SLICE_X58Y22         FDCE (Setup_fdce_C_D)        0.079   167.470    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[18]
  -------------------------------------------------------------------
                         required time                        167.470    
                         arrival time                         -16.276    
  -------------------------------------------------------------------
                         slack                                151.194    

Slack (MET) :             151.483ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 0.828ns (10.317%)  route 7.197ns (89.683%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.894ns = ( 166.894 - 160.000 ) 
    Source Clock Delay      (SCD):    7.964ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844     3.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385     6.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.142 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.822     7.964    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X1Y29          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.456     8.420 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/Q
                         net (fo=5, routed)           1.014     9.433    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[1]
    SLICE_X1Y29          LUT3 (Prop_lut3_I1_O)        0.124     9.557 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3/O
                         net (fo=39, routed)          1.639    11.197    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I3_O)        0.124    11.321 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=41, routed)          4.545    15.865    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124    15.989 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[11]_i_1/O
                         net (fo=1, routed)           0.000    15.989    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_d[11]
    SLICE_X58Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.537   166.894    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X58Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[11]/C
                         clock pessimism              0.799   167.693    
                         clock uncertainty           -0.302   167.391    
    SLICE_X58Y22         FDCE (Setup_fdce_C_D)        0.081   167.472    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[11]
  -------------------------------------------------------------------
                         required time                        167.472    
                         arrival time                         -15.989    
  -------------------------------------------------------------------
                         slack                                151.483    

Slack (MET) :             151.580ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        7.642ns  (logic 0.704ns (9.212%)  route 6.938ns (90.788%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.894ns = ( 166.894 - 160.000 ) 
    Source Clock Delay      (SCD):    7.964ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844     3.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385     6.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.142 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.822     7.964    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X1Y29          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.456     8.420 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/Q
                         net (fo=5, routed)           1.014     9.433    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[1]
    SLICE_X1Y29          LUT3 (Prop_lut3_I1_O)        0.124     9.557 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3/O
                         net (fo=39, routed)          1.807    11.365    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.124    11.489 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          4.118    15.606    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap_n_5
    SLICE_X59Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.537   166.894    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X59Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[31]/C
                         clock pessimism              0.799   167.693    
                         clock uncertainty           -0.302   167.391    
    SLICE_X59Y22         FDCE (Setup_fdce_C_CE)      -0.205   167.186    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[31]
  -------------------------------------------------------------------
                         required time                        167.186    
                         arrival time                         -15.606    
  -------------------------------------------------------------------
                         slack                                151.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.151%)  route 0.255ns (57.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640     0.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898     2.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.064 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.547     2.610    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X48Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDCE (Prop_fdce_C_Q)         0.141     2.751 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/Q
                         net (fo=1, routed)           0.255     3.007    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][15]
    SLICE_X50Y23         LUT4 (Prop_lut4_I0_O)        0.045     3.052 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[15]_i_1/O
                         net (fo=1, routed)           0.000     3.052    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc_n_197
    SLICE_X50Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.808     3.376    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X50Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[15]/C
                         clock pessimism             -0.509     2.867    
    SLICE_X50Y23         FDCE (Hold_fdce_C_D)         0.121     2.988    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.742%)  route 0.271ns (59.258%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640     0.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898     2.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.064 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.547     2.610    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X49Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDCE (Prop_fdce_C_Q)         0.141     2.751 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[13]/Q
                         net (fo=2, routed)           0.271     3.022    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[31][13]
    SLICE_X50Y23         LUT4 (Prop_lut4_I3_O)        0.045     3.067 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[11]_i_1/O
                         net (fo=1, routed)           0.000     3.067    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc_n_201
    SLICE_X50Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.808     3.376    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X50Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[11]/C
                         clock pessimism             -0.509     2.867    
    SLICE_X50Y23         FDCE (Hold_fdce_C_D)         0.121     2.988    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.067    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.636%)  route 0.261ns (58.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640     0.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898     2.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.064 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.543     2.606    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X53Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDCE (Prop_fdce_C_Q)         0.141     2.747 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[5]/Q
                         net (fo=2, routed)           0.261     3.008    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[40][5]
    SLICE_X49Y23         LUT4 (Prop_lut4_I3_O)        0.045     3.053 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[39]_i_1/O
                         net (fo=1, routed)           0.000     3.053    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_d[39]
    SLICE_X49Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.812     3.380    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X49Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[39]/C
                         clock pessimism             -0.509     2.871    
    SLICE_X49Y23         FDCE (Hold_fdce_C_D)         0.092     2.963    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.752%)  route 0.282ns (60.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640     0.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898     2.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.064 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.547     2.610    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X49Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDCE (Prop_fdce_C_Q)         0.141     2.751 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[15]/Q
                         net (fo=2, routed)           0.282     3.033    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[31][15]
    SLICE_X50Y23         LUT4 (Prop_lut4_I3_O)        0.045     3.078 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[13]_i_1/O
                         net (fo=1, routed)           0.000     3.078    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc_n_199
    SLICE_X50Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.808     3.376    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X50Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[13]/C
                         clock pessimism             -0.509     2.867    
    SLICE_X50Y23         FDCE (Hold_fdce_C_D)         0.121     2.988    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.999%)  route 0.245ns (54.001%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640     0.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898     2.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.064 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.546     2.609    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X50Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDCE (Prop_fdce_C_Q)         0.164     2.773 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[14]/Q
                         net (fo=2, routed)           0.245     3.019    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/Q[14]
    SLICE_X49Y23         LUT4 (Prop_lut4_I0_O)        0.045     3.064 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[13]_i_1/O
                         net (fo=1, routed)           0.000     3.064    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_d[13]
    SLICE_X49Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.812     3.380    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X49Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[13]/C
                         clock pessimism             -0.509     2.871    
    SLICE_X49Y23         FDCE (Hold_fdce_C_D)         0.091     2.962    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.064    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.622%)  route 0.336ns (64.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640     0.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898     2.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.064 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.547     2.610    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X49Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDCE (Prop_fdce_C_Q)         0.141     2.751 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[15]/Q
                         net (fo=2, routed)           0.336     3.088    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/Q[15]
    SLICE_X50Y22         LUT4 (Prop_lut4_I0_O)        0.045     3.133 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[14]_i_1/O
                         net (fo=1, routed)           0.000     3.133    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_d[14]
    SLICE_X50Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.810     3.378    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X50Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[14]/C
                         clock pessimism             -0.509     2.869    
    SLICE_X50Y22         FDCE (Hold_fdce_C_D)         0.120     2.989    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.989    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.209ns (41.341%)  route 0.297ns (58.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640     0.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898     2.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.064 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.544     2.607    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X50Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDCE (Prop_fdce_C_Q)         0.164     2.771 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[13]/Q
                         net (fo=2, routed)           0.297     3.068    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[33][13]
    SLICE_X49Y23         LUT4 (Prop_lut4_I3_O)        0.045     3.113 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[15]_i_1/O
                         net (fo=1, routed)           0.000     3.113    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_d[15]
    SLICE_X49Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.812     3.380    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X49Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[15]/C
                         clock pessimism             -0.509     2.871    
    SLICE_X49Y23         FDCE (Hold_fdce_C_D)         0.092     2.963    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.871%)  route 0.335ns (67.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640     0.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898     2.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.064 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.544     2.607    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X50Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDCE (Prop_fdce_C_Q)         0.164     2.771 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[13]/Q
                         net (fo=2, routed)           0.335     3.106    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]_0[13]
    SLICE_X48Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.811     3.379    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X48Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                         clock pessimism             -0.509     2.870    
    SLICE_X48Y24         FDCE (Hold_fdce_C_D)         0.070     2.940    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.655%)  route 0.336ns (64.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640     0.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898     2.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.064 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.547     2.610    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X49Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDCE (Prop_fdce_C_Q)         0.141     2.751 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[39]/Q
                         net (fo=2, routed)           0.336     3.087    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/Q[39]
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.045     3.132 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[38]_i_1/O
                         net (fo=1, routed)           0.000     3.132    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_d[38]
    SLICE_X51Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.807     3.375    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X51Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[38]/C
                         clock pessimism             -0.509     2.866    
    SLICE_X51Y24         FDCE (Hold_fdce_C_D)         0.092     2.958    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.958    
                         arrival time                           3.132    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.141ns (25.533%)  route 0.411ns (74.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640     0.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898     2.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.064 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.543     2.606    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X52Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDCE (Prop_fdce_C_Q)         0.141     2.747 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[27]/Q
                         net (fo=2, routed)           0.411     3.159    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]_0[27]
    SLICE_X48Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.811     3.379    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X48Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                         clock pessimism             -0.509     2.870    
    SLICE_X48Y24         FDCE (Hold_fdce_C_D)         0.072     2.942    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.159    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         160.000     157.845    BUFGCTRL_X0Y0  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X24Y26   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X9Y26    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X24Y26   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X61Y22   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X61Y22   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X53Y24   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X60Y27   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X53Y24   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X53Y24   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X24Y26   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X24Y26   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X9Y26    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X9Y26    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X24Y26   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X24Y26   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X61Y22   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X61Y22   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X61Y22   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X61Y22   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X24Y26   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X24Y26   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X9Y26    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X9Y26    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X24Y26   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X24Y26   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X61Y22   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X61Y22   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X61Y22   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X61Y22   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_SoC_clk_wiz_0_0
  To Clock:  clk_25_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.496ns  (required time - arrival time)
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_fmt_q_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/fu_data_q_reg[0][operand_a][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        38.047ns  (logic 11.300ns (29.700%)  route 26.747ns (70.300%))
  Logic Levels:           51  (CARRY4=22 LUT1=1 LUT3=5 LUT4=3 LUT5=5 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 38.365 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.842    -0.874    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/aclk
    SLICE_X49Y143        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_fmt_q_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y143        FDCE (Prop_fdce_C_Q)         0.456    -0.418 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_fmt_q_reg[1][1]/Q
                         net (fo=124, routed)         1.174     0.756    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_fmt_q_reg_n_0_[1][1]
    SLICE_X54Y143        LUT3 (Prop_lut3_I2_O)        0.124     0.880 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_624/O
                         net (fo=1, routed)           0.884     1.764    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_624_n_0
    SLICE_X44Y143        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     2.356 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_506/CO[2]
                         net (fo=5, routed)           0.372     2.729    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_506_n_1
    SLICE_X44Y144        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787     3.516 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_365/O[1]
                         net (fo=2, routed)           0.590     4.106    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_365_n_6
    SLICE_X46Y144        LUT4 (Prop_lut4_I0_O)        0.303     4.409 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_504/O
                         net (fo=1, routed)           0.000     4.409    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_504_n_0
    SLICE_X46Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.942 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_356/CO[3]
                         net (fo=1, routed)           0.000     4.942    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_356_n_0
    SLICE_X46Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.059 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000     5.059    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_205_n_0
    SLICE_X46Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.176 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_90/CO[3]
                         net (fo=35, routed)          1.576     6.753    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/preshift_mant20_in
    SLICE_X54Y143        LUT3 (Prop_lut3_I0_O)        0.124     6.877 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_88/O
                         net (fo=13, routed)          0.651     7.527    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_88_n_0
    SLICE_X54Y144        LUT6 (Prop_lut6_I4_O)        0.124     7.651 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_340/O
                         net (fo=1, routed)           0.579     8.230    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_340_n_0
    SLICE_X55Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.354 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_183/O
                         net (fo=163, routed)         1.267     9.621    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_183_n_0
    SLICE_X35Y144        LUT4 (Prop_lut4_I1_O)        0.124     9.745 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_634/O
                         net (fo=1, routed)           0.636    10.381    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_634_n_0
    SLICE_X35Y145        LUT4 (Prop_lut4_I1_O)        0.124    10.505 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_561/O
                         net (fo=2, routed)           0.982    11.487    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_561_n_0
    SLICE_X33Y147        LUT6 (Prop_lut6_I5_O)        0.124    11.611 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_425/O
                         net (fo=1, routed)           0.416    12.028    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_425_n_0
    SLICE_X32Y148        LUT6 (Prop_lut6_I0_O)        0.124    12.152 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_267/O
                         net (fo=2, routed)           1.049    13.200    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_267_n_0
    SLICE_X30Y149        LUT3 (Prop_lut3_I0_O)        0.146    13.346 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_131/O
                         net (fo=2, routed)           0.876    14.223    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_131_n_0
    SLICE_X30Y149        LUT5 (Prop_lut5_I1_O)        0.328    14.551 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_35/O
                         net (fo=1, routed)           0.840    15.391    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_35_n_0
    SLICE_X29Y146        LUT6 (Prop_lut6_I4_O)        0.124    15.515 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_11/O
                         net (fo=4, routed)           1.471    16.986    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_11_n_0
    SLICE_X42Y133        LUT6 (Prop_lut6_I4_O)        0.124    17.110 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][3]_i_110/O
                         net (fo=1, routed)           0.488    17.598    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][3]_i_110_n_0
    SLICE_X50Y133        LUT6 (Prop_lut6_I1_O)        0.124    17.722 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][3]_i_62/O
                         net (fo=1, routed)           0.000    17.722    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][3]_i_62_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.235 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.235    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][3]_i_31_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.352 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.352    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][7]_i_30_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.469 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.469    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][8]_i_29_n_0
    SLICE_X50Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.586 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][19]_i_94/CO[3]
                         net (fo=1, routed)           0.000    18.586    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][19]_i_94_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.825 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][19]_i_56/O[2]
                         net (fo=4, routed)           0.687    19.512    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/rounded_abs[18]
    SLICE_X53Y138        LUT1 (Prop_lut1_I0_O)        0.301    19.813 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][20]_i_61/O
                         net (fo=1, routed)           0.000    19.813    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][20]_i_61_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.363 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][20]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.363    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][20]_i_40_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.477 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.477    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][24]_i_25_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.591 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.591    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][31]_i_71_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.705 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.705    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][31]_i_37_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.819 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][36]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.819    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][36]_i_39_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.933 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][44]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.933    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][44]_i_43_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.047 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][44]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.047    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][44]_i_22_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.161 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][49]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.161    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][49]_i_42_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.275 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][49]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.275    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][49]_i_22_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.389 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][56]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.389    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][56]_i_37_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.503 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][60]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.503    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][60]_i_37_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.837 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][63]_i_45/O[1]
                         net (fo=1, routed)           0.842    22.679    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/rounded_int_res0[62]
    SLICE_X54Y148        LUT3 (Prop_lut3_I0_O)        0.303    22.982 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][62]_i_18/O
                         net (fo=3, routed)           0.811    23.793    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][62]_i_18_n_0
    SLICE_X54Y143        LUT5 (Prop_lut5_I1_O)        0.124    23.917 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][4]_i_30/O
                         net (fo=1, routed)           0.000    23.917    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][4]_i_30_n_0
    SLICE_X54Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    24.131 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][4]_i_22/O
                         net (fo=1, routed)           1.161    25.292    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][4]_i_22_n_0
    SLICE_X51Y142        LUT5 (Prop_lut5_I0_O)        0.325    25.617 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][4]_i_17/O
                         net (fo=3, routed)           0.465    26.082    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][4]_i_17_n_0
    SLICE_X51Y142        LUT6 (Prop_lut6_I0_O)        0.326    26.408 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_37/O
                         net (fo=26, routed)          1.079    27.487    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_37_n_0
    SLICE_X55Y141        LUT5 (Prop_lut5_I2_O)        0.150    27.637 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][63]_i_14/O
                         net (fo=5, routed)           1.141    28.779    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][63]_i_14_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I2_O)        0.326    29.105 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][31]_i_18/O
                         net (fo=1, routed)           0.422    29.527    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_3_2
    SLICE_X42Y130        LUT6 (Prop_lut6_I4_O)        0.124    29.651 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_8/O
                         net (fo=16, routed)          0.522    30.172    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_8_n_0
    SLICE_X40Y133        LUT5 (Prop_lut5_I4_O)        0.124    30.296 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][27]_i_4/O
                         net (fo=1, routed)           0.723    31.019    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][27]_i_4_n_0
    SLICE_X48Y133        LUT6 (Prop_lut6_I0_O)        0.124    31.143 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][27]_i_2/O
                         net (fo=16, routed)          2.483    33.626    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][27]_0
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.150    33.776 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/fu_data_q[0][imm][27]_i_8/O
                         net (fo=3, routed)           0.498    34.274    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/fu_data_q_reg[0][imm][27]
    SLICE_X34Y75         LUT6 (Prop_lut6_I5_O)        0.328    34.602 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/fu_data_q[0][operand_a][27]_i_6/O
                         net (fo=1, routed)           0.000    34.602    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/fu_data_q[0][operand_a][27]_i_6_n_0
    SLICE_X34Y75         MUXF7 (Prop_muxf7_I1_O)      0.214    34.816 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/fu_data_q_reg[0][operand_a][27]_i_3/O
                         net (fo=1, routed)           1.018    35.834    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/id_stage_i/fwd_res[22]
    SLICE_X51Y82         LUT6 (Prop_lut6_I2_O)        0.297    36.131 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/id_stage_i/i_issue_read_operands/fu_data_n_inferred__0/fu_data_q[0][operand_a][27]_i_1/O
                         net (fo=2, routed)           1.042    37.173    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/fu_data_q_reg[0][operand_a][63]_1[27]
    SLICE_X57Y88         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/fu_data_q_reg[0][operand_a][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.534    38.365    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/aclk
    SLICE_X57Y88         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/fu_data_q_reg[0][operand_a][27]/C
                         clock pessimism              0.466    38.831    
                         clock uncertainty           -0.090    38.741    
    SLICE_X57Y88         FDCE (Setup_fdce_C_D)       -0.072    38.669    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/fu_data_q_reg[0][operand_a][27]
  -------------------------------------------------------------------
                         required time                         38.669    
                         arrival time                         -37.173    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        38.234ns  (logic 8.972ns (23.466%)  route 29.262ns (76.534%))
  Logic Levels:           49  (LUT3=11 LUT4=11 LUT5=1 LUT6=26)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 38.412 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.837    -0.879    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/aclk
    SLICE_X7Y4           FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][0]/Q
                         net (fo=9, routed)           0.997     0.574    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_79_4
    SLICE_X6Y5           LUT3 (Prop_lut3_I0_O)        0.150     0.724 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_34/O
                         net (fo=2, routed)           0.845     1.570    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76_0
    SLICE_X6Y5           LUT4 (Prop_lut4_I3_O)        0.356     1.926 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_80__0/O
                         net (fo=3, routed)           0.655     2.581    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_80__0_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.348     2.929 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_32/O
                         net (fo=5, routed)           0.498     3.426    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio13_out
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124     3.550 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76/O
                         net (fo=4, routed)           0.604     4.154    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.150     4.304 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_74__0/O
                         net (fo=5, routed)           0.637     4.941    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_74__0_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I0_O)        0.332     5.273 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_110/O
                         net (fo=1, routed)           0.433     5.706    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio29_in
    SLICE_X1Y6           LUT6 (Prop_lut6_I2_O)        0.124     5.830 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_70/O
                         net (fo=1, routed)           0.298     6.128    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_70_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I1_O)        0.124     6.252 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_29/O
                         net (fo=6, routed)           0.463     6.715    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio115_out
    SLICE_X2Y7           LUT3 (Prop_lut3_I1_O)        0.124     6.839 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_64/O
                         net (fo=4, routed)           0.613     7.452    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_64_n_0
    SLICE_X5Y8           LUT4 (Prop_lut4_I3_O)        0.150     7.602 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_62__0/O
                         net (fo=5, routed)           0.687     8.289    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_62__0_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.332     8.621 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_95/O
                         net (fo=1, routed)           0.162     8.782    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio221_in
    SLICE_X4Y7           LUT6 (Prop_lut6_I2_O)        0.124     8.906 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_52/O
                         net (fo=1, routed)           0.343     9.250    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_52_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I1_O)        0.124     9.374 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_22/O
                         net (fo=6, routed)           0.811    10.185    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio127_out
    SLICE_X5Y11          LUT3 (Prop_lut3_I1_O)        0.124    10.309 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_40/O
                         net (fo=4, routed)           0.675    10.983    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_40_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I3_O)        0.150    11.133 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_38__0/O
                         net (fo=5, routed)           0.669    11.803    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_38__0_n_0
    SLICE_X7Y10          LUT4 (Prop_lut4_I3_O)        0.374    12.177 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_50__0/O
                         net (fo=3, routed)           0.766    12.943    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_50__0_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.326    13.269 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_21/O
                         net (fo=7, routed)           0.611    13.879    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio139_out
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.124    14.003 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_68/O
                         net (fo=4, routed)           0.719    14.722    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_68_n_0
    SLICE_X1Y9           LUT4 (Prop_lut4_I3_O)        0.150    14.872 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_66__0/O
                         net (fo=5, routed)           0.596    15.468    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_66__0_n_0
    SLICE_X1Y8           LUT4 (Prop_lut4_I3_O)        0.320    15.788 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_46__0/O
                         net (fo=3, routed)           0.668    16.455    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_46__0_n_0
    SLICE_X0Y8           LUT6 (Prop_lut6_I5_O)        0.326    16.781 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_20/O
                         net (fo=5, routed)           0.523    17.305    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio151_out
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.124    17.429 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_42/O
                         net (fo=4, routed)           0.692    18.121    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_42_n_0
    SLICE_X3Y5           LUT4 (Prop_lut4_I3_O)        0.118    18.239 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_60__0/O
                         net (fo=5, routed)           0.882    19.121    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_60__0_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.326    19.447 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_99/O
                         net (fo=1, routed)           0.531    19.978    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio257_in
    SLICE_X4Y5           LUT6 (Prop_lut6_I2_O)        0.124    20.102 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_56/O
                         net (fo=1, routed)           0.775    20.877    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_56_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I1_O)        0.124    21.001 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_23/O
                         net (fo=5, routed)           0.599    21.600    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio163_out
    SLICE_X9Y1           LUT3 (Prop_lut3_I1_O)        0.124    21.724 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26/O
                         net (fo=4, routed)           0.570    22.294    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26_n_0
    SLICE_X11Y0          LUT4 (Prop_lut4_I3_O)        0.118    22.412 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24__0/O
                         net (fo=5, routed)           0.452    22.865    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24__0_n_0
    SLICE_X11Y0          LUT6 (Prop_lut6_I0_O)        0.326    23.191 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_38/O
                         net (fo=1, routed)           0.591    23.782    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio269_in
    SLICE_X12Y0          LUT6 (Prop_lut6_I2_O)        0.124    23.906 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_18/O
                         net (fo=1, routed)           0.310    24.216    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_18_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I1_O)        0.124    24.340 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_7/O
                         net (fo=6, routed)           0.846    25.186    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio175_out
    SLICE_X14Y1          LUT3 (Prop_lut3_I1_O)        0.124    25.310 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22/O
                         net (fo=4, routed)           0.431    25.741    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22_n_0
    SLICE_X17Y1          LUT4 (Prop_lut4_I3_O)        0.124    25.865 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_36__0/O
                         net (fo=5, routed)           0.786    26.652    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_36__0_n_0
    SLICE_X19Y0          LUT6 (Prop_lut6_I0_O)        0.124    26.776 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_50/O
                         net (fo=1, routed)           0.461    27.237    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio281_in
    SLICE_X20Y0          LUT6 (Prop_lut6_I2_O)        0.124    27.361 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32/O
                         net (fo=1, routed)           0.450    27.811    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32_n_0
    SLICE_X22Y2          LUT6 (Prop_lut6_I1_O)        0.124    27.935 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_15/O
                         net (fo=5, routed)           0.681    28.616    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio187_out
    SLICE_X23Y2          LUT3 (Prop_lut3_I1_O)        0.124    28.740 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30/O
                         net (fo=4, routed)           0.571    29.311    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30_n_0
    SLICE_X21Y3          LUT4 (Prop_lut4_I3_O)        0.118    29.429 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28__0/O
                         net (fo=5, routed)           0.813    30.242    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28__0_n_0
    SLICE_X22Y0          LUT6 (Prop_lut6_I0_O)        0.326    30.568 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_15/O
                         net (fo=1, routed)           0.161    30.729    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio293_in
    SLICE_X22Y0          LUT6 (Prop_lut6_I2_O)        0.124    30.853 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_8/O
                         net (fo=1, routed)           0.768    31.621    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_8_n_0
    SLICE_X17Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.745 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_3/O
                         net (fo=6, routed)           0.599    32.345    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio199_out
    SLICE_X17Y1          LUT3 (Prop_lut3_I1_O)        0.124    32.469 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6/O
                         net (fo=4, routed)           0.884    33.353    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6_n_0
    SLICE_X14Y1          LUT6 (Prop_lut6_I4_O)        0.124    33.477 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_15/O
                         net (fo=3, routed)           0.512    33.989    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_15_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I5_O)        0.124    34.113 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_16/O
                         net (fo=1, routed)           0.407    34.520    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio2105_in
    SLICE_X13Y1          LUT6 (Prop_lut6_I2_O)        0.124    34.644 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10/O
                         net (fo=1, routed)           0.290    34.934    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10_n_0
    SLICE_X13Y0          LUT6 (Prop_lut6_I1_O)        0.124    35.058 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_5/O
                         net (fo=5, routed)           0.475    35.534    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio1111_out
    SLICE_X13Y0          LUT3 (Prop_lut3_I1_O)        0.124    35.658 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_16/O
                         net (fo=1, routed)           0.565    36.223    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_16_n_0
    SLICE_X12Y2          LUT5 (Prop_lut5_I4_O)        0.124    36.347 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_4/O
                         net (fo=6, routed)           0.884    37.231    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.irq_next1__1
    SLICE_X12Y3          LUT6 (Prop_lut6_I5_O)        0.124    37.355 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_1/O
                         net (fo=1, routed)           0.000    37.355    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/D[2]
    SLICE_X12Y3          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.580    38.412    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/aclk
    SLICE_X12Y3          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[2]/C
                         clock pessimism              0.567    38.979    
                         clock uncertainty           -0.090    38.889    
    SLICE_X12Y3          FDCE (Setup_fdce_C_D)        0.079    38.968    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[2]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                         -37.355    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        38.184ns  (logic 8.972ns (23.497%)  route 29.212ns (76.503%))
  Logic Levels:           49  (LUT2=1 LUT3=11 LUT4=11 LUT5=1 LUT6=25)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 38.413 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.837    -0.879    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/aclk
    SLICE_X7Y4           FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][0]/Q
                         net (fo=9, routed)           0.997     0.574    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_79_4
    SLICE_X6Y5           LUT3 (Prop_lut3_I0_O)        0.150     0.724 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_34/O
                         net (fo=2, routed)           0.845     1.570    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76_0
    SLICE_X6Y5           LUT4 (Prop_lut4_I3_O)        0.356     1.926 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_80__0/O
                         net (fo=3, routed)           0.655     2.581    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_80__0_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.348     2.929 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_32/O
                         net (fo=5, routed)           0.498     3.426    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio13_out
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124     3.550 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76/O
                         net (fo=4, routed)           0.604     4.154    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.150     4.304 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_74__0/O
                         net (fo=5, routed)           0.637     4.941    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_74__0_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I0_O)        0.332     5.273 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_110/O
                         net (fo=1, routed)           0.433     5.706    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio29_in
    SLICE_X1Y6           LUT6 (Prop_lut6_I2_O)        0.124     5.830 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_70/O
                         net (fo=1, routed)           0.298     6.128    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_70_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I1_O)        0.124     6.252 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_29/O
                         net (fo=6, routed)           0.463     6.715    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio115_out
    SLICE_X2Y7           LUT3 (Prop_lut3_I1_O)        0.124     6.839 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_64/O
                         net (fo=4, routed)           0.613     7.452    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_64_n_0
    SLICE_X5Y8           LUT4 (Prop_lut4_I3_O)        0.150     7.602 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_62__0/O
                         net (fo=5, routed)           0.687     8.289    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_62__0_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.332     8.621 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_95/O
                         net (fo=1, routed)           0.162     8.782    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio221_in
    SLICE_X4Y7           LUT6 (Prop_lut6_I2_O)        0.124     8.906 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_52/O
                         net (fo=1, routed)           0.343     9.250    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_52_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I1_O)        0.124     9.374 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_22/O
                         net (fo=6, routed)           0.811    10.185    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio127_out
    SLICE_X5Y11          LUT3 (Prop_lut3_I1_O)        0.124    10.309 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_40/O
                         net (fo=4, routed)           0.675    10.983    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_40_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I3_O)        0.150    11.133 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_38__0/O
                         net (fo=5, routed)           0.669    11.803    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_38__0_n_0
    SLICE_X7Y10          LUT4 (Prop_lut4_I3_O)        0.374    12.177 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_50__0/O
                         net (fo=3, routed)           0.766    12.943    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_50__0_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.326    13.269 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_21/O
                         net (fo=7, routed)           0.611    13.879    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio139_out
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.124    14.003 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_68/O
                         net (fo=4, routed)           0.719    14.722    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_68_n_0
    SLICE_X1Y9           LUT4 (Prop_lut4_I3_O)        0.150    14.872 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_66__0/O
                         net (fo=5, routed)           0.596    15.468    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_66__0_n_0
    SLICE_X1Y8           LUT4 (Prop_lut4_I3_O)        0.320    15.788 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_46__0/O
                         net (fo=3, routed)           0.668    16.455    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_46__0_n_0
    SLICE_X0Y8           LUT6 (Prop_lut6_I5_O)        0.326    16.781 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_20/O
                         net (fo=5, routed)           0.523    17.305    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio151_out
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.124    17.429 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_42/O
                         net (fo=4, routed)           0.692    18.121    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_42_n_0
    SLICE_X3Y5           LUT4 (Prop_lut4_I3_O)        0.118    18.239 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_60__0/O
                         net (fo=5, routed)           0.882    19.121    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_60__0_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.326    19.447 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_99/O
                         net (fo=1, routed)           0.531    19.978    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio257_in
    SLICE_X4Y5           LUT6 (Prop_lut6_I2_O)        0.124    20.102 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_56/O
                         net (fo=1, routed)           0.775    20.877    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_56_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I1_O)        0.124    21.001 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_23/O
                         net (fo=5, routed)           0.599    21.600    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio163_out
    SLICE_X9Y1           LUT3 (Prop_lut3_I1_O)        0.124    21.724 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26/O
                         net (fo=4, routed)           0.570    22.294    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26_n_0
    SLICE_X11Y0          LUT4 (Prop_lut4_I3_O)        0.118    22.412 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24__0/O
                         net (fo=5, routed)           0.452    22.865    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24__0_n_0
    SLICE_X11Y0          LUT6 (Prop_lut6_I0_O)        0.326    23.191 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_38/O
                         net (fo=1, routed)           0.591    23.782    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio269_in
    SLICE_X12Y0          LUT6 (Prop_lut6_I2_O)        0.124    23.906 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_18/O
                         net (fo=1, routed)           0.310    24.216    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_18_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I1_O)        0.124    24.340 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_7/O
                         net (fo=6, routed)           0.846    25.186    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio175_out
    SLICE_X14Y1          LUT3 (Prop_lut3_I1_O)        0.124    25.310 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22/O
                         net (fo=4, routed)           0.431    25.741    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22_n_0
    SLICE_X17Y1          LUT4 (Prop_lut4_I3_O)        0.124    25.865 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_36__0/O
                         net (fo=5, routed)           0.786    26.652    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_36__0_n_0
    SLICE_X19Y0          LUT6 (Prop_lut6_I0_O)        0.124    26.776 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_50/O
                         net (fo=1, routed)           0.461    27.237    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio281_in
    SLICE_X20Y0          LUT6 (Prop_lut6_I2_O)        0.124    27.361 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32/O
                         net (fo=1, routed)           0.450    27.811    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32_n_0
    SLICE_X22Y2          LUT6 (Prop_lut6_I1_O)        0.124    27.935 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_15/O
                         net (fo=5, routed)           0.681    28.616    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio187_out
    SLICE_X23Y2          LUT3 (Prop_lut3_I1_O)        0.124    28.740 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30/O
                         net (fo=4, routed)           0.571    29.311    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30_n_0
    SLICE_X21Y3          LUT4 (Prop_lut4_I3_O)        0.118    29.429 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28__0/O
                         net (fo=5, routed)           0.813    30.242    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28__0_n_0
    SLICE_X22Y0          LUT6 (Prop_lut6_I0_O)        0.326    30.568 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_15/O
                         net (fo=1, routed)           0.161    30.729    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio293_in
    SLICE_X22Y0          LUT6 (Prop_lut6_I2_O)        0.124    30.853 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_8/O
                         net (fo=1, routed)           0.768    31.621    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_8_n_0
    SLICE_X17Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.745 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_3/O
                         net (fo=6, routed)           0.599    32.345    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio199_out
    SLICE_X17Y1          LUT3 (Prop_lut3_I1_O)        0.124    32.469 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6/O
                         net (fo=4, routed)           0.884    33.353    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6_n_0
    SLICE_X14Y1          LUT6 (Prop_lut6_I4_O)        0.124    33.477 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_15/O
                         net (fo=3, routed)           0.512    33.989    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_15_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I5_O)        0.124    34.113 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_16/O
                         net (fo=1, routed)           0.407    34.520    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio2105_in
    SLICE_X13Y1          LUT6 (Prop_lut6_I2_O)        0.124    34.644 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10/O
                         net (fo=1, routed)           0.290    34.934    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10_n_0
    SLICE_X13Y0          LUT6 (Prop_lut6_I1_O)        0.124    35.058 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_5/O
                         net (fo=5, routed)           0.475    35.534    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio1111_out
    SLICE_X13Y0          LUT3 (Prop_lut3_I1_O)        0.124    35.658 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_16/O
                         net (fo=1, routed)           0.565    36.223    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_16_n_0
    SLICE_X12Y2          LUT5 (Prop_lut5_I4_O)        0.124    36.347 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_4/O
                         net (fo=6, routed)           0.834    37.181    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.irq_next1__1
    SLICE_X11Y5          LUT2 (Prop_lut2_I1_O)        0.124    37.305 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[0]_i_1/O
                         net (fo=1, routed)           0.000    37.305    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/D[0]
    SLICE_X11Y5          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.581    38.413    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/aclk
    SLICE_X11Y5          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[0]/C
                         clock pessimism              0.567    38.980    
                         clock uncertainty           -0.090    38.890    
    SLICE_X11Y5          FDCE (Setup_fdce_C_D)        0.031    38.921    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[0]
  -------------------------------------------------------------------
                         required time                         38.921    
                         arrival time                         -37.305    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        38.213ns  (logic 9.001ns (23.555%)  route 29.212ns (76.445%))
  Logic Levels:           49  (LUT3=11 LUT4=12 LUT5=1 LUT6=25)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 38.413 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.837    -0.879    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/aclk
    SLICE_X7Y4           FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][0]/Q
                         net (fo=9, routed)           0.997     0.574    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_79_4
    SLICE_X6Y5           LUT3 (Prop_lut3_I0_O)        0.150     0.724 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_34/O
                         net (fo=2, routed)           0.845     1.570    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76_0
    SLICE_X6Y5           LUT4 (Prop_lut4_I3_O)        0.356     1.926 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_80__0/O
                         net (fo=3, routed)           0.655     2.581    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_80__0_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.348     2.929 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_32/O
                         net (fo=5, routed)           0.498     3.426    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio13_out
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124     3.550 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76/O
                         net (fo=4, routed)           0.604     4.154    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.150     4.304 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_74__0/O
                         net (fo=5, routed)           0.637     4.941    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_74__0_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I0_O)        0.332     5.273 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_110/O
                         net (fo=1, routed)           0.433     5.706    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio29_in
    SLICE_X1Y6           LUT6 (Prop_lut6_I2_O)        0.124     5.830 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_70/O
                         net (fo=1, routed)           0.298     6.128    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_70_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I1_O)        0.124     6.252 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_29/O
                         net (fo=6, routed)           0.463     6.715    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio115_out
    SLICE_X2Y7           LUT3 (Prop_lut3_I1_O)        0.124     6.839 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_64/O
                         net (fo=4, routed)           0.613     7.452    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_64_n_0
    SLICE_X5Y8           LUT4 (Prop_lut4_I3_O)        0.150     7.602 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_62__0/O
                         net (fo=5, routed)           0.687     8.289    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_62__0_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.332     8.621 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_95/O
                         net (fo=1, routed)           0.162     8.782    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio221_in
    SLICE_X4Y7           LUT6 (Prop_lut6_I2_O)        0.124     8.906 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_52/O
                         net (fo=1, routed)           0.343     9.250    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_52_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I1_O)        0.124     9.374 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_22/O
                         net (fo=6, routed)           0.811    10.185    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio127_out
    SLICE_X5Y11          LUT3 (Prop_lut3_I1_O)        0.124    10.309 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_40/O
                         net (fo=4, routed)           0.675    10.983    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_40_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I3_O)        0.150    11.133 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_38__0/O
                         net (fo=5, routed)           0.669    11.803    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_38__0_n_0
    SLICE_X7Y10          LUT4 (Prop_lut4_I3_O)        0.374    12.177 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_50__0/O
                         net (fo=3, routed)           0.766    12.943    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_50__0_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.326    13.269 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_21/O
                         net (fo=7, routed)           0.611    13.879    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio139_out
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.124    14.003 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_68/O
                         net (fo=4, routed)           0.719    14.722    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_68_n_0
    SLICE_X1Y9           LUT4 (Prop_lut4_I3_O)        0.150    14.872 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_66__0/O
                         net (fo=5, routed)           0.596    15.468    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_66__0_n_0
    SLICE_X1Y8           LUT4 (Prop_lut4_I3_O)        0.320    15.788 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_46__0/O
                         net (fo=3, routed)           0.668    16.455    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_46__0_n_0
    SLICE_X0Y8           LUT6 (Prop_lut6_I5_O)        0.326    16.781 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_20/O
                         net (fo=5, routed)           0.523    17.305    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio151_out
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.124    17.429 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_42/O
                         net (fo=4, routed)           0.692    18.121    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_42_n_0
    SLICE_X3Y5           LUT4 (Prop_lut4_I3_O)        0.118    18.239 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_60__0/O
                         net (fo=5, routed)           0.882    19.121    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_60__0_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.326    19.447 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_99/O
                         net (fo=1, routed)           0.531    19.978    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio257_in
    SLICE_X4Y5           LUT6 (Prop_lut6_I2_O)        0.124    20.102 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_56/O
                         net (fo=1, routed)           0.775    20.877    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_56_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I1_O)        0.124    21.001 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_23/O
                         net (fo=5, routed)           0.599    21.600    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio163_out
    SLICE_X9Y1           LUT3 (Prop_lut3_I1_O)        0.124    21.724 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26/O
                         net (fo=4, routed)           0.570    22.294    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26_n_0
    SLICE_X11Y0          LUT4 (Prop_lut4_I3_O)        0.118    22.412 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24__0/O
                         net (fo=5, routed)           0.452    22.865    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24__0_n_0
    SLICE_X11Y0          LUT6 (Prop_lut6_I0_O)        0.326    23.191 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_38/O
                         net (fo=1, routed)           0.591    23.782    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio269_in
    SLICE_X12Y0          LUT6 (Prop_lut6_I2_O)        0.124    23.906 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_18/O
                         net (fo=1, routed)           0.310    24.216    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_18_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I1_O)        0.124    24.340 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_7/O
                         net (fo=6, routed)           0.846    25.186    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio175_out
    SLICE_X14Y1          LUT3 (Prop_lut3_I1_O)        0.124    25.310 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22/O
                         net (fo=4, routed)           0.431    25.741    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22_n_0
    SLICE_X17Y1          LUT4 (Prop_lut4_I3_O)        0.124    25.865 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_36__0/O
                         net (fo=5, routed)           0.786    26.652    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_36__0_n_0
    SLICE_X19Y0          LUT6 (Prop_lut6_I0_O)        0.124    26.776 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_50/O
                         net (fo=1, routed)           0.461    27.237    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio281_in
    SLICE_X20Y0          LUT6 (Prop_lut6_I2_O)        0.124    27.361 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32/O
                         net (fo=1, routed)           0.450    27.811    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32_n_0
    SLICE_X22Y2          LUT6 (Prop_lut6_I1_O)        0.124    27.935 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_15/O
                         net (fo=5, routed)           0.681    28.616    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio187_out
    SLICE_X23Y2          LUT3 (Prop_lut3_I1_O)        0.124    28.740 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30/O
                         net (fo=4, routed)           0.571    29.311    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30_n_0
    SLICE_X21Y3          LUT4 (Prop_lut4_I3_O)        0.118    29.429 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28__0/O
                         net (fo=5, routed)           0.813    30.242    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28__0_n_0
    SLICE_X22Y0          LUT6 (Prop_lut6_I0_O)        0.326    30.568 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_15/O
                         net (fo=1, routed)           0.161    30.729    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio293_in
    SLICE_X22Y0          LUT6 (Prop_lut6_I2_O)        0.124    30.853 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_8/O
                         net (fo=1, routed)           0.768    31.621    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_8_n_0
    SLICE_X17Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.745 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_3/O
                         net (fo=6, routed)           0.599    32.345    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio199_out
    SLICE_X17Y1          LUT3 (Prop_lut3_I1_O)        0.124    32.469 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6/O
                         net (fo=4, routed)           0.884    33.353    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6_n_0
    SLICE_X14Y1          LUT6 (Prop_lut6_I4_O)        0.124    33.477 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_15/O
                         net (fo=3, routed)           0.512    33.989    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_15_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I5_O)        0.124    34.113 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_16/O
                         net (fo=1, routed)           0.407    34.520    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio2105_in
    SLICE_X13Y1          LUT6 (Prop_lut6_I2_O)        0.124    34.644 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10/O
                         net (fo=1, routed)           0.290    34.934    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10_n_0
    SLICE_X13Y0          LUT6 (Prop_lut6_I1_O)        0.124    35.058 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_5/O
                         net (fo=5, routed)           0.475    35.534    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio1111_out
    SLICE_X13Y0          LUT3 (Prop_lut3_I1_O)        0.124    35.658 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_16/O
                         net (fo=1, routed)           0.565    36.223    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_16_n_0
    SLICE_X12Y2          LUT5 (Prop_lut5_I4_O)        0.124    36.347 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_4/O
                         net (fo=6, routed)           0.834    37.181    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.irq_next1__1
    SLICE_X11Y5          LUT4 (Prop_lut4_I1_O)        0.153    37.334 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[3]_i_1/O
                         net (fo=1, routed)           0.000    37.334    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/D[3]
    SLICE_X11Y5          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.581    38.413    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/aclk
    SLICE_X11Y5          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[3]/C
                         clock pessimism              0.567    38.980    
                         clock uncertainty           -0.090    38.890    
    SLICE_X11Y5          FDCE (Setup_fdce_C_D)        0.075    38.965    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[3]
  -------------------------------------------------------------------
                         required time                         38.965    
                         arrival time                         -37.334    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_fmt_q_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/vaddr_to_be_flushed_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        37.783ns  (logic 11.300ns (29.908%)  route 26.483ns (70.092%))
  Logic Levels:           51  (CARRY4=22 LUT1=1 LUT3=5 LUT4=3 LUT5=5 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 38.365 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.842    -0.874    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/aclk
    SLICE_X49Y143        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_fmt_q_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y143        FDCE (Prop_fdce_C_Q)         0.456    -0.418 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_fmt_q_reg[1][1]/Q
                         net (fo=124, routed)         1.174     0.756    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_fmt_q_reg_n_0_[1][1]
    SLICE_X54Y143        LUT3 (Prop_lut3_I2_O)        0.124     0.880 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_624/O
                         net (fo=1, routed)           0.884     1.764    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_624_n_0
    SLICE_X44Y143        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     2.356 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_506/CO[2]
                         net (fo=5, routed)           0.372     2.729    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_506_n_1
    SLICE_X44Y144        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787     3.516 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_365/O[1]
                         net (fo=2, routed)           0.590     4.106    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_365_n_6
    SLICE_X46Y144        LUT4 (Prop_lut4_I0_O)        0.303     4.409 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_504/O
                         net (fo=1, routed)           0.000     4.409    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_504_n_0
    SLICE_X46Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.942 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_356/CO[3]
                         net (fo=1, routed)           0.000     4.942    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_356_n_0
    SLICE_X46Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.059 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000     5.059    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_205_n_0
    SLICE_X46Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.176 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_90/CO[3]
                         net (fo=35, routed)          1.576     6.753    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/preshift_mant20_in
    SLICE_X54Y143        LUT3 (Prop_lut3_I0_O)        0.124     6.877 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_88/O
                         net (fo=13, routed)          0.651     7.527    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_88_n_0
    SLICE_X54Y144        LUT6 (Prop_lut6_I4_O)        0.124     7.651 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_340/O
                         net (fo=1, routed)           0.579     8.230    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_340_n_0
    SLICE_X55Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.354 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_183/O
                         net (fo=163, routed)         1.267     9.621    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_183_n_0
    SLICE_X35Y144        LUT4 (Prop_lut4_I1_O)        0.124     9.745 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_634/O
                         net (fo=1, routed)           0.636    10.381    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_634_n_0
    SLICE_X35Y145        LUT4 (Prop_lut4_I1_O)        0.124    10.505 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_561/O
                         net (fo=2, routed)           0.982    11.487    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_561_n_0
    SLICE_X33Y147        LUT6 (Prop_lut6_I5_O)        0.124    11.611 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_425/O
                         net (fo=1, routed)           0.416    12.028    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_425_n_0
    SLICE_X32Y148        LUT6 (Prop_lut6_I0_O)        0.124    12.152 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_267/O
                         net (fo=2, routed)           1.049    13.200    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_267_n_0
    SLICE_X30Y149        LUT3 (Prop_lut3_I0_O)        0.146    13.346 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_131/O
                         net (fo=2, routed)           0.876    14.223    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_131_n_0
    SLICE_X30Y149        LUT5 (Prop_lut5_I1_O)        0.328    14.551 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_35/O
                         net (fo=1, routed)           0.840    15.391    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_35_n_0
    SLICE_X29Y146        LUT6 (Prop_lut6_I4_O)        0.124    15.515 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_11/O
                         net (fo=4, routed)           1.471    16.986    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_11_n_0
    SLICE_X42Y133        LUT6 (Prop_lut6_I4_O)        0.124    17.110 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][3]_i_110/O
                         net (fo=1, routed)           0.488    17.598    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][3]_i_110_n_0
    SLICE_X50Y133        LUT6 (Prop_lut6_I1_O)        0.124    17.722 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][3]_i_62/O
                         net (fo=1, routed)           0.000    17.722    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][3]_i_62_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.235 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.235    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][3]_i_31_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.352 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.352    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][7]_i_30_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.469 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.469    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][8]_i_29_n_0
    SLICE_X50Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.586 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][19]_i_94/CO[3]
                         net (fo=1, routed)           0.000    18.586    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][19]_i_94_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.825 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][19]_i_56/O[2]
                         net (fo=4, routed)           0.687    19.512    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/rounded_abs[18]
    SLICE_X53Y138        LUT1 (Prop_lut1_I0_O)        0.301    19.813 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][20]_i_61/O
                         net (fo=1, routed)           0.000    19.813    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][20]_i_61_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.363 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][20]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.363    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][20]_i_40_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.477 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.477    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][24]_i_25_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.591 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.591    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][31]_i_71_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.705 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.705    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][31]_i_37_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.819 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][36]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.819    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][36]_i_39_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.933 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][44]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.933    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][44]_i_43_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.047 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][44]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.047    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][44]_i_22_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.161 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][49]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.161    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][49]_i_42_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.275 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][49]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.275    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][49]_i_22_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.389 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][56]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.389    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][56]_i_37_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.503 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][60]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.503    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][60]_i_37_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.837 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][63]_i_45/O[1]
                         net (fo=1, routed)           0.842    22.679    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/rounded_int_res0[62]
    SLICE_X54Y148        LUT3 (Prop_lut3_I0_O)        0.303    22.982 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][62]_i_18/O
                         net (fo=3, routed)           0.811    23.793    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][62]_i_18_n_0
    SLICE_X54Y143        LUT5 (Prop_lut5_I1_O)        0.124    23.917 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][4]_i_30/O
                         net (fo=1, routed)           0.000    23.917    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][4]_i_30_n_0
    SLICE_X54Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    24.131 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][4]_i_22/O
                         net (fo=1, routed)           1.161    25.292    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][4]_i_22_n_0
    SLICE_X51Y142        LUT5 (Prop_lut5_I0_O)        0.325    25.617 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][4]_i_17/O
                         net (fo=3, routed)           0.465    26.082    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][4]_i_17_n_0
    SLICE_X51Y142        LUT6 (Prop_lut6_I0_O)        0.326    26.408 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_37/O
                         net (fo=26, routed)          1.079    27.487    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_37_n_0
    SLICE_X55Y141        LUT5 (Prop_lut5_I2_O)        0.150    27.637 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][63]_i_14/O
                         net (fo=5, routed)           1.141    28.779    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][63]_i_14_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I2_O)        0.326    29.105 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][31]_i_18/O
                         net (fo=1, routed)           0.422    29.527    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_3_2
    SLICE_X42Y130        LUT6 (Prop_lut6_I4_O)        0.124    29.651 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_8/O
                         net (fo=16, routed)          0.522    30.172    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_8_n_0
    SLICE_X40Y133        LUT5 (Prop_lut5_I4_O)        0.124    30.296 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][27]_i_4/O
                         net (fo=1, routed)           0.723    31.019    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][27]_i_4_n_0
    SLICE_X48Y133        LUT6 (Prop_lut6_I0_O)        0.124    31.143 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][27]_i_2/O
                         net (fo=16, routed)          2.483    33.626    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][27]_0
    SLICE_X36Y76         LUT3 (Prop_lut3_I0_O)        0.150    33.776 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/fu_data_q[0][imm][27]_i_8/O
                         net (fo=3, routed)           0.498    34.274    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/fu_data_q_reg[0][imm][27]
    SLICE_X34Y75         LUT6 (Prop_lut6_I5_O)        0.328    34.602 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/fu_data_q[0][operand_a][27]_i_6/O
                         net (fo=1, routed)           0.000    34.602    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/fu_data_q[0][operand_a][27]_i_6_n_0
    SLICE_X34Y75         MUXF7 (Prop_muxf7_I1_O)      0.214    34.816 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/fu_data_q_reg[0][operand_a][27]_i_3/O
                         net (fo=1, routed)           1.018    35.834    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/id_stage_i/fwd_res[22]
    SLICE_X51Y82         LUT6 (Prop_lut6_I2_O)        0.297    36.131 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/id_stage_i/i_issue_read_operands/fu_data_n_inferred__0/fu_data_q[0][operand_a][27]_i_1/O
                         net (fo=2, routed)           0.778    36.909    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/D[25]
    SLICE_X56Y88         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/vaddr_to_be_flushed_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.534    38.365    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/aclk
    SLICE_X56Y88         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/vaddr_to_be_flushed_reg[27]/C
                         clock pessimism              0.466    38.831    
                         clock uncertainty           -0.090    38.741    
    SLICE_X56Y88         FDCE (Setup_fdce_C_D)       -0.061    38.680    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/vaddr_to_be_flushed_reg[27]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -36.909    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        38.016ns  (logic 8.972ns (23.600%)  route 29.044ns (76.399%))
  Logic Levels:           49  (LUT3=11 LUT4=11 LUT5=1 LUT6=26)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 38.413 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.837    -0.879    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/aclk
    SLICE_X7Y4           FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][0]/Q
                         net (fo=9, routed)           0.997     0.574    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_79_4
    SLICE_X6Y5           LUT3 (Prop_lut3_I0_O)        0.150     0.724 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_34/O
                         net (fo=2, routed)           0.845     1.570    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76_0
    SLICE_X6Y5           LUT4 (Prop_lut4_I3_O)        0.356     1.926 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_80__0/O
                         net (fo=3, routed)           0.655     2.581    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_80__0_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.348     2.929 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_32/O
                         net (fo=5, routed)           0.498     3.426    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio13_out
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124     3.550 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76/O
                         net (fo=4, routed)           0.604     4.154    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.150     4.304 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_74__0/O
                         net (fo=5, routed)           0.637     4.941    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_74__0_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I0_O)        0.332     5.273 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_110/O
                         net (fo=1, routed)           0.433     5.706    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio29_in
    SLICE_X1Y6           LUT6 (Prop_lut6_I2_O)        0.124     5.830 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_70/O
                         net (fo=1, routed)           0.298     6.128    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_70_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I1_O)        0.124     6.252 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_29/O
                         net (fo=6, routed)           0.463     6.715    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio115_out
    SLICE_X2Y7           LUT3 (Prop_lut3_I1_O)        0.124     6.839 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_64/O
                         net (fo=4, routed)           0.613     7.452    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_64_n_0
    SLICE_X5Y8           LUT4 (Prop_lut4_I3_O)        0.150     7.602 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_62__0/O
                         net (fo=5, routed)           0.687     8.289    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_62__0_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.332     8.621 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_95/O
                         net (fo=1, routed)           0.162     8.782    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio221_in
    SLICE_X4Y7           LUT6 (Prop_lut6_I2_O)        0.124     8.906 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_52/O
                         net (fo=1, routed)           0.343     9.250    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_52_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I1_O)        0.124     9.374 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_22/O
                         net (fo=6, routed)           0.811    10.185    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio127_out
    SLICE_X5Y11          LUT3 (Prop_lut3_I1_O)        0.124    10.309 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_40/O
                         net (fo=4, routed)           0.675    10.983    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_40_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I3_O)        0.150    11.133 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_38__0/O
                         net (fo=5, routed)           0.669    11.803    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_38__0_n_0
    SLICE_X7Y10          LUT4 (Prop_lut4_I3_O)        0.374    12.177 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_50__0/O
                         net (fo=3, routed)           0.766    12.943    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_50__0_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.326    13.269 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_21/O
                         net (fo=7, routed)           0.611    13.879    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio139_out
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.124    14.003 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_68/O
                         net (fo=4, routed)           0.719    14.722    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_68_n_0
    SLICE_X1Y9           LUT4 (Prop_lut4_I3_O)        0.150    14.872 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_66__0/O
                         net (fo=5, routed)           0.596    15.468    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_66__0_n_0
    SLICE_X1Y8           LUT4 (Prop_lut4_I3_O)        0.320    15.788 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_46__0/O
                         net (fo=3, routed)           0.668    16.455    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_46__0_n_0
    SLICE_X0Y8           LUT6 (Prop_lut6_I5_O)        0.326    16.781 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_20/O
                         net (fo=5, routed)           0.523    17.305    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio151_out
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.124    17.429 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_42/O
                         net (fo=4, routed)           0.692    18.121    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_42_n_0
    SLICE_X3Y5           LUT4 (Prop_lut4_I3_O)        0.118    18.239 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_60__0/O
                         net (fo=5, routed)           0.882    19.121    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_60__0_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.326    19.447 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_99/O
                         net (fo=1, routed)           0.531    19.978    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio257_in
    SLICE_X4Y5           LUT6 (Prop_lut6_I2_O)        0.124    20.102 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_56/O
                         net (fo=1, routed)           0.775    20.877    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_56_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I1_O)        0.124    21.001 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_23/O
                         net (fo=5, routed)           0.599    21.600    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio163_out
    SLICE_X9Y1           LUT3 (Prop_lut3_I1_O)        0.124    21.724 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26/O
                         net (fo=4, routed)           0.570    22.294    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26_n_0
    SLICE_X11Y0          LUT4 (Prop_lut4_I3_O)        0.118    22.412 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24__0/O
                         net (fo=5, routed)           0.452    22.865    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24__0_n_0
    SLICE_X11Y0          LUT6 (Prop_lut6_I0_O)        0.326    23.191 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_38/O
                         net (fo=1, routed)           0.591    23.782    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio269_in
    SLICE_X12Y0          LUT6 (Prop_lut6_I2_O)        0.124    23.906 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_18/O
                         net (fo=1, routed)           0.310    24.216    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_18_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I1_O)        0.124    24.340 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_7/O
                         net (fo=6, routed)           0.846    25.186    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio175_out
    SLICE_X14Y1          LUT3 (Prop_lut3_I1_O)        0.124    25.310 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22/O
                         net (fo=4, routed)           0.431    25.741    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22_n_0
    SLICE_X17Y1          LUT4 (Prop_lut4_I3_O)        0.124    25.865 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_36__0/O
                         net (fo=5, routed)           0.786    26.652    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_36__0_n_0
    SLICE_X19Y0          LUT6 (Prop_lut6_I0_O)        0.124    26.776 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_50/O
                         net (fo=1, routed)           0.461    27.237    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio281_in
    SLICE_X20Y0          LUT6 (Prop_lut6_I2_O)        0.124    27.361 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32/O
                         net (fo=1, routed)           0.450    27.811    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32_n_0
    SLICE_X22Y2          LUT6 (Prop_lut6_I1_O)        0.124    27.935 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_15/O
                         net (fo=5, routed)           0.681    28.616    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio187_out
    SLICE_X23Y2          LUT3 (Prop_lut3_I1_O)        0.124    28.740 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30/O
                         net (fo=4, routed)           0.571    29.311    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30_n_0
    SLICE_X21Y3          LUT4 (Prop_lut4_I3_O)        0.118    29.429 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28__0/O
                         net (fo=5, routed)           0.813    30.242    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28__0_n_0
    SLICE_X22Y0          LUT6 (Prop_lut6_I0_O)        0.326    30.568 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_15/O
                         net (fo=1, routed)           0.161    30.729    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio293_in
    SLICE_X22Y0          LUT6 (Prop_lut6_I2_O)        0.124    30.853 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_8/O
                         net (fo=1, routed)           0.768    31.621    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_8_n_0
    SLICE_X17Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.745 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_3/O
                         net (fo=6, routed)           0.599    32.345    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio199_out
    SLICE_X17Y1          LUT3 (Prop_lut3_I1_O)        0.124    32.469 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6/O
                         net (fo=4, routed)           0.884    33.353    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6_n_0
    SLICE_X14Y1          LUT6 (Prop_lut6_I4_O)        0.124    33.477 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_15/O
                         net (fo=3, routed)           0.512    33.989    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_15_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I5_O)        0.124    34.113 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_16/O
                         net (fo=1, routed)           0.407    34.520    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio2105_in
    SLICE_X13Y1          LUT6 (Prop_lut6_I2_O)        0.124    34.644 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10/O
                         net (fo=1, routed)           0.290    34.934    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10_n_0
    SLICE_X13Y0          LUT6 (Prop_lut6_I1_O)        0.124    35.058 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_5/O
                         net (fo=5, routed)           0.475    35.534    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio1111_out
    SLICE_X13Y0          LUT3 (Prop_lut3_I1_O)        0.124    35.658 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_16/O
                         net (fo=1, routed)           0.565    36.223    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_16_n_0
    SLICE_X12Y2          LUT5 (Prop_lut5_I4_O)        0.124    36.347 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_4/O
                         net (fo=6, routed)           0.666    37.013    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.irq_next1__1
    SLICE_X11Y5          LUT6 (Prop_lut6_I3_O)        0.124    37.137 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_1/O
                         net (fo=1, routed)           0.000    37.137    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/D[4]
    SLICE_X11Y5          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.581    38.413    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/aclk
    SLICE_X11Y5          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[4]/C
                         clock pessimism              0.567    38.980    
                         clock uncertainty           -0.090    38.890    
    SLICE_X11Y5          FDCE (Setup_fdce_C_D)        0.032    38.922    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[4]
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                         -37.137    
  -------------------------------------------------------------------
                         slack                                  1.785    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        37.997ns  (logic 8.972ns (23.612%)  route 29.025ns (76.388%))
  Logic Levels:           49  (LUT3=11 LUT4=11 LUT5=2 LUT6=25)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 38.413 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.837    -0.879    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/aclk
    SLICE_X7Y4           FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][0]/Q
                         net (fo=9, routed)           0.997     0.574    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_79_4
    SLICE_X6Y5           LUT3 (Prop_lut3_I0_O)        0.150     0.724 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_34/O
                         net (fo=2, routed)           0.845     1.570    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76_0
    SLICE_X6Y5           LUT4 (Prop_lut4_I3_O)        0.356     1.926 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_80__0/O
                         net (fo=3, routed)           0.655     2.581    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_80__0_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.348     2.929 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_32/O
                         net (fo=5, routed)           0.498     3.426    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio13_out
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124     3.550 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76/O
                         net (fo=4, routed)           0.604     4.154    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.150     4.304 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_74__0/O
                         net (fo=5, routed)           0.637     4.941    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_74__0_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I0_O)        0.332     5.273 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_110/O
                         net (fo=1, routed)           0.433     5.706    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio29_in
    SLICE_X1Y6           LUT6 (Prop_lut6_I2_O)        0.124     5.830 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_70/O
                         net (fo=1, routed)           0.298     6.128    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_70_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I1_O)        0.124     6.252 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_29/O
                         net (fo=6, routed)           0.463     6.715    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio115_out
    SLICE_X2Y7           LUT3 (Prop_lut3_I1_O)        0.124     6.839 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_64/O
                         net (fo=4, routed)           0.613     7.452    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_64_n_0
    SLICE_X5Y8           LUT4 (Prop_lut4_I3_O)        0.150     7.602 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_62__0/O
                         net (fo=5, routed)           0.687     8.289    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_62__0_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.332     8.621 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_95/O
                         net (fo=1, routed)           0.162     8.782    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio221_in
    SLICE_X4Y7           LUT6 (Prop_lut6_I2_O)        0.124     8.906 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_52/O
                         net (fo=1, routed)           0.343     9.250    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_52_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I1_O)        0.124     9.374 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_22/O
                         net (fo=6, routed)           0.811    10.185    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio127_out
    SLICE_X5Y11          LUT3 (Prop_lut3_I1_O)        0.124    10.309 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_40/O
                         net (fo=4, routed)           0.675    10.983    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_40_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I3_O)        0.150    11.133 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_38__0/O
                         net (fo=5, routed)           0.669    11.803    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_38__0_n_0
    SLICE_X7Y10          LUT4 (Prop_lut4_I3_O)        0.374    12.177 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_50__0/O
                         net (fo=3, routed)           0.766    12.943    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_50__0_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.326    13.269 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_21/O
                         net (fo=7, routed)           0.611    13.879    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio139_out
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.124    14.003 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_68/O
                         net (fo=4, routed)           0.719    14.722    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_68_n_0
    SLICE_X1Y9           LUT4 (Prop_lut4_I3_O)        0.150    14.872 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_66__0/O
                         net (fo=5, routed)           0.596    15.468    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_66__0_n_0
    SLICE_X1Y8           LUT4 (Prop_lut4_I3_O)        0.320    15.788 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_46__0/O
                         net (fo=3, routed)           0.668    16.455    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_46__0_n_0
    SLICE_X0Y8           LUT6 (Prop_lut6_I5_O)        0.326    16.781 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_20/O
                         net (fo=5, routed)           0.523    17.305    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio151_out
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.124    17.429 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_42/O
                         net (fo=4, routed)           0.692    18.121    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_42_n_0
    SLICE_X3Y5           LUT4 (Prop_lut4_I3_O)        0.118    18.239 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_60__0/O
                         net (fo=5, routed)           0.882    19.121    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_60__0_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.326    19.447 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_99/O
                         net (fo=1, routed)           0.531    19.978    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio257_in
    SLICE_X4Y5           LUT6 (Prop_lut6_I2_O)        0.124    20.102 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_56/O
                         net (fo=1, routed)           0.775    20.877    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_56_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I1_O)        0.124    21.001 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_23/O
                         net (fo=5, routed)           0.599    21.600    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio163_out
    SLICE_X9Y1           LUT3 (Prop_lut3_I1_O)        0.124    21.724 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26/O
                         net (fo=4, routed)           0.570    22.294    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26_n_0
    SLICE_X11Y0          LUT4 (Prop_lut4_I3_O)        0.118    22.412 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24__0/O
                         net (fo=5, routed)           0.452    22.865    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24__0_n_0
    SLICE_X11Y0          LUT6 (Prop_lut6_I0_O)        0.326    23.191 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_38/O
                         net (fo=1, routed)           0.591    23.782    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio269_in
    SLICE_X12Y0          LUT6 (Prop_lut6_I2_O)        0.124    23.906 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_18/O
                         net (fo=1, routed)           0.310    24.216    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_18_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I1_O)        0.124    24.340 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_7/O
                         net (fo=6, routed)           0.846    25.186    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio175_out
    SLICE_X14Y1          LUT3 (Prop_lut3_I1_O)        0.124    25.310 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22/O
                         net (fo=4, routed)           0.431    25.741    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22_n_0
    SLICE_X17Y1          LUT4 (Prop_lut4_I3_O)        0.124    25.865 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_36__0/O
                         net (fo=5, routed)           0.786    26.652    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_36__0_n_0
    SLICE_X19Y0          LUT6 (Prop_lut6_I0_O)        0.124    26.776 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_50/O
                         net (fo=1, routed)           0.461    27.237    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio281_in
    SLICE_X20Y0          LUT6 (Prop_lut6_I2_O)        0.124    27.361 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32/O
                         net (fo=1, routed)           0.450    27.811    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32_n_0
    SLICE_X22Y2          LUT6 (Prop_lut6_I1_O)        0.124    27.935 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_15/O
                         net (fo=5, routed)           0.681    28.616    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio187_out
    SLICE_X23Y2          LUT3 (Prop_lut3_I1_O)        0.124    28.740 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30/O
                         net (fo=4, routed)           0.571    29.311    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30_n_0
    SLICE_X21Y3          LUT4 (Prop_lut4_I3_O)        0.118    29.429 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28__0/O
                         net (fo=5, routed)           0.813    30.242    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28__0_n_0
    SLICE_X22Y0          LUT6 (Prop_lut6_I0_O)        0.326    30.568 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_15/O
                         net (fo=1, routed)           0.161    30.729    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio293_in
    SLICE_X22Y0          LUT6 (Prop_lut6_I2_O)        0.124    30.853 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_8/O
                         net (fo=1, routed)           0.768    31.621    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_8_n_0
    SLICE_X17Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.745 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_3/O
                         net (fo=6, routed)           0.599    32.345    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio199_out
    SLICE_X17Y1          LUT3 (Prop_lut3_I1_O)        0.124    32.469 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6/O
                         net (fo=4, routed)           0.884    33.353    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6_n_0
    SLICE_X14Y1          LUT6 (Prop_lut6_I4_O)        0.124    33.477 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_15/O
                         net (fo=3, routed)           0.512    33.989    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_15_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I5_O)        0.124    34.113 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_16/O
                         net (fo=1, routed)           0.407    34.520    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio2105_in
    SLICE_X13Y1          LUT6 (Prop_lut6_I2_O)        0.124    34.644 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10/O
                         net (fo=1, routed)           0.290    34.934    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10_n_0
    SLICE_X13Y0          LUT6 (Prop_lut6_I1_O)        0.124    35.058 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_5/O
                         net (fo=5, routed)           0.475    35.534    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio1111_out
    SLICE_X13Y0          LUT3 (Prop_lut3_I1_O)        0.124    35.658 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_16/O
                         net (fo=1, routed)           0.565    36.223    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_16_n_0
    SLICE_X12Y2          LUT5 (Prop_lut5_I4_O)        0.124    36.347 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_4/O
                         net (fo=6, routed)           0.647    36.994    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.irq_next1__1
    SLICE_X13Y2          LUT5 (Prop_lut5_I2_O)        0.124    37.118 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_1/O
                         net (fo=1, routed)           0.000    37.118    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/D[1]
    SLICE_X13Y2          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.581    38.413    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/aclk
    SLICE_X13Y2          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[1]/C
                         clock pessimism              0.567    38.980    
                         clock uncertainty           -0.090    38.890    
    SLICE_X13Y2          FDCE (Setup_fdce_C_D)        0.029    38.919    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[1]
  -------------------------------------------------------------------
                         required time                         38.919    
                         arrival time                         -37.118    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.890ns  (required time - arrival time)
  Source:                 SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        37.908ns  (logic 8.972ns (23.668%)  route 28.936ns (76.332%))
  Logic Levels:           49  (LUT3=11 LUT4=11 LUT5=1 LUT6=26)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 38.413 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.837    -0.879    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/aclk
    SLICE_X7Y4           FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][0]/Q
                         net (fo=9, routed)           0.997     0.574    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_79_4
    SLICE_X6Y5           LUT3 (Prop_lut3_I0_O)        0.150     0.724 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_34/O
                         net (fo=2, routed)           0.845     1.570    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76_0
    SLICE_X6Y5           LUT4 (Prop_lut4_I3_O)        0.356     1.926 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_80__0/O
                         net (fo=3, routed)           0.655     2.581    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_80__0_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.348     2.929 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_32/O
                         net (fo=5, routed)           0.498     3.426    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio13_out
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124     3.550 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76/O
                         net (fo=4, routed)           0.604     4.154    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.150     4.304 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_74__0/O
                         net (fo=5, routed)           0.637     4.941    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_74__0_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I0_O)        0.332     5.273 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_110/O
                         net (fo=1, routed)           0.433     5.706    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio29_in
    SLICE_X1Y6           LUT6 (Prop_lut6_I2_O)        0.124     5.830 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_70/O
                         net (fo=1, routed)           0.298     6.128    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_70_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I1_O)        0.124     6.252 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_29/O
                         net (fo=6, routed)           0.463     6.715    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio115_out
    SLICE_X2Y7           LUT3 (Prop_lut3_I1_O)        0.124     6.839 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_64/O
                         net (fo=4, routed)           0.613     7.452    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_64_n_0
    SLICE_X5Y8           LUT4 (Prop_lut4_I3_O)        0.150     7.602 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_62__0/O
                         net (fo=5, routed)           0.687     8.289    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_62__0_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.332     8.621 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_95/O
                         net (fo=1, routed)           0.162     8.782    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio221_in
    SLICE_X4Y7           LUT6 (Prop_lut6_I2_O)        0.124     8.906 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_52/O
                         net (fo=1, routed)           0.343     9.250    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_52_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I1_O)        0.124     9.374 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_22/O
                         net (fo=6, routed)           0.811    10.185    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio127_out
    SLICE_X5Y11          LUT3 (Prop_lut3_I1_O)        0.124    10.309 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_40/O
                         net (fo=4, routed)           0.675    10.983    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_40_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I3_O)        0.150    11.133 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_38__0/O
                         net (fo=5, routed)           0.669    11.803    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_38__0_n_0
    SLICE_X7Y10          LUT4 (Prop_lut4_I3_O)        0.374    12.177 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_50__0/O
                         net (fo=3, routed)           0.766    12.943    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_50__0_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.326    13.269 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_21/O
                         net (fo=7, routed)           0.611    13.879    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio139_out
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.124    14.003 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_68/O
                         net (fo=4, routed)           0.719    14.722    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_68_n_0
    SLICE_X1Y9           LUT4 (Prop_lut4_I3_O)        0.150    14.872 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_66__0/O
                         net (fo=5, routed)           0.596    15.468    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_66__0_n_0
    SLICE_X1Y8           LUT4 (Prop_lut4_I3_O)        0.320    15.788 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_46__0/O
                         net (fo=3, routed)           0.668    16.455    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_46__0_n_0
    SLICE_X0Y8           LUT6 (Prop_lut6_I5_O)        0.326    16.781 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_20/O
                         net (fo=5, routed)           0.523    17.305    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio151_out
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.124    17.429 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_42/O
                         net (fo=4, routed)           0.692    18.121    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_42_n_0
    SLICE_X3Y5           LUT4 (Prop_lut4_I3_O)        0.118    18.239 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_60__0/O
                         net (fo=5, routed)           0.882    19.121    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_60__0_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.326    19.447 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_99/O
                         net (fo=1, routed)           0.531    19.978    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio257_in
    SLICE_X4Y5           LUT6 (Prop_lut6_I2_O)        0.124    20.102 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_56/O
                         net (fo=1, routed)           0.775    20.877    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_56_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I1_O)        0.124    21.001 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_23/O
                         net (fo=5, routed)           0.599    21.600    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio163_out
    SLICE_X9Y1           LUT3 (Prop_lut3_I1_O)        0.124    21.724 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26/O
                         net (fo=4, routed)           0.570    22.294    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26_n_0
    SLICE_X11Y0          LUT4 (Prop_lut4_I3_O)        0.118    22.412 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24__0/O
                         net (fo=5, routed)           0.452    22.865    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24__0_n_0
    SLICE_X11Y0          LUT6 (Prop_lut6_I0_O)        0.326    23.191 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_38/O
                         net (fo=1, routed)           0.591    23.782    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio269_in
    SLICE_X12Y0          LUT6 (Prop_lut6_I2_O)        0.124    23.906 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_18/O
                         net (fo=1, routed)           0.310    24.216    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_18_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I1_O)        0.124    24.340 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_7/O
                         net (fo=6, routed)           0.846    25.186    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio175_out
    SLICE_X14Y1          LUT3 (Prop_lut3_I1_O)        0.124    25.310 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22/O
                         net (fo=4, routed)           0.431    25.741    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22_n_0
    SLICE_X17Y1          LUT4 (Prop_lut4_I3_O)        0.124    25.865 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_36__0/O
                         net (fo=5, routed)           0.786    26.652    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_36__0_n_0
    SLICE_X19Y0          LUT6 (Prop_lut6_I0_O)        0.124    26.776 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_50/O
                         net (fo=1, routed)           0.461    27.237    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio281_in
    SLICE_X20Y0          LUT6 (Prop_lut6_I2_O)        0.124    27.361 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32/O
                         net (fo=1, routed)           0.450    27.811    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32_n_0
    SLICE_X22Y2          LUT6 (Prop_lut6_I1_O)        0.124    27.935 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_15/O
                         net (fo=5, routed)           0.681    28.616    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio187_out
    SLICE_X23Y2          LUT3 (Prop_lut3_I1_O)        0.124    28.740 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30/O
                         net (fo=4, routed)           0.571    29.311    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30_n_0
    SLICE_X21Y3          LUT4 (Prop_lut4_I3_O)        0.118    29.429 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28__0/O
                         net (fo=5, routed)           0.813    30.242    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28__0_n_0
    SLICE_X22Y0          LUT6 (Prop_lut6_I0_O)        0.326    30.568 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_15/O
                         net (fo=1, routed)           0.161    30.729    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio293_in
    SLICE_X22Y0          LUT6 (Prop_lut6_I2_O)        0.124    30.853 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_8/O
                         net (fo=1, routed)           0.768    31.621    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_8_n_0
    SLICE_X17Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.745 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_3/O
                         net (fo=6, routed)           0.599    32.345    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio199_out
    SLICE_X17Y1          LUT3 (Prop_lut3_I1_O)        0.124    32.469 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6/O
                         net (fo=4, routed)           0.884    33.353    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6_n_0
    SLICE_X14Y1          LUT6 (Prop_lut6_I4_O)        0.124    33.477 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_15/O
                         net (fo=3, routed)           0.512    33.989    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_15_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I5_O)        0.124    34.113 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_16/O
                         net (fo=1, routed)           0.407    34.520    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio2105_in
    SLICE_X13Y1          LUT6 (Prop_lut6_I2_O)        0.124    34.644 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10/O
                         net (fo=1, routed)           0.290    34.934    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10_n_0
    SLICE_X13Y0          LUT6 (Prop_lut6_I1_O)        0.124    35.058 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_5/O
                         net (fo=5, routed)           0.475    35.534    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio1111_out
    SLICE_X13Y0          LUT3 (Prop_lut3_I1_O)        0.124    35.658 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_16/O
                         net (fo=1, routed)           0.565    36.223    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_16_n_0
    SLICE_X12Y2          LUT5 (Prop_lut5_I4_O)        0.124    36.347 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_4/O
                         net (fo=6, routed)           0.558    36.905    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.irq_next1__1
    SLICE_X11Y5          LUT6 (Prop_lut6_I2_O)        0.124    37.029 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_1/O
                         net (fo=1, routed)           0.000    37.029    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/irq0
    SLICE_X11Y5          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.581    38.413    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/aclk
    SLICE_X11Y5          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_reg/C
                         clock pessimism              0.567    38.980    
                         clock uncertainty           -0.090    38.890    
    SLICE_X11Y5          FDCE (Setup_fdce_C_D)        0.029    38.919    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_reg
  -------------------------------------------------------------------
                         required time                         38.919    
                         arrival time                         -37.029    
  -------------------------------------------------------------------
                         slack                                  1.890    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        37.768ns  (logic 8.863ns (23.467%)  route 28.905ns (76.533%))
  Logic Levels:           49  (LUT2=1 LUT3=10 LUT4=9 LUT5=2 LUT6=27)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 38.412 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.837    -0.879    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/aclk
    SLICE_X4Y4           FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.518    -0.361 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[1][0]/Q
                         net (fo=9, routed)           0.871     0.510    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[1].i_target/gen_sequential.irq_i_80_4
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     0.634 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[1].i_target/gen_sequential.irq_i_117__0/O
                         net (fo=3, routed)           0.501     1.135    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.max_prio2__8_1
    SLICE_X7Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.259 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_79__0/O
                         net (fo=1, routed)           0.661     1.920    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_79__0_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I1_O)        0.124     2.044 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_33__0/O
                         net (fo=5, routed)           0.833     2.877    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio13_out
    SLICE_X4Y7           LUT3 (Prop_lut3_I1_O)        0.124     3.001 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_77__0/O
                         net (fo=4, routed)           0.639     3.639    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_77__0_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.124     3.763 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_75__0/O
                         net (fo=5, routed)           0.817     4.580    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_75__0_n_0
    SLICE_X1Y7           LUT4 (Prop_lut4_I3_O)        0.124     4.704 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_73__0/O
                         net (fo=3, routed)           0.663     5.367    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_73__0_n_0
    SLICE_X0Y7           LUT6 (Prop_lut6_I5_O)        0.124     5.491 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_30__0/O
                         net (fo=6, routed)           0.896     6.387    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio115_out
    SLICE_X7Y8           LUT3 (Prop_lut3_I1_O)        0.124     6.511 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_65__0/O
                         net (fo=4, routed)           0.607     7.117    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_65__0_n_0
    SLICE_X4Y8           LUT4 (Prop_lut4_I3_O)        0.150     7.267 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_63__0/O
                         net (fo=5, routed)           0.607     7.875    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_63__0_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.328     8.203 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_96__0/O
                         net (fo=1, routed)           0.149     8.352    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio221_in
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     8.476 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_53/O
                         net (fo=1, routed)           0.292     8.768    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_53_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.124     8.892 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_23__0/O
                         net (fo=6, routed)           0.620     9.512    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio127_out
    SLICE_X6Y11          LUT3 (Prop_lut3_I1_O)        0.124     9.636 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_41__0/O
                         net (fo=4, routed)           0.429    10.065    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_41__0_n_0
    SLICE_X6Y10          LUT4 (Prop_lut4_I3_O)        0.116    10.181 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_39__0/O
                         net (fo=5, routed)           0.691    10.872    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_39__0_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I0_O)        0.328    11.200 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_93__0/O
                         net (fo=1, routed)           0.509    11.709    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio233_in
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124    11.833 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_49/O
                         net (fo=1, routed)           0.631    12.464    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_49_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.124    12.588 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_22__0/O
                         net (fo=7, routed)           0.607    13.195    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio139_out
    SLICE_X2Y10          LUT3 (Prop_lut3_I1_O)        0.124    13.319 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_69__0/O
                         net (fo=4, routed)           0.608    13.928    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_69__0_n_0
    SLICE_X1Y10          LUT5 (Prop_lut5_I4_O)        0.124    14.052 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_91__0/O
                         net (fo=3, routed)           0.613    14.665    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_91__0_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124    14.789 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_89__0/O
                         net (fo=1, routed)           0.162    14.951    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio245_in
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124    15.075 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_45/O
                         net (fo=1, routed)           0.301    15.376    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_45_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I1_O)        0.124    15.500 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_21__0/O
                         net (fo=5, routed)           0.597    16.097    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio151_out
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.150    16.247 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_43__0/O
                         net (fo=4, routed)           0.955    17.202    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_43__0_n_0
    SLICE_X2Y5           LUT4 (Prop_lut4_I3_O)        0.358    17.560 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_61__0/O
                         net (fo=5, routed)           0.460    18.020    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_61__0_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.348    18.368 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_100__0/O
                         net (fo=1, routed)           0.441    18.808    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio257_in
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.124    18.932 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_57/O
                         net (fo=1, routed)           0.578    19.510    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_57_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I1_O)        0.124    19.634 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_24__0/O
                         net (fo=5, routed)           0.821    20.455    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio163_out
    SLICE_X9Y1           LUT3 (Prop_lut3_I1_O)        0.119    20.574 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26__0/O
                         net (fo=4, routed)           0.619    21.193    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26__0_n_0
    SLICE_X10Y0          LUT4 (Prop_lut4_I3_O)        0.332    21.525 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24/O
                         net (fo=5, routed)           0.603    22.128    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24_n_0
    SLICE_X11Y1          LUT4 (Prop_lut4_I3_O)        0.150    22.278 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_20/O
                         net (fo=3, routed)           0.605    22.883    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_20_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I5_O)        0.326    23.209 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_7__0/O
                         net (fo=6, routed)           0.734    23.943    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio175_out
    SLICE_X14Y1          LUT3 (Prop_lut3_I1_O)        0.153    24.096 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22__0/O
                         net (fo=4, routed)           0.900    24.996    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22__0_n_0
    SLICE_X17Y3          LUT6 (Prop_lut6_I4_O)        0.331    25.327 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_49__0/O
                         net (fo=3, routed)           0.464    25.792    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_49__0_n_0
    SLICE_X21Y3          LUT6 (Prop_lut6_I5_O)        0.124    25.916 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_50__0/O
                         net (fo=1, routed)           0.429    26.345    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio281_in
    SLICE_X22Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.469 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32__0/O
                         net (fo=1, routed)           0.501    26.969    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32__0_n_0
    SLICE_X23Y3          LUT6 (Prop_lut6_I1_O)        0.124    27.093 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_15__0/O
                         net (fo=5, routed)           0.454    27.547    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio187_out
    SLICE_X22Y2          LUT3 (Prop_lut3_I1_O)        0.124    27.671 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30__0/O
                         net (fo=4, routed)           0.618    28.289    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30__0_n_0
    SLICE_X22Y1          LUT4 (Prop_lut4_I3_O)        0.150    28.439 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28/O
                         net (fo=5, routed)           0.757    29.196    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28_n_0
    SLICE_X23Y1          LUT6 (Prop_lut6_I0_O)        0.328    29.524 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_15__0/O
                         net (fo=1, routed)           0.315    29.839    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio293_in
    SLICE_X22Y0          LUT6 (Prop_lut6_I2_O)        0.124    29.963 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_8__0/O
                         net (fo=1, routed)           0.452    30.415    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_8__0_n_0
    SLICE_X20Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.539 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_3__0/O
                         net (fo=6, routed)           0.834    31.373    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio199_out
    SLICE_X17Y1          LUT3 (Prop_lut3_I1_O)        0.150    31.523 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6__0/O
                         net (fo=4, routed)           0.601    32.124    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6__0_n_0
    SLICE_X17Y0          LUT4 (Prop_lut4_I3_O)        0.352    32.476 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_8/O
                         net (fo=5, routed)           0.705    33.181    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_8_n_0
    SLICE_X16Y0          LUT6 (Prop_lut6_I0_O)        0.332    33.513 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_16__0/O
                         net (fo=1, routed)           0.299    33.812    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio2105_in
    SLICE_X17Y0          LUT6 (Prop_lut6_I2_O)        0.124    33.936 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10__0/O
                         net (fo=1, routed)           0.314    34.250    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10__0_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I1_O)        0.124    34.374 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_5__0/O
                         net (fo=5, routed)           0.753    35.127    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.max_prio1111_out
    SLICE_X15Y1          LUT3 (Prop_lut3_I1_O)        0.124    35.251 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_17__0/O
                         net (fo=1, routed)           0.550    35.801    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_17__0_n_0
    SLICE_X13Y2          LUT5 (Prop_lut5_I4_O)        0.124    35.925 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_5__0/O
                         net (fo=6, routed)           0.839    36.764    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[1].i_target/gen_sequential.irq_next1__1
    SLICE_X12Y3          LUT2 (Prop_lut2_I1_O)        0.124    36.888 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[0]_i_1__0/O
                         net (fo=1, routed)           0.000    36.888    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[1].i_target/D[0]
    SLICE_X12Y3          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.580    38.412    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[1].i_target/aclk
    SLICE_X12Y3          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[0]/C
                         clock pessimism              0.567    38.979    
                         clock uncertainty           -0.090    38.889    
    SLICE_X12Y3          FDCE (Setup_fdce_C_D)        0.081    38.970    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[1].i_target/gen_sequential.irq_id_reg[0]
  -------------------------------------------------------------------
                         required time                         38.970    
                         arrival time                         -36.888    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_fmt_q_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/vaddr_to_be_flushed_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        37.498ns  (logic 11.070ns (29.521%)  route 26.428ns (70.479%))
  Logic Levels:           51  (CARRY4=22 LUT1=1 LUT3=5 LUT4=3 LUT5=5 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 38.363 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.842    -0.874    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/aclk
    SLICE_X49Y143        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_fmt_q_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y143        FDCE (Prop_fdce_C_Q)         0.456    -0.418 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_fmt_q_reg[1][1]/Q
                         net (fo=124, routed)         1.174     0.756    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].mid_pipe_dst_fmt_q_reg_n_0_[1][1]
    SLICE_X54Y143        LUT3 (Prop_lut3_I2_O)        0.124     0.880 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_624/O
                         net (fo=1, routed)           0.884     1.764    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_624_n_0
    SLICE_X44Y143        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     2.356 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_506/CO[2]
                         net (fo=5, routed)           0.372     2.729    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_506_n_1
    SLICE_X44Y144        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787     3.516 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_365/O[1]
                         net (fo=2, routed)           0.590     4.106    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_365_n_6
    SLICE_X46Y144        LUT4 (Prop_lut4_I0_O)        0.303     4.409 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_504/O
                         net (fo=1, routed)           0.000     4.409    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_504_n_0
    SLICE_X46Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.942 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_356/CO[3]
                         net (fo=1, routed)           0.000     4.942    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_356_n_0
    SLICE_X46Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.059 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_205/CO[3]
                         net (fo=1, routed)           0.000     5.059    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_205_n_0
    SLICE_X46Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.176 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][0]_i_90/CO[3]
                         net (fo=35, routed)          1.576     6.753    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/preshift_mant20_in
    SLICE_X54Y143        LUT3 (Prop_lut3_I0_O)        0.124     6.877 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_88/O
                         net (fo=13, routed)          0.651     7.527    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][1]_i_88_n_0
    SLICE_X54Y144        LUT6 (Prop_lut6_I4_O)        0.124     7.651 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_340/O
                         net (fo=1, routed)           0.579     8.230    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_340_n_0
    SLICE_X55Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.354 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_183/O
                         net (fo=163, routed)         1.267     9.621    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_183_n_0
    SLICE_X35Y144        LUT4 (Prop_lut4_I1_O)        0.124     9.745 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_634/O
                         net (fo=1, routed)           0.636    10.381    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_634_n_0
    SLICE_X35Y145        LUT4 (Prop_lut4_I1_O)        0.124    10.505 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_561/O
                         net (fo=2, routed)           0.982    11.487    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_561_n_0
    SLICE_X33Y147        LUT6 (Prop_lut6_I5_O)        0.124    11.611 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_425/O
                         net (fo=1, routed)           0.416    12.028    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_425_n_0
    SLICE_X32Y148        LUT6 (Prop_lut6_I0_O)        0.124    12.152 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_267/O
                         net (fo=2, routed)           1.049    13.200    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_267_n_0
    SLICE_X30Y149        LUT3 (Prop_lut3_I0_O)        0.146    13.346 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_131/O
                         net (fo=2, routed)           0.876    14.223    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_131_n_0
    SLICE_X30Y149        LUT5 (Prop_lut5_I1_O)        0.328    14.551 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_35/O
                         net (fo=1, routed)           0.840    15.391    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_35_n_0
    SLICE_X29Y146        LUT6 (Prop_lut6_I4_O)        0.124    15.515 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_11/O
                         net (fo=4, routed)           1.471    16.986    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_11_n_0
    SLICE_X42Y133        LUT6 (Prop_lut6_I4_O)        0.124    17.110 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][3]_i_110/O
                         net (fo=1, routed)           0.488    17.598    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][3]_i_110_n_0
    SLICE_X50Y133        LUT6 (Prop_lut6_I1_O)        0.124    17.722 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][3]_i_62/O
                         net (fo=1, routed)           0.000    17.722    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][3]_i_62_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.235 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.235    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][3]_i_31_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.352 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.352    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][7]_i_30_n_0
    SLICE_X50Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.469 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.469    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][8]_i_29_n_0
    SLICE_X50Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.586 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][19]_i_94/CO[3]
                         net (fo=1, routed)           0.000    18.586    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][19]_i_94_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.825 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][19]_i_56/O[2]
                         net (fo=4, routed)           0.687    19.512    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/rounded_abs[18]
    SLICE_X53Y138        LUT1 (Prop_lut1_I0_O)        0.301    19.813 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][20]_i_61/O
                         net (fo=1, routed)           0.000    19.813    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][20]_i_61_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.363 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][20]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.363    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][20]_i_40_n_0
    SLICE_X53Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.477 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.477    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][24]_i_25_n_0
    SLICE_X53Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.591 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.591    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][31]_i_71_n_0
    SLICE_X53Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.705 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.705    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][31]_i_37_n_0
    SLICE_X53Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.819 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][36]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.819    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][36]_i_39_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.933 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][44]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.933    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][44]_i_43_n_0
    SLICE_X53Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.047 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][44]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.047    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][44]_i_22_n_0
    SLICE_X53Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.161 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][49]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.161    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][49]_i_42_n_0
    SLICE_X53Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.275 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][49]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.275    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][49]_i_22_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.389 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][56]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.389    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][56]_i_37_n_0
    SLICE_X53Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.503 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][60]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.503    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][60]_i_37_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.837 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][result][63]_i_45/O[1]
                         net (fo=1, routed)           0.842    22.679    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/rounded_int_res0[62]
    SLICE_X54Y148        LUT3 (Prop_lut3_I0_O)        0.303    22.982 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][62]_i_18/O
                         net (fo=3, routed)           0.811    23.793    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][62]_i_18_n_0
    SLICE_X54Y143        LUT5 (Prop_lut5_I1_O)        0.124    23.917 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][4]_i_30/O
                         net (fo=1, routed)           0.000    23.917    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][4]_i_30_n_0
    SLICE_X54Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    24.131 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][4]_i_22/O
                         net (fo=1, routed)           1.161    25.292    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q_reg[7][sbe][ex][cause][4]_i_22_n_0
    SLICE_X51Y142        LUT5 (Prop_lut5_I0_O)        0.325    25.617 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][4]_i_17/O
                         net (fo=3, routed)           0.465    26.082    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][4]_i_17_n_0
    SLICE_X51Y142        LUT6 (Prop_lut6_I0_O)        0.326    26.408 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_37/O
                         net (fo=26, routed)          1.079    27.487    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][ex][cause][0]_i_37_n_0
    SLICE_X55Y141        LUT5 (Prop_lut5_I2_O)        0.150    27.637 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][63]_i_14/O
                         net (fo=5, routed)           1.141    28.779    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][63]_i_14_n_0
    SLICE_X43Y130        LUT6 (Prop_lut6_I2_O)        0.326    29.105 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/mem_q[7][sbe][result][31]_i_18/O
                         net (fo=1, routed)           0.422    29.527    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_3_2
    SLICE_X42Y130        LUT6 (Prop_lut6_I4_O)        0.124    29.651 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_8/O
                         net (fo=16, routed)          0.513    30.163    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][31]_i_8_n_0
    SLICE_X41Y131        LUT5 (Prop_lut5_I4_O)        0.124    30.287 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][26]_i_6/O
                         net (fo=1, routed)           0.263    30.550    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][26]_i_6_n_0
    SLICE_X41Y131        LUT6 (Prop_lut6_I0_O)        0.124    30.674 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mem_q[7][sbe][result][26]_i_3/O
                         net (fo=16, routed)          2.161    32.835    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].out_pipe_result_q_reg[1][mantissa][26]_0
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.124    32.959 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/fu_data_q[0][imm][26]_i_11/O
                         net (fo=3, routed)           0.846    33.806    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/fu_data_q_reg[0][imm][26]_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I3_O)        0.124    33.930 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/fu_data_q[0][operand_a][26]_i_5/O
                         net (fo=1, routed)           0.000    33.930    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/fu_data_q[0][operand_a][26]_i_5_n_0
    SLICE_X31Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    34.142 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/fu_data_q_reg[0][operand_a][26]_i_3/O
                         net (fo=1, routed)           1.042    35.184    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/id_stage_i/fwd_res[21]
    SLICE_X49Y81         LUT6 (Prop_lut6_I2_O)        0.299    35.483 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/id_stage_i/i_issue_read_operands/fu_data_n_inferred__0/fu_data_q[0][operand_a][26]_i_1/O
                         net (fo=2, routed)           1.141    36.624    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/D[24]
    SLICE_X54Y87         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/vaddr_to_be_flushed_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.532    38.363    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/aclk
    SLICE_X54Y87         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/vaddr_to_be_flushed_reg[26]/C
                         clock pessimism              0.466    38.829    
                         clock uncertainty           -0.090    38.739    
    SLICE_X54Y87         FDCE (Setup_fdce_C_D)       -0.026    38.713    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/vaddr_to_be_flushed_reg[26]
  -------------------------------------------------------------------
                         required time                         38.713    
                         arrival time                         -36.624    
  -------------------------------------------------------------------
                         slack                                  2.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/st_data_q_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[3][data][36]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.820%)  route 0.242ns (63.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.557    -0.674    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/aclk
    SLICE_X47Y51         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/st_data_q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.533 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/st_data_q_reg[36]/Q
                         net (fo=5, routed)           0.242    -0.291    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[0][data][63]_0[36]
    SLICE_X53Y51         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[3][data][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.821    -0.919    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/aclk
    SLICE_X53Y51         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[3][data][36]/C
                         clock pessimism              0.504    -0.415    
    SLICE_X53Y51         FDCE (Hold_fdce_C_D)         0.070    -0.345    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[3][data][36]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.226ns (51.191%)  route 0.215ns (48.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.557    -0.675    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X48Y14         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.547 r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/Q
                         net (fo=6, routed)           0.215    -0.331    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/dout[2]
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.098    -0.233 r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/next_length_counter__0[3]
    SLICE_X50Y15         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.819    -0.921    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X50Y15         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[3]/C
                         clock pessimism              0.504    -0.417    
    SLICE_X50Y15         FDRE (Hold_fdre_C_D)         0.121    -0.296    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.501%)  route 0.199ns (58.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.582    -0.650    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X56Y8          FDCE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.509 r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=37, routed)          0.199    -0.310    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X54Y8          RAMD32                                       r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.849    -0.891    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X54Y8          RAMD32                                       r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.275    -0.616    
    SLICE_X54Y8          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.376    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.501%)  route 0.199ns (58.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.582    -0.650    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X56Y8          FDCE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.509 r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=37, routed)          0.199    -0.310    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X54Y8          RAMD32                                       r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.849    -0.891    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X54Y8          RAMD32                                       r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.275    -0.616    
    SLICE_X54Y8          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.376    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.501%)  route 0.199ns (58.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.582    -0.650    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X56Y8          FDCE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.509 r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=37, routed)          0.199    -0.310    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X54Y8          RAMD32                                       r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.849    -0.891    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X54Y8          RAMD32                                       r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
                         clock pessimism              0.275    -0.616    
    SLICE_X54Y8          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.376    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.501%)  route 0.199ns (58.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.582    -0.650    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X56Y8          FDCE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.509 r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=37, routed)          0.199    -0.310    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X54Y8          RAMD32                                       r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.849    -0.891    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X54Y8          RAMD32                                       r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.275    -0.616    
    SLICE_X54Y8          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.376    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.501%)  route 0.199ns (58.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.582    -0.650    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X56Y8          FDCE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.509 r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=37, routed)          0.199    -0.310    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X54Y8          RAMD32                                       r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.849    -0.891    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X54Y8          RAMD32                                       r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
                         clock pessimism              0.275    -0.616    
    SLICE_X54Y8          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.376    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.501%)  route 0.199ns (58.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.582    -0.650    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X56Y8          FDCE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.509 r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=37, routed)          0.199    -0.310    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X54Y8          RAMD32                                       r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.849    -0.891    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X54Y8          RAMD32                                       r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.275    -0.616    
    SLICE_X54Y8          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.376    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.501%)  route 0.199ns (58.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.582    -0.650    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X56Y8          FDCE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.509 r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=37, routed)          0.199    -0.310    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X54Y8          RAMS32                                       r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.849    -0.891    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X54Y8          RAMS32                                       r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
                         clock pessimism              0.275    -0.616    
    SLICE_X54Y8          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.376    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.501%)  route 0.199ns (58.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.582    -0.650    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X56Y8          FDCE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.509 r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=37, routed)          0.199    -0.310    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X54Y8          RAMS32                                       r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.849    -0.891    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X54Y8          RAMS32                                       r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism              0.275    -0.616    
    SLICE_X54Y8          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.376    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_SoC_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y6      SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y6      SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y7      SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y7      SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y7      SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y7      SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y5      SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y5      SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y5      SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y5      SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y27     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_SoC_clk_wiz_0_0
  To Clock:  clk_50_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.673ns  (required time - arrival time)
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_2_MST_N_SLV_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 0.580ns (7.787%)  route 6.868ns (92.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.051ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.665    -1.051    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X41Y11         FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_2_MST_N_SLV_AX2S_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.595 f  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_2_MST_N_SLV_AX2S_2/Q
                         net (fo=10, routed)          5.671     5.075    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/SPICR_2_MST_N_SLV_to_spi_clk
    SLICE_X113Y80        LUT1 (Prop_lut1_I0_O)        0.124     5.199 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/O
                         net (fo=1, routed)           1.197     6.397    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/R
    OLOGIC_X1Y97         FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.664    18.495    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y97         FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                         clock pessimism              0.452    18.948    
                         clock uncertainty           -0.080    18.868    
    OLOGIC_X1Y97         FDRE (Setup_fdre_C_R)       -0.798    18.070    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  -------------------------------------------------------------------
                         required time                         18.070    
                         arrival time                          -6.397    
  -------------------------------------------------------------------
                         slack                                 11.673    

Slack (MET) :             12.486ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 1.678ns (23.900%)  route 5.343ns (76.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    -0.896    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RLAST)
                                                      1.280     0.384 f  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0RLAST
                         net (fo=4, routed)           2.222     2.606    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124     2.730 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_3__1/O
                         net (fo=13, routed)          1.561     4.291    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X0Y46          LUT4 (Prop_lut4_I1_O)        0.124     4.415 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=12, routed)          1.081     5.496    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X3Y48          LUT5 (Prop_lut5_I3_O)        0.150     5.646 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.479     6.125    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X0Y48          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.660    18.492    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X0Y48          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.452    18.944    
                         clock uncertainty           -0.080    18.864    
    SLICE_X0Y48          FDCE (Setup_fdce_C_D)       -0.253    18.611    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         18.611    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                 12.486    

Slack (MET) :             12.500ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 1.678ns (23.900%)  route 5.343ns (76.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    -0.896    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RLAST)
                                                      1.280     0.384 f  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0RLAST
                         net (fo=4, routed)           2.222     2.606    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124     2.730 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_3__1/O
                         net (fo=13, routed)          1.561     4.291    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X0Y46          LUT4 (Prop_lut4_I1_O)        0.124     4.415 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=12, routed)          1.081     5.496    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X3Y48          LUT5 (Prop_lut5_I3_O)        0.150     5.646 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.479     6.125    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X0Y48          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.660    18.492    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X0Y48          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.452    18.944    
                         clock uncertainty           -0.080    18.864    
    SLICE_X0Y48          FDCE (Setup_fdce_C_D)       -0.239    18.625    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         18.625    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                 12.500    

Slack (MET) :             12.577ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.058ns  (logic 1.598ns (22.640%)  route 5.460ns (77.360%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 18.351 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.018ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.698    -1.018    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y57         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.562 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/Q
                         net (fo=3, routed)           1.000     0.438    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/dout[1]
    SLICE_X27Y55         LUT5 (Prop_lut5_I1_O)        0.152     0.590 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=3, routed)           0.839     1.428    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X26Y53         LUT6 (Prop_lut6_I2_O)        0.326     1.754 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/fifo_gen_inst_i_3__0/O
                         net (fo=1, routed)           0.811     2.566    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/fifo_gen_inst_i_3__0_n_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I1_O)        0.124     2.690 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/fifo_gen_inst_i_2__0/O
                         net (fo=15, routed)          1.258     3.947    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X26Y58         LUT4 (Prop_lut4_I1_O)        0.157     4.104 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=12, routed)          0.706     4.810    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg[0]
    SLICE_X27Y58         LUT5 (Prop_lut5_I3_O)        0.383     5.193 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.847     6.040    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X26Y58         FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.520    18.351    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X26Y58         FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.567    18.918    
                         clock uncertainty           -0.080    18.838    
    SLICE_X26Y58         FDCE (Setup_fdce_C_D)       -0.221    18.617    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                 12.577    

Slack (MET) :             12.619ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 1.652ns (23.227%)  route 5.460ns (76.773%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    -0.896    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RLAST)
                                                      1.280     0.384 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0RLAST
                         net (fo=4, routed)           2.222     2.606    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124     2.730 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_3__1/O
                         net (fo=13, routed)          1.561     4.291    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X0Y46          LUT4 (Prop_lut4_I1_O)        0.124     4.415 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=12, routed)          0.952     5.367    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X3Y46          LUT6 (Prop_lut6_I0_O)        0.124     5.491 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.725     6.216    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_0
    SLICE_X0Y46          FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.659    18.491    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X0Y46          FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.452    18.943    
                         clock uncertainty           -0.080    18.863    
    SLICE_X0Y46          FDPE (Setup_fdpe_C_D)       -0.028    18.835    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         18.835    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                 12.619    

Slack (MET) :             12.667ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 1.368ns (19.396%)  route 5.685ns (80.604%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 18.356 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.757    -0.959    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/aclk
    SLICE_X18Y49         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[2]/Q
                         net (fo=4, routed)           0.989     0.547    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[2]
    SLICE_X17Y48         LUT6 (Prop_lut6_I5_O)        0.124     0.671 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/s_axi_bvalid_INST_0_i_1/O
                         net (fo=3, routed)           1.274     1.945    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/s_axi_bvalid_INST_0_i_1_n_0
    SLICE_X22Y47         LUT4 (Prop_lut4_I0_O)        0.124     2.069 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/fifo_gen_inst_i_3/O
                         net (fo=13, routed)          1.727     3.796    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/USE_WRITE.wr_cmd_b_ready
    SLICE_X27Y52         LUT6 (Prop_lut6_I5_O)        0.124     3.920 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/USE_B_CHANNEL.cmd_b_depth[4]_i_2/O
                         net (fo=6, routed)           1.118     5.038    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_empty0
    SLICE_X28Y55         LUT5 (Prop_lut5_I1_O)        0.152     5.190 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/USE_B_CHANNEL.cmd_b_depth[5]_i_4/O
                         net (fo=1, routed)           0.578     5.768    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/USE_B_CHANNEL.cmd_b_depth[5]_i_4_n_0
    SLICE_X28Y54         LUT4 (Prop_lut4_I1_O)        0.326     6.094 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/USE_B_CHANNEL.cmd_b_depth[5]_i_2/O
                         net (fo=1, routed)           0.000     6.094    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue_n_18
    SLICE_X28Y54         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.525    18.356    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y54         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth_reg[5]/C
                         clock pessimism              0.452    18.808    
                         clock uncertainty           -0.080    18.728    
    SLICE_X28Y54         FDRE (Setup_fdre_C_D)        0.032    18.760    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth_reg[5]
  -------------------------------------------------------------------
                         required time                         18.760    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                 12.667    

Slack (MET) :             12.807ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.868ns  (logic 2.265ns (32.978%)  route 4.603ns (67.022%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 18.355 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    -0.896    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     0.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           0.862     1.243    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y54         LUT3 (Prop_lut3_I0_O)        0.148     1.391 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          0.991     2.381    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[5]_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I4_O)        0.328     2.709 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/fifo_gen_inst_i_2__0/O
                         net (fo=15, routed)          1.258     3.967    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X26Y58         LUT4 (Prop_lut4_I1_O)        0.157     4.124 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=12, routed)          1.148     5.272    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg[0]
    SLICE_X27Y58         LUT6 (Prop_lut6_I0_O)        0.355     5.627 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.346     5.972    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_0
    SLICE_X28Y58         FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.524    18.355    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X28Y58         FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.567    18.922    
                         clock uncertainty           -0.080    18.842    
    SLICE_X28Y58         FDPE (Setup_fdpe_C_D)       -0.062    18.780    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         18.780    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 12.807    

Slack (MET) :             12.816ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 2.265ns (32.950%)  route 4.609ns (67.050%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 18.355 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    -0.896    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     0.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           0.862     1.243    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y54         LUT3 (Prop_lut3_I0_O)        0.148     1.391 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          0.991     2.381    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[5]_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I4_O)        0.328     2.709 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/fifo_gen_inst_i_2__0/O
                         net (fo=15, routed)          1.258     3.967    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X26Y58         LUT4 (Prop_lut4_I1_O)        0.157     4.124 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=12, routed)          1.148     5.272    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg[0]
    SLICE_X27Y58         LUT6 (Prop_lut6_I0_O)        0.355     5.627 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.351     5.978    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_0
    SLICE_X28Y58         FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.524    18.355    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X28Y58         FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.567    18.922    
                         clock uncertainty           -0.080    18.842    
    SLICE_X28Y58         FDPE (Setup_fdpe_C_D)       -0.047    18.795    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                          -5.978    
  -------------------------------------------------------------------
                         slack                                 12.816    

Slack (MET) :             12.823ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.923ns  (logic 1.652ns (23.862%)  route 5.271ns (76.138%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    -0.896    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RLAST)
                                                      1.280     0.384 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0RLAST
                         net (fo=4, routed)           2.222     2.606    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124     2.730 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_3__1/O
                         net (fo=13, routed)          1.561     4.291    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X0Y46          LUT4 (Prop_lut4_I1_O)        0.124     4.415 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=12, routed)          0.952     5.367    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X3Y46          LUT6 (Prop_lut6_I0_O)        0.124     5.491 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.536     6.027    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_0
    SLICE_X0Y46          FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.659    18.491    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X0Y46          FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.452    18.943    
                         clock uncertainty           -0.080    18.863    
    SLICE_X0Y46          FDPE (Setup_fdpe_C_D)       -0.013    18.850    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         18.850    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                 12.823    

Slack (MET) :             12.945ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 1.598ns (23.899%)  route 5.089ns (76.101%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 18.351 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.018ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.698    -1.018    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y57         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.562 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/Q
                         net (fo=3, routed)           1.000     0.438    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/dout[1]
    SLICE_X27Y55         LUT5 (Prop_lut5_I1_O)        0.152     0.590 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=3, routed)           0.839     1.428    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X26Y53         LUT6 (Prop_lut6_I2_O)        0.326     1.754 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/fifo_gen_inst_i_3__0/O
                         net (fo=1, routed)           0.811     2.566    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/fifo_gen_inst_i_3__0_n_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I1_O)        0.124     2.690 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/fifo_gen_inst_i_2__0/O
                         net (fo=15, routed)          1.258     3.947    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X26Y58         LUT4 (Prop_lut4_I1_O)        0.157     4.104 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=12, routed)          0.706     4.810    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg[0]
    SLICE_X27Y58         LUT5 (Prop_lut5_I3_O)        0.383     5.193 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.475     5.668    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X26Y58         FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.520    18.351    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X26Y58         FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.567    18.918    
                         clock uncertainty           -0.080    18.838    
    SLICE_X26Y58         FDCE (Setup_fdce_C_D)       -0.224    18.614    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                 12.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.667%)  route 0.206ns (59.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.576    -0.655    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y56         FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=18, routed)          0.206    -0.309    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/ADDRD3
    SLICE_X26Y56         RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.843    -0.897    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/WCLK
    SLICE_X26Y56         RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMA/CLK
                         clock pessimism              0.274    -0.622    
    SLICE_X26Y56         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.382    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMA
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.667%)  route 0.206ns (59.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.576    -0.655    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y56         FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=18, routed)          0.206    -0.309    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/ADDRD3
    SLICE_X26Y56         RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.843    -0.897    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/WCLK
    SLICE_X26Y56         RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMA_D1/CLK
                         clock pessimism              0.274    -0.622    
    SLICE_X26Y56         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.382    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.667%)  route 0.206ns (59.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.576    -0.655    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y56         FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=18, routed)          0.206    -0.309    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/ADDRD3
    SLICE_X26Y56         RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.843    -0.897    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/WCLK
    SLICE_X26Y56         RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMB/CLK
                         clock pessimism              0.274    -0.622    
    SLICE_X26Y56         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.382    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMB
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.667%)  route 0.206ns (59.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.576    -0.655    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y56         FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=18, routed)          0.206    -0.309    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/ADDRD3
    SLICE_X26Y56         RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.843    -0.897    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/WCLK
    SLICE_X26Y56         RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMB_D1/CLK
                         clock pessimism              0.274    -0.622    
    SLICE_X26Y56         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.382    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.667%)  route 0.206ns (59.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.576    -0.655    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y56         FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=18, routed)          0.206    -0.309    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/ADDRD3
    SLICE_X26Y56         RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.843    -0.897    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/WCLK
    SLICE_X26Y56         RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMC/CLK
                         clock pessimism              0.274    -0.622    
    SLICE_X26Y56         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.382    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMC
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.667%)  route 0.206ns (59.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.576    -0.655    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y56         FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=18, routed)          0.206    -0.309    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/ADDRD3
    SLICE_X26Y56         RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.843    -0.897    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/WCLK
    SLICE_X26Y56         RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMC_D1/CLK
                         clock pessimism              0.274    -0.622    
    SLICE_X26Y56         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.382    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.667%)  route 0.206ns (59.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.576    -0.655    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y56         FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=18, routed)          0.206    -0.309    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/ADDRD3
    SLICE_X26Y56         RAMS32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.843    -0.897    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/WCLK
    SLICE_X26Y56         RAMS32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMD/CLK
                         clock pessimism              0.274    -0.622    
    SLICE_X26Y56         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.382    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMD
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.667%)  route 0.206ns (59.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.576    -0.655    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y56         FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=18, routed)          0.206    -0.309    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/ADDRD3
    SLICE_X26Y56         RAMS32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.843    -0.897    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/WCLK
    SLICE_X26Y56         RAMS32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMD_D1/CLK
                         clock pessimism              0.274    -0.622    
    SLICE_X26Y56         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.382    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.341%)  route 0.253ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.574    -0.657    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y52         FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.493 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=6, routed)           0.253    -0.241    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[1]
    SLICE_X26Y48         FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.860    -0.880    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y48         FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.509    -0.371    
    SLICE_X26Y48         FDCE (Hold_fdce_C_D)         0.053    -0.318    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.097%)  route 0.344ns (70.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.558    -0.674    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X53Y4          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/Q
                         net (fo=1, routed)           0.344    -0.189    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[1]
    RAMB18_X3Y0          RAMB18E1                                     r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.892    -0.847    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X3Y0          RAMB18E1                                     r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.275    -0.572    
    RAMB18_X3Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.276    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_SoC_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X3Y0      SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X3Y1      SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   SoC_i/clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         20.000      17.845     BUFHCE_X0Y25     SoC_i/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X1Y98     SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     OLOGIC_X1Y97     SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X21Y46     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X14Y47     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X21Y46     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y48      SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y48      SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y48      SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y48      SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y57     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y57     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y57     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y57     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y57     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y57     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y48      SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y48      SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y48      SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y48      SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y57     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y57     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y57     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y57     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y57     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y57     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SoC_clk_wiz_0_0
  To Clock:  clkfbout_SoC_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SoC_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   SoC_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.527ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.642ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[29][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        6.115ns  (logic 0.772ns (12.625%)  route 5.343ns (87.376%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 102.830 - 100.000 ) 
    Source Clock Delay      (SCD):    7.965ns = ( 87.965 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844    83.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518    83.656 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385    86.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    86.142 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.823    87.965    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y30          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.524    88.489 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.964    91.452    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X30Y100        LUT3 (Prop_lut3_I2_O)        0.124    91.576 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          2.379    93.956    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X32Y109        LUT6 (Prop_lut6_I0_O)        0.124    94.080 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[29][0]_i_1/O
                         net (fo=1, routed)           0.000    94.080    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[29][0]_i_1_n_0
    SLICE_X32Y109        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[29][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.651   102.830    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y109        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[29][0]/C
                         clock pessimism              0.115   102.945    
                         clock uncertainty           -0.302   102.643    
    SLICE_X32Y109        FDRE (Setup_fdre_C_D)        0.079   102.722    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[29][0]
  -------------------------------------------------------------------
                         required time                        102.722    
                         arrival time                         -94.080    
  -------------------------------------------------------------------
                         slack                                  8.642    

Slack (MET) :             8.661ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[28][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        6.096ns  (logic 0.772ns (12.664%)  route 5.324ns (87.336%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 102.830 - 100.000 ) 
    Source Clock Delay      (SCD):    7.965ns = ( 87.965 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844    83.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518    83.656 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385    86.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    86.142 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.823    87.965    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y30          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.524    88.489 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.964    91.452    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X30Y100        LUT3 (Prop_lut3_I2_O)        0.124    91.576 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          2.360    93.937    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X32Y109        LUT6 (Prop_lut6_I0_O)        0.124    94.061 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[28][0]_i_1/O
                         net (fo=1, routed)           0.000    94.061    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[28][0]_i_1_n_0
    SLICE_X32Y109        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.651   102.830    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y109        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[28][0]/C
                         clock pessimism              0.115   102.945    
                         clock uncertainty           -0.302   102.643    
    SLICE_X32Y109        FDRE (Setup_fdre_C_D)        0.079   102.722    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[28][0]
  -------------------------------------------------------------------
                         required time                        102.722    
                         arrival time                         -94.061    
  -------------------------------------------------------------------
                         slack                                  8.661    

Slack (MET) :             8.785ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[25][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        5.924ns  (logic 0.772ns (13.032%)  route 5.152ns (86.968%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 102.830 - 100.000 ) 
    Source Clock Delay      (SCD):    7.965ns = ( 87.965 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844    83.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518    83.656 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385    86.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    86.142 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.823    87.965    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y30          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.524    88.489 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.964    91.452    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X30Y100        LUT3 (Prop_lut3_I2_O)        0.124    91.576 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          2.188    93.765    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X33Y109        LUT6 (Prop_lut6_I0_O)        0.124    93.889 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[25][0]_i_1/O
                         net (fo=1, routed)           0.000    93.889    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[25][0]_i_1_n_0
    SLICE_X33Y109        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.651   102.830    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X33Y109        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[25][0]/C
                         clock pessimism              0.115   102.945    
                         clock uncertainty           -0.302   102.643    
    SLICE_X33Y109        FDRE (Setup_fdre_C_D)        0.031   102.674    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[25][0]
  -------------------------------------------------------------------
                         required time                        102.674    
                         arrival time                         -93.889    
  -------------------------------------------------------------------
                         slack                                  8.785    

Slack (MET) :             8.841ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[30][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        5.868ns  (logic 0.772ns (13.156%)  route 5.096ns (86.844%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 102.830 - 100.000 ) 
    Source Clock Delay      (SCD):    7.965ns = ( 87.965 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844    83.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518    83.656 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385    86.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    86.142 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.823    87.965    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y30          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.524    88.489 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.964    91.452    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X30Y100        LUT3 (Prop_lut3_I2_O)        0.124    91.576 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          2.132    93.709    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X33Y109        LUT6 (Prop_lut6_I0_O)        0.124    93.833 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[30][0]_i_1/O
                         net (fo=1, routed)           0.000    93.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[30][0]_i_1_n_0
    SLICE_X33Y109        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[30][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.651   102.830    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X33Y109        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[30][0]/C
                         clock pessimism              0.115   102.945    
                         clock uncertainty           -0.302   102.643    
    SLICE_X33Y109        FDRE (Setup_fdre_C_D)        0.031   102.674    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[30][0]
  -------------------------------------------------------------------
                         required time                        102.674    
                         arrival time                         -93.833    
  -------------------------------------------------------------------
                         slack                                  8.841    

Slack (MET) :             8.878ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[21][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        5.881ns  (logic 0.772ns (13.127%)  route 5.109ns (86.873%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 102.832 - 100.000 ) 
    Source Clock Delay      (SCD):    7.965ns = ( 87.965 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844    83.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518    83.656 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385    86.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    86.142 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.823    87.965    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y30          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.524    88.489 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.964    91.452    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X30Y100        LUT3 (Prop_lut3_I2_O)        0.124    91.576 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          2.145    93.722    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    93.846 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[21][0]_i_1/O
                         net (fo=1, routed)           0.000    93.846    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[21][0]_i_1_n_0
    SLICE_X34Y108        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.653   102.832    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y108        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[21][0]/C
                         clock pessimism              0.115   102.947    
                         clock uncertainty           -0.302   102.645    
    SLICE_X34Y108        FDRE (Setup_fdre_C_D)        0.079   102.724    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[21][0]
  -------------------------------------------------------------------
                         required time                        102.724    
                         arrival time                         -93.846    
  -------------------------------------------------------------------
                         slack                                  8.878    

Slack (MET) :             9.038ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[27][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        5.721ns  (logic 0.772ns (13.494%)  route 4.949ns (86.506%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 102.830 - 100.000 ) 
    Source Clock Delay      (SCD):    7.965ns = ( 87.965 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844    83.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518    83.656 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385    86.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    86.142 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.823    87.965    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y30          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.524    88.489 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.964    91.452    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X30Y100        LUT3 (Prop_lut3_I2_O)        0.124    91.576 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.985    93.562    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X32Y109        LUT6 (Prop_lut6_I0_O)        0.124    93.686 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[27][0]_i_1/O
                         net (fo=1, routed)           0.000    93.686    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[27][0]_i_1_n_0
    SLICE_X32Y109        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.651   102.830    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y109        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[27][0]/C
                         clock pessimism              0.115   102.945    
                         clock uncertainty           -0.302   102.643    
    SLICE_X32Y109        FDRE (Setup_fdre_C_D)        0.081   102.724    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[27][0]
  -------------------------------------------------------------------
                         required time                        102.724    
                         arrival time                         -93.686    
  -------------------------------------------------------------------
                         slack                                  9.038    

Slack (MET) :             9.054ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[26][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        5.701ns  (logic 0.772ns (13.541%)  route 4.929ns (86.459%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 102.830 - 100.000 ) 
    Source Clock Delay      (SCD):    7.965ns = ( 87.965 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844    83.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518    83.656 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385    86.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    86.142 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.823    87.965    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y30          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.524    88.489 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.964    91.452    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X30Y100        LUT3 (Prop_lut3_I2_O)        0.124    91.576 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.965    93.542    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X32Y109        LUT6 (Prop_lut6_I0_O)        0.124    93.666 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[26][0]_i_1/O
                         net (fo=1, routed)           0.000    93.666    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[26][0]_i_1_n_0
    SLICE_X32Y109        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[26][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.651   102.830    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y109        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[26][0]/C
                         clock pessimism              0.115   102.945    
                         clock uncertainty           -0.302   102.643    
    SLICE_X32Y109        FDRE (Setup_fdre_C_D)        0.077   102.720    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[26][0]
  -------------------------------------------------------------------
                         required time                        102.720    
                         arrival time                         -93.666    
  -------------------------------------------------------------------
                         slack                                  9.054    

Slack (MET) :             9.097ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[15][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        5.660ns  (logic 0.772ns (13.639%)  route 4.888ns (86.362%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 102.832 - 100.000 ) 
    Source Clock Delay      (SCD):    7.965ns = ( 87.965 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844    83.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518    83.656 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385    86.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    86.142 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.823    87.965    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y30          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.524    88.489 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.964    91.452    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X30Y100        LUT3 (Prop_lut3_I2_O)        0.124    91.576 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.925    93.501    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    93.625 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[15][0]_i_1/O
                         net (fo=1, routed)           0.000    93.625    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[15][0]_i_1_n_0
    SLICE_X34Y108        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.653   102.832    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y108        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[15][0]/C
                         clock pessimism              0.115   102.947    
                         clock uncertainty           -0.302   102.645    
    SLICE_X34Y108        FDRE (Setup_fdre_C_D)        0.077   102.722    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[15][0]
  -------------------------------------------------------------------
                         required time                        102.722    
                         arrival time                         -93.625    
  -------------------------------------------------------------------
                         slack                                  9.097    

Slack (MET) :             9.100ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[16][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        5.661ns  (logic 0.772ns (13.638%)  route 4.889ns (86.363%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 102.832 - 100.000 ) 
    Source Clock Delay      (SCD):    7.965ns = ( 87.965 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844    83.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518    83.656 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385    86.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    86.142 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.823    87.965    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y30          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.524    88.489 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.964    91.452    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X30Y100        LUT3 (Prop_lut3_I2_O)        0.124    91.576 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.925    93.502    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    93.626 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[16][0]_i_1/O
                         net (fo=1, routed)           0.000    93.626    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[16][0]_i_1_n_0
    SLICE_X34Y108        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.653   102.832    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y108        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[16][0]/C
                         clock pessimism              0.115   102.947    
                         clock uncertainty           -0.302   102.645    
    SLICE_X34Y108        FDRE (Setup_fdre_C_D)        0.081   102.726    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[16][0]
  -------------------------------------------------------------------
                         required time                        102.726    
                         arrival time                         -93.626    
  -------------------------------------------------------------------
                         slack                                  9.100    

Slack (MET) :             9.215ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[10][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        5.495ns  (logic 0.772ns (14.049%)  route 4.723ns (85.951%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 102.833 - 100.000 ) 
    Source Clock Delay      (SCD):    7.965ns = ( 87.965 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844    83.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518    83.656 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385    86.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    86.142 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.823    87.965    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y30          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.524    88.489 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.964    91.452    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X30Y100        LUT3 (Prop_lut3_I2_O)        0.124    91.576 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.759    93.336    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X35Y106        LUT6 (Prop_lut6_I0_O)        0.124    93.460 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[10][0]_i_1/O
                         net (fo=1, routed)           0.000    93.460    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[10][0]_i_1_n_0
    SLICE_X35Y106        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   102.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X35Y106        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[10][0]/C
                         clock pessimism              0.115   102.948    
                         clock uncertainty           -0.302   102.646    
    SLICE_X35Y106        FDRE (Setup_fdre_C_D)        0.029   102.675    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[10][0]
  -------------------------------------------------------------------
                         required time                        102.675    
                         arrival time                         -93.460    
  -------------------------------------------------------------------
                         slack                                  9.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.527ns  (arrival time - required time)
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.071ns (4.049%)  route 1.683ns (95.951%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640     0.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898     2.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.064 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.785     2.849    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG
    SLICE_X34Y106        LUT6 (Prop_lut6_I3_O)        0.045     2.894 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.000     2.894    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X34Y106        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism             -0.030     1.247    
    SLICE_X34Y106        FDRE (Hold_fdre_C_D)         0.120     1.367    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             2.957ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@80.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        1.638ns  (logic 0.257ns (15.694%)  route 1.381ns (84.306%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 81.297 - 80.000 ) 
    Source Clock Delay      (SCD):    2.678ns = ( 82.678 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    80.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640    80.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164    81.140 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898    82.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    82.064 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.615    82.678    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y30          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.167    82.845 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.224    84.069    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X30Y100        LUT3 (Prop_lut3_I2_O)        0.045    84.114 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.157    84.271    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.045    84.316 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[5][0]_i_1/O
                         net (fo=1, routed)           0.000    84.316    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[5][0]_i_1_n_0
    SLICE_X29Y100        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    80.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    80.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.931    81.297    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X29Y100        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[5][0]/C
                         clock pessimism             -0.030    81.267    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.092    81.359    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[5][0]
  -------------------------------------------------------------------
                         required time                        -81.359    
                         arrival time                          84.316    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             2.968ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@80.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        1.647ns  (logic 0.257ns (15.600%)  route 1.390ns (84.400%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 81.297 - 80.000 ) 
    Source Clock Delay      (SCD):    2.678ns = ( 82.678 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    80.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640    80.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164    81.140 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898    82.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    82.064 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.615    82.678    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y30          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.167    82.845 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.224    84.069    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X30Y100        LUT3 (Prop_lut3_I2_O)        0.045    84.114 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.167    84.281    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X31Y101        LUT6 (Prop_lut6_I0_O)        0.045    84.326 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[1][0]_i_1/O
                         net (fo=1, routed)           0.000    84.326    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[1][0]_i_1_n_0
    SLICE_X31Y101        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    80.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    80.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.931    81.297    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X31Y101        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[1][0]/C
                         clock pessimism             -0.030    81.267    
    SLICE_X31Y101        FDRE (Hold_fdre_C_D)         0.091    81.358    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[1][0]
  -------------------------------------------------------------------
                         required time                        -81.358    
                         arrival time                          84.326    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             3.020ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@80.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        1.700ns  (logic 0.257ns (15.114%)  route 1.443ns (84.886%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 81.297 - 80.000 ) 
    Source Clock Delay      (SCD):    2.678ns = ( 82.678 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    80.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640    80.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164    81.140 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898    82.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    82.064 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.615    82.678    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y30          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.167    82.845 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.224    84.069    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X30Y100        LUT3 (Prop_lut3_I2_O)        0.045    84.114 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.220    84.334    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X31Y101        LUT6 (Prop_lut6_I0_O)        0.045    84.379 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[2][0]_i_1/O
                         net (fo=1, routed)           0.000    84.379    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[2][0]_i_1_n_0
    SLICE_X31Y101        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    80.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    80.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.931    81.297    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X31Y101        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[2][0]/C
                         clock pessimism             -0.030    81.267    
    SLICE_X31Y101        FDRE (Hold_fdre_C_D)         0.092    81.359    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[2][0]
  -------------------------------------------------------------------
                         required time                        -81.359    
                         arrival time                          84.379    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.093ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@80.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        1.774ns  (logic 0.257ns (14.489%)  route 1.517ns (85.511%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 81.297 - 80.000 ) 
    Source Clock Delay      (SCD):    2.678ns = ( 82.678 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    80.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640    80.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164    81.140 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898    82.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    82.064 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.615    82.678    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y30          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.167    82.845 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.224    84.069    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X30Y100        LUT3 (Prop_lut3_I2_O)        0.045    84.114 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.293    84.407    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X31Y102        LUT6 (Prop_lut6_I0_O)        0.045    84.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[6][0]_i_1/O
                         net (fo=1, routed)           0.000    84.452    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[6][0]_i_1_n_0
    SLICE_X31Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    80.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    80.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.931    81.297    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X31Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[6][0]/C
                         clock pessimism             -0.030    81.267    
    SLICE_X31Y102        FDRE (Hold_fdre_C_D)         0.092    81.359    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[6][0]
  -------------------------------------------------------------------
                         required time                        -81.359    
                         arrival time                          84.452    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.095ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@80.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        1.776ns  (logic 0.257ns (14.474%)  route 1.519ns (85.526%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 81.297 - 80.000 ) 
    Source Clock Delay      (SCD):    2.678ns = ( 82.678 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    80.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640    80.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164    81.140 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898    82.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    82.064 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.615    82.678    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y30          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.167    82.845 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.224    84.069    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X30Y100        LUT3 (Prop_lut3_I2_O)        0.045    84.114 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.295    84.409    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.045    84.454 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[3][0]_i_1/O
                         net (fo=1, routed)           0.000    84.454    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[3][0]_i_1_n_0
    SLICE_X29Y100        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    80.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    80.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.931    81.297    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X29Y100        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[3][0]/C
                         clock pessimism             -0.030    81.267    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.092    81.359    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[3][0]
  -------------------------------------------------------------------
                         required time                        -81.359    
                         arrival time                          84.454    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             3.097ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@80.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        1.777ns  (logic 0.257ns (14.466%)  route 1.520ns (85.534%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 81.297 - 80.000 ) 
    Source Clock Delay      (SCD):    2.678ns = ( 82.678 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    80.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640    80.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164    81.140 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898    82.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    82.064 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.615    82.678    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y30          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.167    82.845 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.224    84.069    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X30Y100        LUT3 (Prop_lut3_I2_O)        0.045    84.114 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.296    84.410    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.045    84.455 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_1/O
                         net (fo=1, routed)           0.000    84.455    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_1_n_0
    SLICE_X29Y100        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    80.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    80.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.931    81.297    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X29Y100        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[0][0]/C
                         clock pessimism             -0.030    81.267    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.091    81.358    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                        -81.358    
                         arrival time                          84.455    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.179ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@80.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        1.858ns  (logic 0.257ns (13.831%)  route 1.601ns (86.169%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 81.297 - 80.000 ) 
    Source Clock Delay      (SCD):    2.678ns = ( 82.678 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    80.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640    80.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164    81.140 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898    82.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    82.064 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.615    82.678    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y30          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.167    82.845 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.224    84.069    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X30Y100        LUT3 (Prop_lut3_I2_O)        0.045    84.114 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.378    84.492    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X31Y102        LUT6 (Prop_lut6_I0_O)        0.045    84.537 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[4][0]_i_1/O
                         net (fo=1, routed)           0.000    84.537    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[4][0]_i_1_n_0
    SLICE_X31Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    80.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    80.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.931    81.297    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X31Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[4][0]/C
                         clock pessimism             -0.030    81.267    
    SLICE_X31Y102        FDRE (Hold_fdre_C_D)         0.091    81.358    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[4][0]
  -------------------------------------------------------------------
                         required time                        -81.358    
                         arrival time                          84.537    
  -------------------------------------------------------------------
                         slack                                  3.179    

Slack (MET) :             3.179ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@80.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        1.860ns  (logic 0.257ns (13.819%)  route 1.603ns (86.181%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 81.297 - 80.000 ) 
    Source Clock Delay      (SCD):    2.678ns = ( 82.678 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    80.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640    80.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164    81.140 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898    82.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    82.064 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.615    82.678    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y30          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.167    82.845 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.224    84.069    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X30Y100        LUT3 (Prop_lut3_I2_O)        0.045    84.114 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.379    84.493    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X31Y102        LUT6 (Prop_lut6_I0_O)        0.045    84.538 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[7][0]_i_1/O
                         net (fo=1, routed)           0.000    84.538    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[7][0]_i_1_n_0
    SLICE_X31Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    80.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    80.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.931    81.297    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X31Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[7][0]/C
                         clock pessimism             -0.030    81.267    
    SLICE_X31Y102        FDRE (Hold_fdre_C_D)         0.092    81.359    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[7][0]
  -------------------------------------------------------------------
                         required time                        -81.359    
                         arrival time                          84.538    
  -------------------------------------------------------------------
                         slack                                  3.179    

Slack (MET) :             3.185ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[12][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@80.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        1.863ns  (logic 0.257ns (13.796%)  route 1.606ns (86.204%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 81.295 - 80.000 ) 
    Source Clock Delay      (SCD):    2.678ns = ( 82.678 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    80.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640    80.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164    81.140 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898    82.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    82.064 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.615    82.678    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y30          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.167    82.845 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.224    84.069    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X30Y100        LUT3 (Prop_lut3_I2_O)        0.045    84.114 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.382    84.496    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X27Y105        LUT6 (Prop_lut6_I0_O)        0.045    84.541 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[12][0]_i_1/O
                         net (fo=1, routed)           0.000    84.541    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[12][0]_i_1_n_0
    SLICE_X27Y105        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    80.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    80.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.929    81.295    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X27Y105        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[12][0]/C
                         clock pessimism             -0.030    81.265    
    SLICE_X27Y105        FDRE (Hold_fdre_C_D)         0.091    81.356    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[12][0]
  -------------------------------------------------------------------
                         required time                        -81.356    
                         arrival time                          84.541    
  -------------------------------------------------------------------
                         slack                                  3.185    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       74.260ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.260ns  (required time - arrival time)
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        5.498ns  (logic 0.574ns (10.441%)  route 4.924ns (89.559%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102                                     0.000     0.000 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           3.953     4.409    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tdi
    SLICE_X15Y28         LUT2 (Prop_lut2_I0_O)        0.118     4.527 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[zero1][31]_i_1/O
                         net (fo=1, routed)           0.970     5.498    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_d[zero1][31]
    SLICE_X1Y28          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X1Y28          FDCE (Setup_fdce_C_D)       -0.242    79.758    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]
  -------------------------------------------------------------------
                         required time                         79.758    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                 74.260    

Slack (MET) :             74.575ns  (required time - arrival time)
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        5.500ns  (logic 0.608ns (11.054%)  route 4.892ns (88.946%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102                                     0.000     0.000 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           4.892     5.348    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tdi
    SLICE_X1Y30          LUT3 (Prop_lut3_I2_O)        0.152     5.500 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q[4]_i_2/O
                         net (fo=1, routed)           0.000     5.500    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_d[4]
    SLICE_X1Y30          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X1Y30          FDCE (Setup_fdce_C_D)        0.075    80.075    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q_reg[4]
  -------------------------------------------------------------------
                         required time                         80.075    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 74.575    

Slack (MET) :             74.722ns  (required time - arrival time)
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        5.310ns  (logic 0.580ns (10.922%)  route 4.730ns (89.078%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102                                     0.000     0.000 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          4.730     5.186    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     5.310 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[8]_i_1/O
                         net (fo=1, routed)           0.000     5.310    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[8]_i_1_n_0
    SLICE_X1Y31          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X1Y31          FDCE (Setup_fdce_C_D)        0.032    80.032    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]
  -------------------------------------------------------------------
                         required time                         80.032    
                         arrival time                          -5.310    
  -------------------------------------------------------------------
                         slack                                 74.722    

Slack (MET) :             74.891ns  (required time - arrival time)
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        5.188ns  (logic 0.580ns (11.180%)  route 4.608ns (88.820%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102                                     0.000     0.000 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           4.608     5.064    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tdi
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     5.188 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q[31]_i_2/O
                         net (fo=1, routed)           0.000     5.188    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_d[31]
    SLICE_X2Y32          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X2Y32          FDCE (Setup_fdce_C_D)        0.079    80.079    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[31]
  -------------------------------------------------------------------
                         required time                         80.079    
                         arrival time                          -5.188    
  -------------------------------------------------------------------
                         slack                                 74.891    

Slack (MET) :             74.903ns  (required time - arrival time)
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        5.128ns  (logic 0.580ns (11.310%)  route 4.548ns (88.690%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102                                     0.000     0.000 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          4.548     5.004    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.124     5.128 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[7]_i_1/O
                         net (fo=1, routed)           0.000     5.128    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[7]_i_1_n_0
    SLICE_X1Y31          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X1Y31          FDCE (Setup_fdce_C_D)        0.031    80.031    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]
  -------------------------------------------------------------------
                         required time                         80.031    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 74.903    

Slack (MET) :             74.918ns  (required time - arrival time)
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        5.157ns  (logic 0.609ns (11.809%)  route 4.548ns (88.191%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102                                     0.000     0.000 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          4.548     5.004    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.153     5.157 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[9]_i_1/O
                         net (fo=1, routed)           0.000     5.157    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[9]_i_1_n_0
    SLICE_X1Y31          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X1Y31          FDCE (Setup_fdce_C_D)        0.075    80.075    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]
  -------------------------------------------------------------------
                         required time                         80.075    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                 74.918    

Slack (MET) :             75.039ns  (required time - arrival time)
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/bypass_q_reg/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        5.040ns  (logic 0.580ns (11.507%)  route 4.460ns (88.493%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102                                     0.000     0.000 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           4.460     4.916    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tdi
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124     5.040 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/bypass_q_i_1/O
                         net (fo=1, routed)           0.000     5.040    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/bypass_q_i_1_n_0
    SLICE_X4Y33          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/bypass_q_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X4Y33          FDCE (Setup_fdce_C_D)        0.079    80.079    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/bypass_q_reg
  -------------------------------------------------------------------
                         required time                         80.079    
                         arrival time                          -5.040    
  -------------------------------------------------------------------
                         slack                                 75.039    

Slack (MET) :             75.127ns  (required time - arrival time)
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        4.904ns  (logic 0.580ns (11.826%)  route 4.324ns (88.174%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102                                     0.000     0.000 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          4.324     4.780    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X1Y31          LUT4 (Prop_lut4_I2_O)        0.124     4.904 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[5]_i_1/O
                         net (fo=1, routed)           0.000     4.904    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[5]_i_1_n_0
    SLICE_X1Y31          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X1Y31          FDCE (Setup_fdce_C_D)        0.031    80.031    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]
  -------------------------------------------------------------------
                         required time                         80.031    
                         arrival time                          -4.904    
  -------------------------------------------------------------------
                         slack                                 75.127    

Slack (MET) :             75.174ns  (required time - arrival time)
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        4.905ns  (logic 0.580ns (11.826%)  route 4.325ns (88.174%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102                                     0.000     0.000 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          4.325     4.781    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X0Y31          LUT5 (Prop_lut5_I1_O)        0.124     4.905 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.905    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[0]_i_1_n_0
    SLICE_X0Y31          FDPE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X0Y31          FDPE (Setup_fdpe_C_D)        0.079    80.079    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         80.079    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                 75.174    

Slack (MET) :             75.176ns  (required time - arrival time)
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        4.899ns  (logic 0.575ns (11.736%)  route 4.324ns (88.264%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102                                     0.000     0.000 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          4.324     4.780    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X1Y31          LUT3 (Prop_lut3_I2_O)        0.119     4.899 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[6]_i_1/O
                         net (fo=1, routed)           0.000     4.899    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[6]_i_1_n_0
    SLICE_X1Y31          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X1Y31          FDCE (Setup_fdce_C_D)        0.075    80.075    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]
  -------------------------------------------------------------------
                         required time                         80.075    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                 75.176    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25_SoC_clk_wiz_0_0
  To Clock:  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       27.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.518ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_25_SoC_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        19.913ns  (logic 0.456ns (2.290%)  route 19.457ns (97.710%))
  Logic Levels:           0  
  Clock Path Skew:        7.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.891ns = ( 166.891 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.007ns = ( 118.993 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    H16                                               0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   121.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   114.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206   117.183    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   117.284 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.709   118.993    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X56Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.456   119.449 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)          19.457   138.906    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[28]
    SLICE_X56Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.534   166.891    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X56Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][28]/C
                         clock pessimism              0.000   166.891    
                         clock uncertainty           -0.410   166.481    
    SLICE_X56Y25         FDCE (Setup_fdce_C_D)       -0.058   166.423    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                        166.423    
                         arrival time                        -138.906    
  -------------------------------------------------------------------
                         slack                                 27.518    

Slack (MET) :             27.589ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_25_SoC_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        19.721ns  (logic 0.419ns (2.125%)  route 19.302ns (97.875%))
  Logic Levels:           0  
  Clock Path Skew:        7.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.895ns = ( 166.895 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 118.922 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    H16                                               0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   121.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   114.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206   117.183    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   117.284 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.638   118.922    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X53Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.419   119.341 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)          19.302   138.643    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[17]
    SLICE_X60Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.538   166.895    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X60Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000   166.895    
                         clock uncertainty           -0.410   166.485    
    SLICE_X60Y26         FDCE (Setup_fdce_C_D)       -0.253   166.232    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                        166.232    
                         arrival time                        -138.643    
  -------------------------------------------------------------------
                         slack                                 27.589    

Slack (MET) :             28.046ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_25_SoC_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        19.191ns  (logic 0.419ns (2.183%)  route 18.772ns (97.817%))
  Logic Levels:           0  
  Clock Path Skew:        7.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.895ns = ( 166.895 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.007ns = ( 118.993 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    H16                                               0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   121.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   114.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206   117.183    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   117.284 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.709   118.993    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X56Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.419   119.412 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)          18.772   138.183    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[29]
    SLICE_X60Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.538   166.895    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X60Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   166.895    
                         clock uncertainty           -0.410   166.485    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)       -0.256   166.229    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        166.229    
                         arrival time                        -138.183    
  -------------------------------------------------------------------
                         slack                                 28.046    

Slack (MET) :             28.050ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_25_SoC_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        19.278ns  (logic 0.419ns (2.173%)  route 18.859ns (97.827%))
  Logic Levels:           0  
  Clock Path Skew:        7.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.894ns = ( 166.894 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 118.922 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    H16                                               0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   121.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   114.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206   117.183    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   117.284 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.638   118.922    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X53Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.419   119.341 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, routed)          18.859   138.200    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[25]
    SLICE_X59Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.537   166.894    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X59Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][25]/C
                         clock pessimism              0.000   166.894    
                         clock uncertainty           -0.410   166.484    
    SLICE_X59Y27         FDCE (Setup_fdce_C_D)       -0.234   166.250    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][25]
  -------------------------------------------------------------------
                         required time                        166.250    
                         arrival time                        -138.200    
  -------------------------------------------------------------------
                         slack                                 28.050    

Slack (MET) :             28.160ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_25_SoC_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        19.095ns  (logic 0.478ns (2.503%)  route 18.617ns (97.497%))
  Logic Levels:           0  
  Clock Path Skew:        7.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.895ns = ( 166.895 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.005ns = ( 118.995 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    H16                                               0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   121.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   114.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206   117.183    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   117.284 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.711   118.995    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X54Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDCE (Prop_fdce_C_Q)         0.478   119.473 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)          18.617   138.090    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[19]
    SLICE_X60Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.538   166.895    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X60Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000   166.895    
                         clock uncertainty           -0.410   166.485    
    SLICE_X60Y26         FDCE (Setup_fdce_C_D)       -0.235   166.250    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                        166.250    
                         arrival time                        -138.090    
  -------------------------------------------------------------------
                         slack                                 28.160    

Slack (MET) :             28.209ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_25_SoC_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        19.212ns  (logic 0.518ns (2.696%)  route 18.694ns (97.304%))
  Logic Levels:           0  
  Clock Path Skew:        7.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.899ns = ( 166.899 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.998ns = ( 119.002 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    H16                                               0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   121.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   114.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206   117.183    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   117.284 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.718   119.002    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X62Y29         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.518   119.520 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/Q
                         net (fo=1, routed)          18.694   138.214    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]_0[0]
    SLICE_X63Y29         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.542   166.899    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X63Y29         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]/C
                         clock pessimism              0.000   166.899    
                         clock uncertainty           -0.410   166.489    
    SLICE_X63Y29         FDCE (Setup_fdce_C_D)       -0.067   166.422    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]
  -------------------------------------------------------------------
                         required time                        166.422    
                         arrival time                        -138.214    
  -------------------------------------------------------------------
                         slack                                 28.209    

Slack (MET) :             28.227ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_25_SoC_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        19.271ns  (logic 0.456ns (2.366%)  route 18.815ns (97.634%))
  Logic Levels:           0  
  Clock Path Skew:        7.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.896ns = ( 166.896 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 118.922 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    H16                                               0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   121.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   114.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206   117.183    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   117.284 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.638   118.922    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X53Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.456   119.378 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)          18.815   138.192    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[24]
    SLICE_X56Y28         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.539   166.896    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X56Y28         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   166.896    
                         clock uncertainty           -0.410   166.486    
    SLICE_X56Y28         FDCE (Setup_fdce_C_D)       -0.067   166.419    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        166.419    
                         arrival time                        -138.192    
  -------------------------------------------------------------------
                         slack                                 28.227    

Slack (MET) :             28.269ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_25_SoC_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        18.984ns  (logic 0.419ns (2.207%)  route 18.565ns (97.793%))
  Logic Levels:           0  
  Clock Path Skew:        7.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.895ns = ( 166.895 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.007ns = ( 118.993 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    H16                                               0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   121.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   114.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206   117.183    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   117.284 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.709   118.993    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X56Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.419   119.412 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)          18.565   137.977    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[23]
    SLICE_X60Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.538   166.895    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X60Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000   166.895    
                         clock uncertainty           -0.410   166.485    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)       -0.239   166.246    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                        166.246    
                         arrival time                        -137.977    
  -------------------------------------------------------------------
                         slack                                 28.269    

Slack (MET) :             28.314ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_25_SoC_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        19.107ns  (logic 0.518ns (2.711%)  route 18.589ns (97.289%))
  Logic Levels:           0  
  Clock Path Skew:        7.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.825ns = ( 166.825 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.072ns = ( 118.928 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    H16                                               0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   121.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   114.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206   117.183    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   117.284 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644   118.928    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X50Y19         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.518   119.446 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)          18.589   138.035    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[2]
    SLICE_X51Y19         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.468   166.825    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X51Y19         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][2]/C
                         clock pessimism              0.000   166.825    
                         clock uncertainty           -0.410   166.415    
    SLICE_X51Y19         FDCE (Setup_fdce_C_D)       -0.067   166.348    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                        166.348    
                         arrival time                        -138.035    
  -------------------------------------------------------------------
                         slack                                 28.314    

Slack (MET) :             28.493ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_25_SoC_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        18.926ns  (logic 0.456ns (2.409%)  route 18.470ns (97.591%))
  Logic Levels:           0  
  Clock Path Skew:        7.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.897ns = ( 166.897 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.999ns = ( 119.001 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    H16                                               0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   121.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   114.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206   117.183    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   117.284 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.717   119.001    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X56Y19         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDCE (Prop_fdce_C_Q)         0.456   119.457 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)          18.470   137.927    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[10]
    SLICE_X56Y20         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.540   166.897    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X56Y20         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   166.897    
                         clock uncertainty           -0.410   166.487    
    SLICE_X56Y20         FDCE (Setup_fdce_C_D)       -0.067   166.420    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        166.420    
                         arrival time                        -137.927    
  -------------------------------------------------------------------
                         slack                                 28.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.370ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 0.128ns (1.865%)  route 6.733ns (98.134%))
  Logic Levels:           0  
  Clock Path Skew:        4.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.548    -0.684    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X52Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDCE (Prop_fdce_C_Q)         0.128    -0.556 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           6.733     6.178    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[31]
    SLICE_X53Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.811     3.379    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X53Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000     3.379    
                         clock uncertainty            0.410     3.789    
    SLICE_X53Y21         FDCE (Hold_fdce_C_D)         0.019     3.808    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                         -3.808    
                         arrival time                           6.178    
  -------------------------------------------------------------------
                         slack                                  2.370    

Slack (MET) :             2.467ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.951ns  (logic 0.128ns (1.841%)  route 6.823ns (98.159%))
  Logic Levels:           0  
  Clock Path Skew:        4.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.575    -0.657    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X56Y19         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDCE (Prop_fdce_C_Q)         0.128    -0.529 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           6.823     6.295    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[11]
    SLICE_X56Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.834     3.402    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X56Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000     3.402    
                         clock uncertainty            0.410     3.812    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.016     3.828    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                         -3.828    
                         arrival time                           6.295    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.685ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][6]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 0.141ns (1.952%)  route 7.081ns (98.048%))
  Logic Levels:           0  
  Clock Path Skew:        4.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.577    -0.655    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X56Y17         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, routed)           7.081     6.568    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[6]
    SLICE_X56Y20         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.839     3.407    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X56Y20         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][6]/C
                         clock pessimism              0.000     3.407    
                         clock uncertainty            0.410     3.817    
    SLICE_X56Y20         FDCE (Hold_fdce_C_D)         0.066     3.883    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][6]
  -------------------------------------------------------------------
                         required time                         -3.883    
                         arrival time                           6.568    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.749ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 0.141ns (1.941%)  route 7.125ns (98.059%))
  Logic Levels:           0  
  Clock Path Skew:        4.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.575    -0.657    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X56Y19         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.516 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/Q
                         net (fo=1, routed)           7.125     6.609    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[12]
    SLICE_X53Y20         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.812     3.380    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X53Y20         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]/C
                         clock pessimism              0.000     3.380    
                         clock uncertainty            0.410     3.790    
    SLICE_X53Y20         FDCE (Hold_fdce_C_D)         0.070     3.860    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]
  -------------------------------------------------------------------
                         required time                         -3.860    
                         arrival time                           6.609    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.798ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 0.128ns (1.756%)  route 7.162ns (98.244%))
  Logic Levels:           0  
  Clock Path Skew:        4.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.570    -0.662    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X56Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.128    -0.534 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           7.162     6.629    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[21]
    SLICE_X59Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.837     3.405    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X59Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000     3.405    
                         clock uncertainty            0.410     3.815    
    SLICE_X59Y27         FDCE (Hold_fdce_C_D)         0.016     3.831    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                         -3.831    
                         arrival time                           6.629    
  -------------------------------------------------------------------
                         slack                                  2.798    

Slack (MET) :             2.799ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 0.128ns (1.759%)  route 7.150ns (98.241%))
  Logic Levels:           0  
  Clock Path Skew:        4.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.575    -0.657    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X56Y19         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDCE (Prop_fdce_C_Q)         0.128    -0.529 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           7.150     6.621    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[13]
    SLICE_X58Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.838     3.406    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X58Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000     3.406    
                         clock uncertainty            0.410     3.816    
    SLICE_X58Y21         FDCE (Hold_fdce_C_D)         0.006     3.822    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                         -3.822    
                         arrival time                           6.621    
  -------------------------------------------------------------------
                         slack                                  2.799    

Slack (MET) :             2.810ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.359ns  (logic 0.141ns (1.916%)  route 7.218ns (98.084%))
  Logic Levels:           0  
  Clock Path Skew:        4.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.548    -0.684    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X52Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.543 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][1]/Q
                         net (fo=1, routed)           7.218     6.675    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]_0[1]
    SLICE_X53Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.811     3.379    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X53Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]/C
                         clock pessimism              0.000     3.379    
                         clock uncertainty            0.410     3.789    
    SLICE_X53Y21         FDCE (Hold_fdce_C_D)         0.076     3.865    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]
  -------------------------------------------------------------------
                         required time                         -3.865    
                         arrival time                           6.675    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.894ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 0.128ns (1.734%)  route 7.253ns (98.266%))
  Logic Levels:           0  
  Clock Path Skew:        4.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.575    -0.657    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X56Y19         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDCE (Prop_fdce_C_Q)         0.128    -0.529 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           7.253     6.725    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[5]
    SLICE_X60Y20         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.840     3.408    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X60Y20         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000     3.408    
                         clock uncertainty            0.410     3.818    
    SLICE_X60Y20         FDCE (Hold_fdce_C_D)         0.013     3.831    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                         -3.831    
                         arrival time                           6.725    
  -------------------------------------------------------------------
                         slack                                  2.894    

Slack (MET) :             2.929ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.467ns  (logic 0.164ns (2.196%)  route 7.303ns (97.804%))
  Logic Levels:           0  
  Clock Path Skew:        4.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.572    -0.660    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X54Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDCE (Prop_fdce_C_Q)         0.164    -0.496 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           7.303     6.807    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[14]
    SLICE_X56Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.834     3.402    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X56Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][14]/C
                         clock pessimism              0.000     3.402    
                         clock uncertainty            0.410     3.812    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.066     3.878    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                         -3.878    
                         arrival time                           6.807    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.936ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.402ns  (logic 0.148ns (1.999%)  route 7.254ns (98.001%))
  Logic Levels:           0  
  Clock Path Skew:        4.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.572    -0.660    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X54Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDCE (Prop_fdce_C_Q)         0.148    -0.512 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][15]/Q
                         net (fo=1, routed)           7.254     6.743    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[15]
    SLICE_X48Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.812     3.380    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X48Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/C
                         clock pessimism              0.000     3.380    
                         clock uncertainty            0.410     3.790    
    SLICE_X48Y23         FDCE (Hold_fdce_C_D)         0.017     3.807    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]
  -------------------------------------------------------------------
                         required time                         -3.807    
                         arrival time                           6.743    
  -------------------------------------------------------------------
                         slack                                  2.936    





---------------------------------------------------------------------------------------------------
From Clock:  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  clk_25_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       28.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.520ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.518ns (35.267%)  route 0.951ns (64.733%))
  Logic Levels:           0  
  Clock Path Skew:        -9.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 38.309 - 40.000 ) 
    Source Clock Delay      (SCD):    7.849ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844     3.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385     6.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.142 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.707     7.849    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X54Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDCE (Prop_fdce_C_Q)         0.518     8.367 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.951     9.318    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[23]
    SLICE_X47Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.477    38.309    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X47Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000    38.309    
                         clock uncertainty           -0.410    37.898    
    SLICE_X47Y24         FDCE (Setup_fdce_C_D)       -0.061    37.837    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                         37.837    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                 28.520    

Slack (MET) :             28.523ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.419ns (32.193%)  route 0.883ns (67.807%))
  Logic Levels:           0  
  Clock Path Skew:        -9.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 38.308 - 40.000 ) 
    Source Clock Delay      (SCD):    7.851ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844     3.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385     6.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.142 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.709     7.851    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X57Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDCE (Prop_fdce_C_Q)         0.419     8.270 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.883     9.152    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[20]
    SLICE_X49Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.476    38.308    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X49Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000    38.308    
                         clock uncertainty           -0.410    37.897    
    SLICE_X49Y24         FDCE (Setup_fdce_C_D)       -0.222    37.675    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                         37.675    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                 28.523    

Slack (MET) :             28.642ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.518ns (37.397%)  route 0.867ns (62.603%))
  Logic Levels:           0  
  Clock Path Skew:        -9.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 38.309 - 40.000 ) 
    Source Clock Delay      (SCD):    7.790ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844     3.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385     6.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.142 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.648     7.790    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X34Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDCE (Prop_fdce_C_Q)         0.518     8.308 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=1, routed)           0.867     9.175    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[6]
    SLICE_X47Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.477    38.309    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X47Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C
                         clock pessimism              0.000    38.309    
                         clock uncertainty           -0.410    37.898    
    SLICE_X47Y25         FDCE (Setup_fdce_C_D)       -0.081    37.817    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                         37.817    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                 28.642    

Slack (MET) :             28.700ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.456ns (34.319%)  route 0.873ns (65.681%))
  Logic Levels:           0  
  Clock Path Skew:        -9.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 38.370 - 40.000 ) 
    Source Clock Delay      (SCD):    7.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844     3.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385     6.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.142 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.708     7.850    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X55Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDCE (Prop_fdce_C_Q)         0.456     8.306 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.873     9.179    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[22]
    SLICE_X55Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.538    38.370    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X55Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C
                         clock pessimism              0.000    38.370    
                         clock uncertainty           -0.410    37.959    
    SLICE_X55Y26         FDCE (Setup_fdce_C_D)       -0.081    37.878    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                         37.878    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                 28.700    

Slack (MET) :             28.722ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.456ns (33.967%)  route 0.886ns (66.033%))
  Logic Levels:           0  
  Clock Path Skew:        -9.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns = ( 38.373 - 40.000 ) 
    Source Clock Delay      (SCD):    7.853ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844     3.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385     6.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.142 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.711     7.853    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X55Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDCE (Prop_fdce_C_Q)         0.456     8.309 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=1, routed)           0.886     9.195    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[9]
    SLICE_X54Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.541    38.373    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X54Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C
                         clock pessimism              0.000    38.373    
                         clock uncertainty           -0.410    37.962    
    SLICE_X54Y21         FDCE (Setup_fdce_C_D)       -0.045    37.917    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]
  -------------------------------------------------------------------
                         required time                         37.917    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                 28.722    

Slack (MET) :             28.731ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.419ns (36.497%)  route 0.729ns (63.503%))
  Logic Levels:           0  
  Clock Path Skew:        -9.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 38.370 - 40.000 ) 
    Source Clock Delay      (SCD):    7.851ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844     3.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385     6.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.142 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.709     7.851    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X57Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDCE (Prop_fdce_C_Q)         0.419     8.270 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           0.729     8.999    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[31]
    SLICE_X55Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.538    38.370    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X55Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000    38.370    
                         clock uncertainty           -0.410    37.959    
    SLICE_X55Y26         FDCE (Setup_fdce_C_D)       -0.230    37.729    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                         37.729    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                 28.731    

Slack (MET) :             28.752ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.518ns (43.050%)  route 0.685ns (56.950%))
  Logic Levels:           0  
  Clock Path Skew:        -9.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 38.308 - 40.000 ) 
    Source Clock Delay      (SCD):    7.849ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844     3.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385     6.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.142 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.707     7.849    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X54Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDCE (Prop_fdce_C_Q)         0.518     8.367 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.685     9.052    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[10]
    SLICE_X49Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.476    38.308    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X49Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000    38.308    
                         clock uncertainty           -0.410    37.897    
    SLICE_X49Y24         FDCE (Setup_fdce_C_D)       -0.093    37.804    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                         37.804    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                 28.752    

Slack (MET) :             28.785ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.456ns (38.323%)  route 0.734ns (61.677%))
  Logic Levels:           0  
  Clock Path Skew:        -9.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns = ( 38.302 - 40.000 ) 
    Source Clock Delay      (SCD):    7.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844     3.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385     6.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.142 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.708     7.850    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X55Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDCE (Prop_fdce_C_Q)         0.456     8.306 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.734     9.040    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[14]
    SLICE_X51Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.470    38.302    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X51Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C
                         clock pessimism              0.000    38.302    
                         clock uncertainty           -0.410    37.891    
    SLICE_X51Y21         FDCE (Setup_fdce_C_D)       -0.067    37.824    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                 28.785    

Slack (MET) :             28.792ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.456ns (35.573%)  route 0.826ns (64.427%))
  Logic Levels:           0  
  Clock Path Skew:        -9.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 38.308 - 40.000 ) 
    Source Clock Delay      (SCD):    7.781ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844     3.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385     6.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.142 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.639     7.781    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X52Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDCE (Prop_fdce_C_Q)         0.456     8.237 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.826     9.063    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[26]
    SLICE_X49Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.476    38.308    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X49Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000    38.308    
                         clock uncertainty           -0.410    37.897    
    SLICE_X49Y24         FDCE (Setup_fdce_C_D)       -0.043    37.854    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                         37.854    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                 28.792    

Slack (MET) :             28.793ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.456ns (37.489%)  route 0.760ns (62.511%))
  Logic Levels:           0  
  Clock Path Skew:        -9.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( 38.374 - 40.000 ) 
    Source Clock Delay      (SCD):    7.851ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.844     3.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.385     6.041    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.142 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.709     7.851    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X57Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDCE (Prop_fdce_C_Q)         0.456     8.307 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/Q
                         net (fo=1, routed)           0.760     9.067    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[0]
    SLICE_X56Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.542    38.374    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X56Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/C
                         clock pessimism              0.000    38.374    
                         clock uncertainty           -0.410    37.963    
    SLICE_X56Y21         FDCE (Setup_fdce_C_D)       -0.103    37.860    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                         37.860    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                 28.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.307ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        -3.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640     0.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898     2.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.064 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.571     2.634    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X59Y28         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141     2.775 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, routed)           0.113     2.888    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[25]
    SLICE_X61Y28         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.841    -0.899    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X61Y28         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/C
                         clock pessimism              0.000    -0.899    
                         clock uncertainty            0.410    -0.489    
    SLICE_X61Y28         FDCE (Hold_fdce_C_D)         0.070    -0.419    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  3.307    

Slack (MET) :             3.314ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        -3.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640     0.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898     2.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.064 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.573     2.636    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X61Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     2.777 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, routed)           0.118     2.896    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[18]
    SLICE_X56Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.840    -0.900    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X56Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/C
                         clock pessimism              0.000    -0.900    
                         clock uncertainty            0.410    -0.490    
    SLICE_X56Y21         FDCE (Hold_fdce_C_D)         0.071    -0.419    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  3.314    

Slack (MET) :             3.321ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.942%)  route 0.120ns (46.058%))
  Logic Levels:           0  
  Clock Path Skew:        -3.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640     0.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898     2.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.064 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.546     2.609    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X48Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDCE (Prop_fdce_C_Q)         0.141     2.750 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.120     2.871    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[13]
    SLICE_X47Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.813    -0.927    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X47Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000    -0.927    
                         clock uncertainty            0.410    -0.517    
    SLICE_X47Y24         FDCE (Hold_fdce_C_D)         0.066    -0.451    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  3.321    

Slack (MET) :             3.322ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.332%)  route 0.119ns (45.668%))
  Logic Levels:           0  
  Clock Path Skew:        -3.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640     0.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898     2.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.064 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.572     2.635    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X57Y20         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDCE (Prop_fdce_C_Q)         0.141     2.776 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           0.119     2.895    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[5]
    SLICE_X54Y20         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.839    -0.901    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X54Y20         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000    -0.901    
                         clock uncertainty            0.410    -0.491    
    SLICE_X54Y20         FDCE (Hold_fdce_C_D)         0.063    -0.428    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  3.322    

Slack (MET) :             3.336ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        -3.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640     0.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898     2.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.064 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.546     2.609    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X48Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDCE (Prop_fdce_C_Q)         0.141     2.750 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.116     2.866    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[11]
    SLICE_X47Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.813    -0.927    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X47Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000    -0.927    
                         clock uncertainty            0.410    -0.517    
    SLICE_X47Y24         FDCE (Hold_fdce_C_D)         0.046    -0.471    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  3.336    

Slack (MET) :             3.352ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.045%)  route 0.165ns (53.955%))
  Logic Levels:           0  
  Clock Path Skew:        -3.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640     0.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898     2.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.064 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.568     2.631    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X59Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141     2.772 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.165     2.938    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[17]
    SLICE_X56Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.840    -0.900    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X56Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000    -0.900    
                         clock uncertainty            0.410    -0.490    
    SLICE_X56Y21         FDCE (Hold_fdce_C_D)         0.075    -0.415    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.360ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.791%)  route 0.160ns (53.209%))
  Logic Levels:           0  
  Clock Path Skew:        -3.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640     0.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898     2.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.064 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.571     2.634    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X59Y28         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141     2.775 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/Q
                         net (fo=1, routed)           0.160     2.936    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[3]
    SLICE_X55Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.835    -0.905    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X55Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/C
                         clock pessimism              0.000    -0.905    
                         clock uncertainty            0.410    -0.495    
    SLICE_X55Y26         FDCE (Hold_fdce_C_D)         0.070    -0.425    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.366ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.751%)  route 0.148ns (51.249%))
  Logic Levels:           0  
  Clock Path Skew:        -3.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640     0.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898     2.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.064 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.544     2.607    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X51Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.141     2.748 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.148     2.897    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[0]
    SLICE_X49Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.813    -0.927    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X49Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000    -0.927    
                         clock uncertainty            0.410    -0.517    
    SLICE_X49Y24         FDCE (Hold_fdce_C_D)         0.047    -0.470    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  3.366    

Slack (MET) :             3.373ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        -3.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640     0.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898     2.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.064 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.570     2.633    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X55Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDCE (Prop_fdce_C_Q)         0.141     2.774 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, routed)           0.170     2.945    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[8]
    SLICE_X54Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.838    -0.902    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X54Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C
                         clock pessimism              0.000    -0.902    
                         clock uncertainty            0.410    -0.492    
    SLICE_X54Y21         FDCE (Hold_fdce_C_D)         0.063    -0.429    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  3.373    

Slack (MET) :             3.374ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.068%)  route 0.186ns (56.932%))
  Logic Levels:           0  
  Clock Path Skew:        -3.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.640     0.976    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.898     2.038    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.064 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.572     2.635    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X57Y20         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDCE (Prop_fdce_C_Q)         0.141     2.776 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           0.186     2.963    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[4]
    SLICE_X56Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.840    -0.900    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X56Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/C
                         clock pessimism              0.000    -0.900    
                         clock uncertainty            0.410    -0.490    
    SLICE_X56Y21         FDCE (Hold_fdce_C_D)         0.078    -0.412    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           2.963    
  -------------------------------------------------------------------
                         slack                                  3.374    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50_SoC_clk_wiz_0_0
  To Clock:  clk_25_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.228ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_50_SoC_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.708ns  (logic 1.779ns (23.080%)  route 5.929ns (76.920%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 38.411 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 19.104 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    14.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    17.183    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    17.284 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    19.104    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    20.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           0.862    21.243    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y54         LUT3 (Prop_lut3_I0_O)        0.148    21.391 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          3.629    25.020    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X8Y43          LUT4 (Prop_lut4_I1_O)        0.354    25.374 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[73]_i_1/O
                         net (fo=72, routed)          1.438    26.812    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X11Y40         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.579    38.411    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X11Y40         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/C
                         clock pessimism              0.249    38.659    
                         clock uncertainty           -0.210    38.449    
    SLICE_X11Y40         FDRE (Setup_fdre_C_CE)      -0.409    38.040    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]
  -------------------------------------------------------------------
                         required time                         38.040    
                         arrival time                         -26.812    
  -------------------------------------------------------------------
                         slack                                 11.228    

Slack (MET) :             11.228ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_50_SoC_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.708ns  (logic 1.779ns (23.080%)  route 5.929ns (76.920%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 38.411 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 19.104 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    14.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    17.183    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    17.284 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    19.104    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    20.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           0.862    21.243    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y54         LUT3 (Prop_lut3_I0_O)        0.148    21.391 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          3.629    25.020    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X8Y43          LUT4 (Prop_lut4_I1_O)        0.354    25.374 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[73]_i_1/O
                         net (fo=72, routed)          1.438    26.812    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X11Y40         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.579    38.411    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X11Y40         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[60]/C
                         clock pessimism              0.249    38.659    
                         clock uncertainty           -0.210    38.449    
    SLICE_X11Y40         FDRE (Setup_fdre_C_CE)      -0.409    38.040    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[60]
  -------------------------------------------------------------------
                         required time                         38.040    
                         arrival time                         -26.812    
  -------------------------------------------------------------------
                         slack                                 11.228    

Slack (MET) :             11.306ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_50_SoC_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.632ns  (logic 1.779ns (23.311%)  route 5.853ns (76.689%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 38.412 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 19.104 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    14.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    17.183    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    17.284 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    19.104    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    20.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           0.862    21.243    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y54         LUT3 (Prop_lut3_I0_O)        0.148    21.391 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          3.629    25.020    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X8Y43          LUT4 (Prop_lut4_I1_O)        0.354    25.374 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[73]_i_1/O
                         net (fo=72, routed)          1.362    26.736    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X19Y44         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.580    38.412    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X19Y44         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/C
                         clock pessimism              0.249    38.660    
                         clock uncertainty           -0.210    38.450    
    SLICE_X19Y44         FDRE (Setup_fdre_C_CE)      -0.409    38.041    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.041    
                         arrival time                         -26.736    
  -------------------------------------------------------------------
                         slack                                 11.306    

Slack (MET) :             11.306ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_50_SoC_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.632ns  (logic 1.779ns (23.311%)  route 5.853ns (76.689%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 38.412 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 19.104 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    14.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    17.183    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    17.284 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    19.104    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    20.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           0.862    21.243    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y54         LUT3 (Prop_lut3_I0_O)        0.148    21.391 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          3.629    25.020    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X8Y43          LUT4 (Prop_lut4_I1_O)        0.354    25.374 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[73]_i_1/O
                         net (fo=72, routed)          1.362    26.736    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X19Y44         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.580    38.412    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X19Y44         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[40]/C
                         clock pessimism              0.249    38.660    
                         clock uncertainty           -0.210    38.450    
    SLICE_X19Y44         FDRE (Setup_fdre_C_CE)      -0.409    38.041    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[40]
  -------------------------------------------------------------------
                         required time                         38.041    
                         arrival time                         -26.736    
  -------------------------------------------------------------------
                         slack                                 11.306    

Slack (MET) :             11.306ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_50_SoC_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.632ns  (logic 1.779ns (23.311%)  route 5.853ns (76.689%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 38.412 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 19.104 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    14.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    17.183    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    17.284 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    19.104    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    20.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           0.862    21.243    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y54         LUT3 (Prop_lut3_I0_O)        0.148    21.391 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          3.629    25.020    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X8Y43          LUT4 (Prop_lut4_I1_O)        0.354    25.374 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[73]_i_1/O
                         net (fo=72, routed)          1.362    26.736    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X19Y44         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.580    38.412    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X19Y44         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/C
                         clock pessimism              0.249    38.660    
                         clock uncertainty           -0.210    38.450    
    SLICE_X19Y44         FDRE (Setup_fdre_C_CE)      -0.409    38.041    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]
  -------------------------------------------------------------------
                         required time                         38.041    
                         arrival time                         -26.736    
  -------------------------------------------------------------------
                         slack                                 11.306    

Slack (MET) :             11.311ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_50_SoC_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.625ns  (logic 1.779ns (23.331%)  route 5.846ns (76.669%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 38.411 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 19.104 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    14.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    17.183    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    17.284 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    19.104    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    20.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           0.862    21.243    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y54         LUT3 (Prop_lut3_I0_O)        0.148    21.391 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          3.629    25.020    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X8Y43          LUT4 (Prop_lut4_I1_O)        0.354    25.374 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[73]_i_1/O
                         net (fo=72, routed)          1.355    26.729    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X19Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.579    38.411    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X19Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[27]/C
                         clock pessimism              0.249    38.659    
                         clock uncertainty           -0.210    38.449    
    SLICE_X19Y41         FDRE (Setup_fdre_C_CE)      -0.409    38.040    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[27]
  -------------------------------------------------------------------
                         required time                         38.040    
                         arrival time                         -26.729    
  -------------------------------------------------------------------
                         slack                                 11.311    

Slack (MET) :             11.311ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_50_SoC_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.625ns  (logic 1.779ns (23.331%)  route 5.846ns (76.669%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 38.411 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 19.104 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    14.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    17.183    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    17.284 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    19.104    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    20.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           0.862    21.243    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y54         LUT3 (Prop_lut3_I0_O)        0.148    21.391 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          3.629    25.020    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X8Y43          LUT4 (Prop_lut4_I1_O)        0.354    25.374 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[73]_i_1/O
                         net (fo=72, routed)          1.355    26.729    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X19Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.579    38.411    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X19Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[49]/C
                         clock pessimism              0.249    38.659    
                         clock uncertainty           -0.210    38.449    
    SLICE_X19Y41         FDRE (Setup_fdre_C_CE)      -0.409    38.040    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[49]
  -------------------------------------------------------------------
                         required time                         38.040    
                         arrival time                         -26.729    
  -------------------------------------------------------------------
                         slack                                 11.311    

Slack (MET) :             11.311ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_50_SoC_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.625ns  (logic 1.779ns (23.331%)  route 5.846ns (76.669%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 38.411 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 19.104 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    14.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    17.183    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    17.284 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    19.104    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    20.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           0.862    21.243    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y54         LUT3 (Prop_lut3_I0_O)        0.148    21.391 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          3.629    25.020    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X8Y43          LUT4 (Prop_lut4_I1_O)        0.354    25.374 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[73]_i_1/O
                         net (fo=72, routed)          1.355    26.729    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X19Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.579    38.411    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X19Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[52]/C
                         clock pessimism              0.249    38.659    
                         clock uncertainty           -0.210    38.449    
    SLICE_X19Y41         FDRE (Setup_fdre_C_CE)      -0.409    38.040    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[52]
  -------------------------------------------------------------------
                         required time                         38.040    
                         arrival time                         -26.729    
  -------------------------------------------------------------------
                         slack                                 11.311    

Slack (MET) :             11.311ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_50_SoC_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.625ns  (logic 1.779ns (23.331%)  route 5.846ns (76.669%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 38.411 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 19.104 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    14.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    17.183    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    17.284 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    19.104    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    20.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           0.862    21.243    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y54         LUT3 (Prop_lut3_I0_O)        0.148    21.391 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          3.629    25.020    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X8Y43          LUT4 (Prop_lut4_I1_O)        0.354    25.374 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[73]_i_1/O
                         net (fo=72, routed)          1.355    26.729    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X19Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.579    38.411    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X19Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[56]/C
                         clock pessimism              0.249    38.659    
                         clock uncertainty           -0.210    38.449    
    SLICE_X19Y41         FDRE (Setup_fdre_C_CE)      -0.409    38.040    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[56]
  -------------------------------------------------------------------
                         required time                         38.040    
                         arrival time                         -26.729    
  -------------------------------------------------------------------
                         slack                                 11.311    

Slack (MET) :             11.416ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_50_SoC_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.521ns  (logic 1.779ns (23.654%)  route 5.742ns (76.346%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 38.412 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 19.104 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    14.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    17.183    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    17.284 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    19.104    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    20.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           0.862    21.243    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X26Y54         LUT3 (Prop_lut3_I0_O)        0.148    21.391 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          3.629    25.020    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X8Y43          LUT4 (Prop_lut4_I1_O)        0.354    25.374 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[73]_i_1/O
                         net (fo=72, routed)          1.251    26.625    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X15Y46         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.580    38.412    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X15Y46         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/C
                         clock pessimism              0.249    38.660    
                         clock uncertainty           -0.210    38.450    
    SLICE_X15Y46         FDRE (Setup_fdre_C_CE)      -0.409    38.041    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]
  -------------------------------------------------------------------
                         required time                         38.041    
                         arrival time                         -26.625    
  -------------------------------------------------------------------
                         slack                                 11.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.209ns (26.399%)  route 0.583ns (73.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.594    -0.638    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg_1
    SLICE_X14Y39         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.474 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.583     0.109    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X16Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.154 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.154    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[0]_i_1__1_n_0
    SLICE_X16Y39         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.863    -0.877    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X16Y39         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/C
                         clock pessimism              0.567    -0.310    
                         clock uncertainty            0.210    -0.100    
    SLICE_X16Y39         FDRE (Hold_fdre_C_D)         0.120     0.020    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.164ns (20.561%)  route 0.634ns (79.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.562    -0.670    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X42Y4          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.506 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.634     0.128    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg_0
    SLICE_X44Y5          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.829    -0.911    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/s_axi4_aclk
    SLICE_X44Y5          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC/C
                         clock pessimism              0.567    -0.344    
                         clock uncertainty            0.210    -0.134    
    SLICE_X44Y5          FDRE (Hold_fdre_C_D)         0.075    -0.059    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.164ns (21.096%)  route 0.613ns (78.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.562    -0.670    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/ext_spi_clk
    SLICE_X42Y4          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.506 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/Q
                         net (fo=1, routed)           0.613     0.108    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/prmry_in
    SLICE_X41Y4          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.829    -0.911    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/s_axi4_aclk
    SLICE_X41Y4          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                         clock pessimism              0.567    -0.344    
                         clock uncertainty            0.210    -0.134    
    SLICE_X41Y4          FDRE (Hold_fdre_C_D)         0.046    -0.088    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.drr_Overrun_int_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.DRR_OVERRUN_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.141ns (17.569%)  route 0.662ns (82.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.562    -0.670    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X43Y5          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.drr_Overrun_int_cdc_from_spi_int_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.drr_Overrun_int_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.662     0.133    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.drr_Overrun_int_cdc_from_spi_int_2_reg_0
    SLICE_X42Y5          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.DRR_OVERRUN_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.829    -0.911    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/s_axi4_aclk
    SLICE_X42Y5          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.DRR_OVERRUN_S2AX_1_CDC/C
                         clock pessimism              0.567    -0.344    
                         clock uncertainty            0.210    -0.134    
    SLICE_X42Y5          FDRE (Hold_fdre_C_D)         0.060    -0.074    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.DRR_OVERRUN_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.209ns (24.758%)  route 0.635ns (75.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.594    -0.638    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg_1
    SLICE_X14Y39         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.474 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.635     0.162    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X17Y39         LUT5 (Prop_lut5_I1_O)        0.045     0.207 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__1/O
                         net (fo=1, routed)           0.000     0.207    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__1_n_0
    SLICE_X17Y39         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.863    -0.877    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X17Y39         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
                         clock pessimism              0.567    -0.310    
                         clock uncertainty            0.210    -0.100    
    SLICE_X17Y39         FDRE (Hold_fdre_C_D)         0.091    -0.009    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.209ns (23.668%)  route 0.674ns (76.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.594    -0.638    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg_1
    SLICE_X22Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.474 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=77, routed)          0.674     0.201    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X18Y42         LUT6 (Prop_lut6_I2_O)        0.045     0.246 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[18]_i_1/O
                         net (fo=1, routed)           0.000     0.246    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/p_0_in[18]
    SLICE_X18Y42         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.864    -0.876    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X18Y42         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/C
                         clock pessimism              0.567    -0.309    
                         clock uncertainty            0.210    -0.099    
    SLICE_X18Y42         FDRE (Hold_fdre_C_D)         0.121     0.022    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.209ns (23.606%)  route 0.676ns (76.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.596    -0.636    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X16Y48         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.472 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg/Q
                         net (fo=95, routed)          0.676     0.205    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/m_axi_awready
    SLICE_X16Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.250 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.250    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[0]_i_1_n_0
    SLICE_X16Y39         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.863    -0.877    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X16Y39         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/C
                         clock pessimism              0.567    -0.310    
                         clock uncertainty            0.210    -0.100    
    SLICE_X16Y39         FDRE (Hold_fdre_C_D)         0.121     0.021    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.209ns (24.315%)  route 0.651ns (75.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.594    -0.638    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg_1
    SLICE_X22Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.474 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=77, routed)          0.651     0.177    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X19Y42         LUT6 (Prop_lut6_I2_O)        0.045     0.222 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[10]_i_1/O
                         net (fo=1, routed)           0.000     0.222    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/p_0_in[10]
    SLICE_X19Y42         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.864    -0.876    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X19Y42         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/C
                         clock pessimism              0.567    -0.309    
                         clock uncertainty            0.210    -0.099    
    SLICE_X19Y42         FDRE (Hold_fdre_C_D)         0.092    -0.007    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.209ns (24.098%)  route 0.658ns (75.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.594    -0.638    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg_1
    SLICE_X22Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.474 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=77, routed)          0.658     0.185    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X19Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.230 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[52]_i_1/O
                         net (fo=1, routed)           0.000     0.230    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/p_0_in[52]
    SLICE_X19Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.864    -0.876    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X19Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[52]/C
                         clock pessimism              0.567    -0.309    
                         clock uncertainty            0.210    -0.099    
    SLICE_X19Y41         FDRE (Hold_fdre_C_D)         0.092    -0.007    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[52]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.209ns (24.006%)  route 0.662ns (75.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.594    -0.638    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg_1
    SLICE_X22Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.474 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=77, routed)          0.662     0.188    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X17Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.233 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[20]_i_1/O
                         net (fo=1, routed)           0.000     0.233    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/p_0_in[20]
    SLICE_X17Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.864    -0.876    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X17Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/C
                         clock pessimism              0.567    -0.309    
                         clock uncertainty            0.210    -0.099    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.092    -0.007    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.240    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25_SoC_clk_wiz_0_0
  To Clock:  clk_50_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.444ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 0.670ns (9.111%)  route 6.684ns (90.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 18.413 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.791     1.237    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.152     1.389 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         4.893     6.282    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X8Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.581    18.413    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X8Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[9]/C
                         clock pessimism              0.249    18.661    
                         clock uncertainty           -0.210    18.451    
    SLICE_X8Y47          FDRE (Setup_fdre_C_R)       -0.726    17.725    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[9]
  -------------------------------------------------------------------
                         required time                         17.725    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                 11.444    

Slack (MET) :             11.444ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 0.670ns (9.111%)  route 6.684ns (90.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 18.413 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.791     1.237    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.152     1.389 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         4.893     6.282    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X8Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.581    18.413    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X8Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[1]/C
                         clock pessimism              0.249    18.661    
                         clock uncertainty           -0.210    18.451    
    SLICE_X8Y47          FDRE (Setup_fdre_C_R)       -0.726    17.725    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[1]
  -------------------------------------------------------------------
                         required time                         17.725    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                 11.444    

Slack (MET) :             11.444ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ASIZE_Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 0.670ns (9.111%)  route 6.684ns (90.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 18.413 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.791     1.237    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.152     1.389 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         4.893     6.282    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X8Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ASIZE_Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.581    18.413    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X8Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ASIZE_Q_reg[0]/C
                         clock pessimism              0.249    18.661    
                         clock uncertainty           -0.210    18.451    
    SLICE_X8Y47          FDRE (Setup_fdre_C_R)       -0.726    17.725    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ASIZE_Q_reg[0]
  -------------------------------------------------------------------
                         required time                         17.725    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                 11.444    

Slack (MET) :             11.444ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ASIZE_Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 0.670ns (9.111%)  route 6.684ns (90.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 18.413 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.791     1.237    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.152     1.389 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         4.893     6.282    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X8Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ASIZE_Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.581    18.413    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X8Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ASIZE_Q_reg[1]/C
                         clock pessimism              0.249    18.661    
                         clock uncertainty           -0.210    18.451    
    SLICE_X8Y47          FDRE (Setup_fdre_C_R)       -0.726    17.725    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ASIZE_Q_reg[1]
  -------------------------------------------------------------------
                         required time                         17.725    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                 11.444    

Slack (MET) :             11.444ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 0.670ns (9.111%)  route 6.684ns (90.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 18.413 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.791     1.237    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.152     1.389 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         4.893     6.282    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X8Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.581    18.413    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X8Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[2]/C
                         clock pessimism              0.249    18.661    
                         clock uncertainty           -0.210    18.451    
    SLICE_X8Y47          FDRE (Setup_fdre_C_R)       -0.726    17.725    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[2]
  -------------------------------------------------------------------
                         required time                         17.725    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                 11.444    

Slack (MET) :             11.444ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 0.670ns (9.111%)  route 6.684ns (90.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 18.413 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.791     1.237    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.152     1.389 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         4.893     6.282    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X8Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.581    18.413    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X8Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[1]/C
                         clock pessimism              0.249    18.661    
                         clock uncertainty           -0.210    18.451    
    SLICE_X8Y47          FDRE (Setup_fdre_C_R)       -0.726    17.725    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[1]
  -------------------------------------------------------------------
                         required time                         17.725    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                 11.444    

Slack (MET) :             11.444ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 0.670ns (9.111%)  route 6.684ns (90.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 18.413 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.791     1.237    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.152     1.389 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         4.893     6.282    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X8Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.581    18.413    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X8Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[5]/C
                         clock pessimism              0.249    18.661    
                         clock uncertainty           -0.210    18.451    
    SLICE_X8Y47          FDRE (Setup_fdre_C_R)       -0.726    17.725    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[5]
  -------------------------------------------------------------------
                         required time                         17.725    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                 11.444    

Slack (MET) :             11.444ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 0.670ns (9.111%)  route 6.684ns (90.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 18.413 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.791     1.237    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.152     1.389 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         4.893     6.282    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X8Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.581    18.413    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X8Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[63]/C
                         clock pessimism              0.249    18.661    
                         clock uncertainty           -0.210    18.451    
    SLICE_X8Y47          FDRE (Setup_fdre_C_R)       -0.726    17.725    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[63]
  -------------------------------------------------------------------
                         required time                         17.725    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                 11.444    

Slack (MET) :             11.621ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 0.670ns (9.336%)  route 6.507ns (90.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 18.413 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.791     1.237    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.152     1.389 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         4.716     6.104    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X10Y46         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.581    18.413    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X10Y46         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[19]/C
                         clock pessimism              0.249    18.661    
                         clock uncertainty           -0.210    18.451    
    SLICE_X10Y46         FDRE (Setup_fdre_C_R)       -0.726    17.725    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[19]
  -------------------------------------------------------------------
                         required time                         17.725    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                 11.621    

Slack (MET) :             11.621ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 0.670ns (9.336%)  route 6.507ns (90.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 18.413 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.791     1.237    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.152     1.389 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         4.716     6.104    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X10Y46         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.581    18.413    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X10Y46         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[5]/C
                         clock pessimism              0.249    18.661    
                         clock uncertainty           -0.210    18.451    
    SLICE_X10Y46         FDRE (Setup_fdre_C_R)       -0.726    17.725    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[5]
  -------------------------------------------------------------------
                         required time                         17.725    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                 11.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.820%)  route 0.608ns (81.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.596    -0.636    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X23Y47         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[39]/Q
                         net (fo=1, routed)           0.608     0.114    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[9]
    SLICE_X22Y47         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.864    -0.876    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X22Y47         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]/C
                         clock pessimism              0.567    -0.309    
                         clock uncertainty            0.210    -0.099    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.085    -0.014    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[6].SPICR_data_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_3_CPOL_AX2S_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.164ns (21.337%)  route 0.605ns (78.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.562    -0.670    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi4_aclk
    SLICE_X38Y5          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[6].SPICR_data_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.506 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[6].SPICR_data_int_reg[6]/Q
                         net (fo=2, routed)           0.605     0.099    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/spicr_3_cpol_frm_axi_clk
    SLICE_X46Y5          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_3_CPOL_AX2S_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.829    -0.911    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X46Y5          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_3_CPOL_AX2S_1_CDC/C
                         clock pessimism              0.567    -0.344    
                         clock uncertainty            0.210    -0.134    
    SLICE_X46Y5          FDRE (Hold_fdre_C_D)         0.088    -0.046    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_3_CPOL_AX2S_1_CDC
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.279ns (34.716%)  route 0.525ns (65.284%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.592    -0.640    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X26Y47         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.476 f  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[61]/Q
                         net (fo=2, routed)           0.525     0.049    SoC_i/ram_offset_to_zero_0/inst/s_axi_ram_araddr[4]
    SLICE_X26Y50         LUT1 (Prop_lut1_I0_O)        0.045     0.094 r  SoC_i/ram_offset_to_zero_0/inst/m_axi_ram_araddr[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.094    SoC_i/ram_offset_to_zero_0/inst/m_axi_ram_araddr[31]_INST_0_i_4_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.164 r  SoC_i/ram_offset_to_zero_0/inst/m_axi_ram_araddr[31]_INST_0/O[0]
                         net (fo=1, routed)           0.000     0.164    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[31]
    SLICE_X26Y50         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.844    -0.896    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y50         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[31]/C
                         clock pessimism              0.567    -0.329    
                         clock uncertainty            0.210    -0.119    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134     0.015    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/access_is_incr_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.858%)  route 0.599ns (74.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.596    -0.636    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X18Y47         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.472 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/Q
                         net (fo=3, routed)           0.599     0.128    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_arburst[0]
    SLICE_X14Y47         LUT2 (Prop_lut2_I0_O)        0.045     0.173 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/access_is_incr_q_i_1__0/O
                         net (fo=1, routed)           0.000     0.173    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/access_is_incr
    SLICE_X14Y47         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/access_is_incr_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.866    -0.874    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X14Y47         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/access_is_incr_q_reg/C
                         clock pessimism              0.567    -0.307    
                         clock uncertainty            0.210    -0.097    
    SLICE_X14Y47         FDRE (Hold_fdre_C_D)         0.120     0.023    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/access_is_incr_q_reg
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.208ns (26.167%)  route 0.587ns (73.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.625    -0.607    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X6Y46          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.443 f  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/Q
                         net (fo=12, routed)          0.587     0.144    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_arlen[0]
    SLICE_X10Y45         LUT5 (Prop_lut5_I0_O)        0.044     0.188 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.188    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step[4]
    SLICE_X10Y45         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.865    -0.875    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X10Y45         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[4]/C
                         clock pessimism              0.567    -0.308    
                         clock uncertainty            0.210    -0.098    
    SLICE_X10Y45         FDRE (Hold_fdre_C_D)         0.131     0.033    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.188ns (22.784%)  route 0.637ns (77.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.597    -0.635    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X13Y47         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.494 f  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/Q
                         net (fo=26, routed)          0.637     0.144    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awsize[2]
    SLICE_X16Y45         LUT3 (Prop_lut3_I2_O)        0.047     0.191 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.191    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask[0]
    SLICE_X16Y45         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.865    -0.875    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X16Y45         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[0]/C
                         clock pessimism              0.567    -0.308    
                         clock uncertainty            0.210    -0.098    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.131     0.033    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.185ns (23.028%)  route 0.618ns (76.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.597    -0.635    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X13Y47         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.494 f  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/Q
                         net (fo=12, routed)          0.618     0.125    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awlen[0]
    SLICE_X13Y46         LUT5 (Prop_lut5_I0_O)        0.044     0.169 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.169    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step[4]
    SLICE_X13Y46         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.865    -0.875    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X13Y46         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[4]/C
                         clock pessimism              0.567    -0.308    
                         clock uncertainty            0.210    -0.098    
    SLICE_X13Y46         FDRE (Hold_fdre_C_D)         0.107     0.009    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/access_is_incr_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.209ns (26.924%)  route 0.567ns (73.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.591    -0.641    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X26Y45         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.477 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/Q
                         net (fo=3, routed)           0.567     0.091    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awburst[0]
    SLICE_X27Y51         LUT2 (Prop_lut2_I0_O)        0.045     0.136 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/access_is_incr_q_i_1/O
                         net (fo=1, routed)           0.000     0.136    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/access_is_incr
    SLICE_X27Y51         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/access_is_incr_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.844    -0.896    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X27Y51         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/access_is_incr_q_reg/C
                         clock pessimism              0.567    -0.329    
                         clock uncertainty            0.210    -0.119    
    SLICE_X27Y51         FDRE (Hold_fdre_C_D)         0.092    -0.027    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/access_is_incr_q_reg
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[9].SPICR_data_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_0_LOOP_AX2S_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.148ns (20.146%)  route 0.587ns (79.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.562    -0.670    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi4_aclk
    SLICE_X38Y5          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[9].SPICR_data_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.148    -0.522 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[9].SPICR_data_int_reg[9]/Q
                         net (fo=2, routed)           0.587     0.065    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/spicr_0_loop_frm_axi_clk
    SLICE_X46Y5          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_0_LOOP_AX2S_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.829    -0.911    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X46Y5          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_0_LOOP_AX2S_1_CDC/C
                         clock pessimism              0.567    -0.344    
                         clock uncertainty            0.210    -0.134    
    SLICE_X46Y5          FDRE (Hold_fdre_C_D)         0.036    -0.098    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_0_LOOP_AX2S_1_CDC
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.141ns (18.102%)  route 0.638ns (81.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.595    -0.637    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X19Y45         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/Q
                         net (fo=1, routed)           0.638     0.142    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[1]
    SLICE_X14Y45         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.865    -0.875    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X14Y45         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[1]/C
                         clock pessimism              0.567    -0.308    
                         clock uncertainty            0.210    -0.098    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.076    -0.022    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       11.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.918ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]/CLR
                            (recovery check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        11.203ns  (logic 0.580ns (5.177%)  route 10.623ns (94.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.899ns = ( 166.899 - 160.000 ) 
    Source Clock Delay      (SCD):    3.186ns = ( 143.186 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.892   143.186    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y148        FDRE (Prop_fdre_C_Q)         0.456   143.642 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          5.179   148.821    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X29Y36         LUT1 (Prop_lut1_I0_O)        0.124   148.945 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         5.443   154.389    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]_0
    SLICE_X63Y29         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.542   166.899    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X63Y29         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]/C
                         clock pessimism              0.115   167.014    
                         clock uncertainty           -0.302   166.712    
    SLICE_X63Y29         FDCE (Recov_fdce_C_CLR)     -0.405   166.307    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]
  -------------------------------------------------------------------
                         required time                        166.307    
                         arrival time                        -154.389    
  -------------------------------------------------------------------
                         slack                                 11.918    

Slack (MET) :             12.198ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[3]/CLR
                            (recovery check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        10.920ns  (logic 0.580ns (5.311%)  route 10.340ns (94.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.896ns = ( 166.896 - 160.000 ) 
    Source Clock Delay      (SCD):    3.186ns = ( 143.186 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.892   143.186    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y148        FDRE (Prop_fdre_C_Q)         0.456   143.642 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          5.179   148.821    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X29Y36         LUT1 (Prop_lut1_I0_O)        0.124   148.945 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         5.160   154.106    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X60Y27         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.539   166.896    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X60Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[3]/C
                         clock pessimism              0.115   167.011    
                         clock uncertainty           -0.302   166.709    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.405   166.304    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[3]
  -------------------------------------------------------------------
                         required time                        166.304    
                         arrival time                        -154.106    
  -------------------------------------------------------------------
                         slack                                 12.198    

Slack (MET) :             12.464ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/CLR
                            (recovery check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        10.651ns  (logic 0.580ns (5.446%)  route 10.071ns (94.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.893ns = ( 166.893 - 160.000 ) 
    Source Clock Delay      (SCD):    3.186ns = ( 143.186 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.892   143.186    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y148        FDRE (Prop_fdre_C_Q)         0.456   143.642 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          5.179   148.821    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X29Y36         LUT1 (Prop_lut1_I0_O)        0.124   148.945 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         4.891   153.837    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X63Y25         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.536   166.893    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X63Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                         clock pessimism              0.115   167.008    
                         clock uncertainty           -0.302   166.706    
    SLICE_X63Y25         FDCE (Recov_fdce_C_CLR)     -0.405   166.301    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                        166.301    
                         arrival time                        -153.837    
  -------------------------------------------------------------------
                         slack                                 12.464    

Slack (MET) :             12.528ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[22]/CLR
                            (recovery check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        10.588ns  (logic 0.580ns (5.478%)  route 10.008ns (94.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.894ns = ( 166.894 - 160.000 ) 
    Source Clock Delay      (SCD):    3.186ns = ( 143.186 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.892   143.186    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y148        FDRE (Prop_fdre_C_Q)         0.456   143.642 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          5.179   148.821    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X29Y36         LUT1 (Prop_lut1_I0_O)        0.124   148.945 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         4.829   153.774    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X56Y27         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.537   166.894    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X56Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[22]/C
                         clock pessimism              0.115   167.009    
                         clock uncertainty           -0.302   166.707    
    SLICE_X56Y27         FDCE (Recov_fdce_C_CLR)     -0.405   166.302    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[22]
  -------------------------------------------------------------------
                         required time                        166.302    
                         arrival time                        -153.774    
  -------------------------------------------------------------------
                         slack                                 12.528    

Slack (MET) :             12.528ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[24]/CLR
                            (recovery check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        10.588ns  (logic 0.580ns (5.478%)  route 10.008ns (94.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.894ns = ( 166.894 - 160.000 ) 
    Source Clock Delay      (SCD):    3.186ns = ( 143.186 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.892   143.186    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y148        FDRE (Prop_fdre_C_Q)         0.456   143.642 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          5.179   148.821    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X29Y36         LUT1 (Prop_lut1_I0_O)        0.124   148.945 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         4.829   153.774    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X56Y27         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.537   166.894    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X56Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[24]/C
                         clock pessimism              0.115   167.009    
                         clock uncertainty           -0.302   166.707    
    SLICE_X56Y27         FDCE (Recov_fdce_C_CLR)     -0.405   166.302    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[24]
  -------------------------------------------------------------------
                         required time                        166.302    
                         arrival time                        -153.774    
  -------------------------------------------------------------------
                         slack                                 12.528    

Slack (MET) :             12.532ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[24]/CLR
                            (recovery check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        10.584ns  (logic 0.580ns (5.480%)  route 10.004ns (94.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.894ns = ( 166.894 - 160.000 ) 
    Source Clock Delay      (SCD):    3.186ns = ( 143.186 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.892   143.186    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y148        FDRE (Prop_fdre_C_Q)         0.456   143.642 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          5.179   148.821    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X29Y36         LUT1 (Prop_lut1_I0_O)        0.124   148.945 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         4.824   153.770    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X57Y27         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.537   166.894    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X57Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[24]/C
                         clock pessimism              0.115   167.009    
                         clock uncertainty           -0.302   166.707    
    SLICE_X57Y27         FDCE (Recov_fdce_C_CLR)     -0.405   166.302    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[24]
  -------------------------------------------------------------------
                         required time                        166.302    
                         arrival time                        -153.770    
  -------------------------------------------------------------------
                         slack                                 12.532    

Slack (MET) :             12.532ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[25]/CLR
                            (recovery check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        10.584ns  (logic 0.580ns (5.480%)  route 10.004ns (94.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.894ns = ( 166.894 - 160.000 ) 
    Source Clock Delay      (SCD):    3.186ns = ( 143.186 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.892   143.186    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y148        FDRE (Prop_fdre_C_Q)         0.456   143.642 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          5.179   148.821    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X29Y36         LUT1 (Prop_lut1_I0_O)        0.124   148.945 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         4.824   153.770    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X57Y27         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.537   166.894    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X57Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[25]/C
                         clock pessimism              0.115   167.009    
                         clock uncertainty           -0.302   166.707    
    SLICE_X57Y27         FDCE (Recov_fdce_C_CLR)     -0.405   166.302    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[25]
  -------------------------------------------------------------------
                         required time                        166.302    
                         arrival time                        -153.770    
  -------------------------------------------------------------------
                         slack                                 12.532    

Slack (MET) :             12.532ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[26]/CLR
                            (recovery check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        10.584ns  (logic 0.580ns (5.480%)  route 10.004ns (94.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.894ns = ( 166.894 - 160.000 ) 
    Source Clock Delay      (SCD):    3.186ns = ( 143.186 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.892   143.186    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y148        FDRE (Prop_fdre_C_Q)         0.456   143.642 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          5.179   148.821    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X29Y36         LUT1 (Prop_lut1_I0_O)        0.124   148.945 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         4.824   153.770    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X57Y27         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.537   166.894    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X57Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[26]/C
                         clock pessimism              0.115   167.009    
                         clock uncertainty           -0.302   166.707    
    SLICE_X57Y27         FDCE (Recov_fdce_C_CLR)     -0.405   166.302    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[26]
  -------------------------------------------------------------------
                         required time                        166.302    
                         arrival time                        -153.770    
  -------------------------------------------------------------------
                         slack                                 12.532    

Slack (MET) :             12.559ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][17]/CLR
                            (recovery check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        10.558ns  (logic 0.580ns (5.493%)  route 9.978ns (94.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.895ns = ( 166.895 - 160.000 ) 
    Source Clock Delay      (SCD):    3.186ns = ( 143.186 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.892   143.186    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y148        FDRE (Prop_fdre_C_Q)         0.456   143.642 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          5.179   148.821    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X29Y36         LUT1 (Prop_lut1_I0_O)        0.124   148.945 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         4.799   153.744    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]_0
    SLICE_X60Y26         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.538   166.895    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X60Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.115   167.010    
                         clock uncertainty           -0.302   166.708    
    SLICE_X60Y26         FDCE (Recov_fdce_C_CLR)     -0.405   166.303    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                        166.303    
                         arrival time                        -153.744    
  -------------------------------------------------------------------
                         slack                                 12.559    

Slack (MET) :             12.559ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/CLR
                            (recovery check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        10.558ns  (logic 0.580ns (5.493%)  route 9.978ns (94.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.895ns = ( 166.895 - 160.000 ) 
    Source Clock Delay      (SCD):    3.186ns = ( 143.186 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.892   143.186    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y148        FDRE (Prop_fdre_C_Q)         0.456   143.642 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          5.179   148.821    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X29Y36         LUT1 (Prop_lut1_I0_O)        0.124   148.945 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         4.799   153.744    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]_0
    SLICE_X60Y26         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654   162.833    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.418   163.251 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           2.015   165.266    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   165.357 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.538   166.895    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X60Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/C
                         clock pessimism              0.115   167.010    
                         clock uncertainty           -0.302   166.708    
    SLICE_X60Y26         FDCE (Recov_fdce_C_CLR)     -0.405   166.303    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                        166.303    
                         arrival time                        -153.744    
  -------------------------------------------------------------------
                         slack                                 12.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[0]/CLR
                            (removal check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.186ns (5.447%)  route 3.229ns (94.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y148        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.284     3.420    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X29Y36         LUT1 (Prop_lut1_I0_O)        0.045     3.465 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         0.944     4.410    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X7Y24          FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.876     3.444    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X7Y24          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[0]/C
                         clock pessimism             -0.030     3.414    
    SLICE_X7Y24          FDCE (Remov_fdce_C_CLR)     -0.092     3.322    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.322    
                         arrival time                           4.410    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[1]/CLR
                            (removal check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.186ns (5.447%)  route 3.229ns (94.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y148        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.284     3.420    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X29Y36         LUT1 (Prop_lut1_I0_O)        0.045     3.465 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         0.944     4.410    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X7Y24          FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.876     3.444    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X7Y24          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[1]/C
                         clock pessimism             -0.030     3.414    
    SLICE_X7Y24          FDCE (Remov_fdce_C_CLR)     -0.092     3.322    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.322    
                         arrival time                           4.410    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/CLR
                            (removal check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.186ns (5.485%)  route 3.205ns (94.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y148        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.284     3.420    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X29Y36         LUT1 (Prop_lut1_I0_O)        0.045     3.465 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         0.921     4.386    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X48Y24         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.811     3.379    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X48Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                         clock pessimism             -0.030     3.349    
    SLICE_X48Y24         FDCE (Remov_fdce_C_CLR)     -0.092     3.257    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           4.386    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/CLR
                            (removal check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.186ns (5.485%)  route 3.205ns (94.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y148        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.284     3.420    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X29Y36         LUT1 (Prop_lut1_I0_O)        0.045     3.465 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         0.921     4.386    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X48Y24         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.811     3.379    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X48Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                         clock pessimism             -0.030     3.349    
    SLICE_X48Y24         FDCE (Remov_fdce_C_CLR)     -0.092     3.257    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           4.386    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/CLR
                            (removal check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.186ns (5.485%)  route 3.205ns (94.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y148        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.284     3.420    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X29Y36         LUT1 (Prop_lut1_I0_O)        0.045     3.465 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         0.921     4.386    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X48Y24         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.811     3.379    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X48Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                         clock pessimism             -0.030     3.349    
    SLICE_X48Y24         FDCE (Remov_fdce_C_CLR)     -0.092     3.257    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           4.386    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/CLR
                            (removal check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.186ns (5.485%)  route 3.205ns (94.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y148        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.284     3.420    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X29Y36         LUT1 (Prop_lut1_I0_O)        0.045     3.465 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         0.921     4.386    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X48Y24         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.811     3.379    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X48Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                         clock pessimism             -0.030     3.349    
    SLICE_X48Y24         FDCE (Remov_fdce_C_CLR)     -0.092     3.257    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           4.386    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/CLR
                            (removal check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.186ns (5.485%)  route 3.205ns (94.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y148        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.284     3.420    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X29Y36         LUT1 (Prop_lut1_I0_O)        0.045     3.465 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         0.921     4.386    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X48Y24         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.811     3.379    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X48Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
                         clock pessimism             -0.030     3.349    
    SLICE_X48Y24         FDCE (Remov_fdce_C_CLR)     -0.092     3.257    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           4.386    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[29]/CLR
                            (removal check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.186ns (5.395%)  route 3.262ns (94.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y148        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.284     3.420    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X29Y36         LUT1 (Prop_lut1_I0_O)        0.045     3.465 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         0.977     4.443    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X51Y24         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.807     3.375    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X51Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[29]/C
                         clock pessimism             -0.030     3.345    
    SLICE_X51Y24         FDCE (Remov_fdce_C_CLR)     -0.092     3.253    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.253    
                         arrival time                           4.443    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[30]/CLR
                            (removal check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.186ns (5.395%)  route 3.262ns (94.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y148        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.284     3.420    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X29Y36         LUT1 (Prop_lut1_I0_O)        0.045     3.465 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         0.977     4.443    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X51Y24         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.807     3.375    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X51Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[30]/C
                         clock pessimism             -0.030     3.345    
    SLICE_X51Y24         FDCE (Remov_fdce_C_CLR)     -0.092     3.253    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.253    
                         arrival time                           4.443    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[38]/CLR
                            (removal check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.186ns (5.395%)  route 3.262ns (94.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y148        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y148        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.284     3.420    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X29Y36         LUT1 (Prop_lut1_I0_O)        0.045     3.465 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         0.977     4.443    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X51Y24         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.807     3.375    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X51Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[38]/C
                         clock pessimism             -0.030     3.345    
    SLICE_X51Y24         FDCE (Remov_fdce_C_CLR)     -0.092     3.253    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[38]
  -------------------------------------------------------------------
                         required time                         -3.253    
                         arrival time                           4.443    
  -------------------------------------------------------------------
                         slack                                  1.190    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_25_SoC_clk_wiz_0_0
  To Clock:  clk_25_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       26.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.137ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][12]/CLR
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.062ns  (logic 0.667ns (5.107%)  route 12.395ns (94.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 38.377 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.984     3.429    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/aresetn
    SLICE_X67Y67         LUT1 (Prop_lut1_I0_O)        0.149     3.578 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_/O
                         net (fo=15469, routed)       8.411    11.989    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_0
    SLICE_X83Y25         FDCE                                         f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.545    38.377    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/aclk
    SLICE_X83Y25         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][12]/C
                         clock pessimism              0.452    38.829    
                         clock uncertainty           -0.090    38.739    
    SLICE_X83Y25         FDCE (Recov_fdce_C_CLR)     -0.613    38.126    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][12]
  -------------------------------------------------------------------
                         required time                         38.126    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                 26.137    

Slack (MET) :             26.137ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][32]/CLR
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.062ns  (logic 0.667ns (5.107%)  route 12.395ns (94.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 38.377 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.984     3.429    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/aresetn
    SLICE_X67Y67         LUT1 (Prop_lut1_I0_O)        0.149     3.578 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_/O
                         net (fo=15469, routed)       8.411    11.989    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_0
    SLICE_X83Y25         FDCE                                         f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.545    38.377    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/aclk
    SLICE_X83Y25         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][32]/C
                         clock pessimism              0.452    38.829    
                         clock uncertainty           -0.090    38.739    
    SLICE_X83Y25         FDCE (Recov_fdce_C_CLR)     -0.613    38.126    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][32]
  -------------------------------------------------------------------
                         required time                         38.126    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                 26.137    

Slack (MET) :             26.137ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][4]/CLR
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.062ns  (logic 0.667ns (5.107%)  route 12.395ns (94.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 38.377 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.984     3.429    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/aresetn
    SLICE_X67Y67         LUT1 (Prop_lut1_I0_O)        0.149     3.578 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_/O
                         net (fo=15469, routed)       8.411    11.989    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_0
    SLICE_X83Y25         FDCE                                         f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.545    38.377    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/aclk
    SLICE_X83Y25         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][4]/C
                         clock pessimism              0.452    38.829    
                         clock uncertainty           -0.090    38.739    
    SLICE_X83Y25         FDCE (Recov_fdce_C_CLR)     -0.613    38.126    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][4]
  -------------------------------------------------------------------
                         required time                         38.126    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                 26.137    

Slack (MET) :             26.165ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][12]/CLR
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.112ns  (logic 0.667ns (5.087%)  route 12.445ns (94.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.984     3.429    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/aresetn
    SLICE_X67Y67         LUT1 (Prop_lut1_I0_O)        0.149     3.578 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_/O
                         net (fo=15469, routed)       8.461    12.039    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_status_cnt_q_reg[2]_0
    SLICE_X93Y1          FDCE                                         f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.623    38.455    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/aclk
    SLICE_X93Y1          FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][12]/C
                         clock pessimism              0.452    38.907    
                         clock uncertainty           -0.090    38.817    
    SLICE_X93Y1          FDCE (Recov_fdce_C_CLR)     -0.613    38.204    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][12]
  -------------------------------------------------------------------
                         required time                         38.204    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                 26.165    

Slack (MET) :             26.165ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][26]/CLR
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.112ns  (logic 0.667ns (5.087%)  route 12.445ns (94.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.984     3.429    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/aresetn
    SLICE_X67Y67         LUT1 (Prop_lut1_I0_O)        0.149     3.578 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_/O
                         net (fo=15469, routed)       8.461    12.039    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_status_cnt_q_reg[2]_0
    SLICE_X93Y1          FDCE                                         f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.623    38.455    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/aclk
    SLICE_X93Y1          FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][26]/C
                         clock pessimism              0.452    38.907    
                         clock uncertainty           -0.090    38.817    
    SLICE_X93Y1          FDCE (Recov_fdce_C_CLR)     -0.613    38.204    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][26]
  -------------------------------------------------------------------
                         required time                         38.204    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                 26.165    

Slack (MET) :             26.165ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][27]/CLR
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.112ns  (logic 0.667ns (5.087%)  route 12.445ns (94.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.984     3.429    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/aresetn
    SLICE_X67Y67         LUT1 (Prop_lut1_I0_O)        0.149     3.578 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_/O
                         net (fo=15469, routed)       8.461    12.039    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_status_cnt_q_reg[2]_0
    SLICE_X93Y1          FDCE                                         f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.623    38.455    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/aclk
    SLICE_X93Y1          FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][27]/C
                         clock pessimism              0.452    38.907    
                         clock uncertainty           -0.090    38.817    
    SLICE_X93Y1          FDCE (Recov_fdce_C_CLR)     -0.613    38.204    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][27]
  -------------------------------------------------------------------
                         required time                         38.204    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                 26.165    

Slack (MET) :             26.165ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][29]/CLR
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.112ns  (logic 0.667ns (5.087%)  route 12.445ns (94.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.984     3.429    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/aresetn
    SLICE_X67Y67         LUT1 (Prop_lut1_I0_O)        0.149     3.578 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_/O
                         net (fo=15469, routed)       8.461    12.039    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_status_cnt_q_reg[2]_0
    SLICE_X93Y1          FDCE                                         f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.623    38.455    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/aclk
    SLICE_X93Y1          FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][29]/C
                         clock pessimism              0.452    38.907    
                         clock uncertainty           -0.090    38.817    
    SLICE_X93Y1          FDCE (Recov_fdce_C_CLR)     -0.613    38.204    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][29]
  -------------------------------------------------------------------
                         required time                         38.204    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                 26.165    

Slack (MET) :             26.165ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][35]/CLR
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.112ns  (logic 0.667ns (5.087%)  route 12.445ns (94.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.984     3.429    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/aresetn
    SLICE_X67Y67         LUT1 (Prop_lut1_I0_O)        0.149     3.578 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_/O
                         net (fo=15469, routed)       8.461    12.039    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_status_cnt_q_reg[2]_0
    SLICE_X93Y1          FDCE                                         f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.623    38.455    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/aclk
    SLICE_X93Y1          FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][35]/C
                         clock pessimism              0.452    38.907    
                         clock uncertainty           -0.090    38.817    
    SLICE_X93Y1          FDCE (Recov_fdce_C_CLR)     -0.613    38.204    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][35]
  -------------------------------------------------------------------
                         required time                         38.204    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                 26.165    

Slack (MET) :             26.165ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][37]/CLR
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.112ns  (logic 0.667ns (5.087%)  route 12.445ns (94.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.984     3.429    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/aresetn
    SLICE_X67Y67         LUT1 (Prop_lut1_I0_O)        0.149     3.578 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_/O
                         net (fo=15469, routed)       8.461    12.039    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_status_cnt_q_reg[2]_0
    SLICE_X93Y1          FDCE                                         f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.623    38.455    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/aclk
    SLICE_X93Y1          FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][37]/C
                         clock pessimism              0.452    38.907    
                         clock uncertainty           -0.090    38.817    
    SLICE_X93Y1          FDCE (Recov_fdce_C_CLR)     -0.613    38.204    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q_reg[2][address][37]
  -------------------------------------------------------------------
                         required time                         38.204    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                 26.165    

Slack (MET) :             26.170ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[3][address][33]/CLR
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.045ns  (logic 0.667ns (5.113%)  route 12.378ns (94.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 38.394 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          3.984     3.429    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/aresetn
    SLICE_X67Y67         LUT1 (Prop_lut1_I0_O)        0.149     3.578 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_/O
                         net (fo=15469, routed)       8.394    11.973    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_status_cnt_q_reg[2]_0
    SLICE_X83Y5          FDCE                                         f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[3][address][33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.562    38.394    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/aclk
    SLICE_X83Y5          FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[3][address][33]/C
                         clock pessimism              0.452    38.846    
                         clock uncertainty           -0.090    38.756    
    SLICE_X83Y5          FDCE (Recov_fdce_C_CLR)     -0.613    38.143    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[3][address][33]
  -------------------------------------------------------------------
                         required time                         38.143    
                         arrival time                         -11.973    
  -------------------------------------------------------------------
                         slack                                 26.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.936%)  route 0.134ns (51.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.615    -0.617    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y28          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDPE (Prop_fdpe_C_Q)         0.128    -0.489 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.134    -0.355    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X5Y29          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.883    -0.857    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X5Y29          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.255    -0.602    
    SLICE_X5Y29          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.751    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.936%)  route 0.134ns (51.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.615    -0.617    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y28          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDPE (Prop_fdpe_C_Q)         0.128    -0.489 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.134    -0.355    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X5Y29          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.883    -0.857    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X5Y29          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.255    -0.602    
    SLICE_X5Y29          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.751    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.148ns (52.376%)  route 0.135ns (47.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.621    -0.611    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y35          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDPE (Prop_fdpe_C_Q)         0.148    -0.463 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.135    -0.328    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y36          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.890    -0.850    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X1Y36          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.254    -0.596    
    SLICE_X1Y36          FDPE (Remov_fdpe_C_PRE)     -0.148    -0.744    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.148ns (52.376%)  route 0.135ns (47.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.621    -0.611    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y35          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDPE (Prop_fdpe_C_Q)         0.148    -0.463 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.135    -0.328    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y36          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.890    -0.850    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X1Y36          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.254    -0.596    
    SLICE_X1Y36          FDPE (Remov_fdpe_C_PRE)     -0.148    -0.744    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.148ns (52.376%)  route 0.135ns (47.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.621    -0.611    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y35          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDPE (Prop_fdpe_C_Q)         0.148    -0.463 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.135    -0.328    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y36          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.890    -0.850    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X1Y36          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.254    -0.596    
    SLICE_X1Y36          FDPE (Remov_fdpe_C_PRE)     -0.148    -0.744    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.868%)  route 0.178ns (58.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.621    -0.611    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X1Y36          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDPE (Prop_fdpe_C_Q)         0.128    -0.483 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.178    -0.305    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X2Y36          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.890    -0.850    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X2Y36          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.254    -0.596    
    SLICE_X2Y36          FDPE (Remov_fdpe_C_PRE)     -0.125    -0.721    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.868%)  route 0.178ns (58.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.621    -0.611    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X1Y36          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDPE (Prop_fdpe_C_Q)         0.128    -0.483 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.178    -0.305    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X2Y36          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.890    -0.850    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X2Y36          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.254    -0.596    
    SLICE_X2Y36          FDPE (Remov_fdpe_C_PRE)     -0.125    -0.721    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.252%)  route 0.198ns (60.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.625    -0.607    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y43          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.128    -0.479 f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.198    -0.280    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y45          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.895    -0.845    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X0Y45          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.254    -0.591    
    SLICE_X0Y45          FDPE (Remov_fdpe_C_PRE)     -0.124    -0.715    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.252%)  route 0.198ns (60.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.625    -0.607    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y43          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.128    -0.479 f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.198    -0.280    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y45          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.895    -0.845    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X0Y45          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.254    -0.591    
    SLICE_X0Y45          FDPE (Remov_fdpe_C_PRE)     -0.124    -0.715    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.611%)  route 0.195ns (60.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.615    -0.617    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y28          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDPE (Prop_fdpe_C_Q)         0.128    -0.489 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.195    -0.293    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y29          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.884    -0.856    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X3Y29          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.254    -0.602    
    SLICE_X3Y29          FDPE (Remov_fdpe_C_PRE)     -0.148    -0.750    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.456    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50_SoC_clk_wiz_0_0
  To Clock:  clk_50_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.364ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.580ns (18.784%)  route 2.508ns (81.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.838    -0.878    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y49          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.809     0.387    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.124     0.511 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.698     2.209    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X3Y49          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.660    18.492    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y49          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.567    19.059    
                         clock uncertainty           -0.080    18.979    
    SLICE_X3Y49          FDCE (Recov_fdce_C_CLR)     -0.405    18.574    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                          -2.209    
  -------------------------------------------------------------------
                         slack                                 16.364    

Slack (MET) :             16.364ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.580ns (18.784%)  route 2.508ns (81.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.838    -0.878    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y49          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.809     0.387    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.124     0.511 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.698     2.209    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X3Y49          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.660    18.492    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y49          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.567    19.059    
                         clock uncertainty           -0.080    18.979    
    SLICE_X3Y49          FDCE (Recov_fdce_C_CLR)     -0.405    18.574    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                          -2.209    
  -------------------------------------------------------------------
                         slack                                 16.364    

Slack (MET) :             16.364ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.580ns (18.784%)  route 2.508ns (81.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.838    -0.878    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y49          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.809     0.387    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.124     0.511 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.698     2.209    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X3Y49          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.660    18.492    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y49          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.567    19.059    
                         clock uncertainty           -0.080    18.979    
    SLICE_X3Y49          FDCE (Recov_fdce_C_CLR)     -0.405    18.574    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                          -2.209    
  -------------------------------------------------------------------
                         slack                                 16.364    

Slack (MET) :             16.364ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.580ns (18.784%)  route 2.508ns (81.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.838    -0.878    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y49          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.809     0.387    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.124     0.511 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.698     2.209    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X3Y49          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.660    18.492    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y49          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.567    19.059    
                         clock uncertainty           -0.080    18.979    
    SLICE_X3Y49          FDCE (Recov_fdce_C_CLR)     -0.405    18.574    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                          -2.209    
  -------------------------------------------------------------------
                         slack                                 16.364    

Slack (MET) :             16.364ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.580ns (18.784%)  route 2.508ns (81.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.838    -0.878    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y49          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.809     0.387    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.124     0.511 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.698     2.209    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X3Y49          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.660    18.492    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y49          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.567    19.059    
                         clock uncertainty           -0.080    18.979    
    SLICE_X3Y49          FDCE (Recov_fdce_C_CLR)     -0.405    18.574    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                          -2.209    
  -------------------------------------------------------------------
                         slack                                 16.364    

Slack (MET) :             16.364ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.580ns (18.784%)  route 2.508ns (81.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.838    -0.878    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y49          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.809     0.387    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.124     0.511 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.698     2.209    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X3Y49          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.660    18.492    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y49          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.567    19.059    
                         clock uncertainty           -0.080    18.979    
    SLICE_X3Y49          FDCE (Recov_fdce_C_CLR)     -0.405    18.574    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                          -2.209    
  -------------------------------------------------------------------
                         slack                                 16.364    

Slack (MET) :             16.364ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.580ns (18.784%)  route 2.508ns (81.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.838    -0.878    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y49          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.809     0.387    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.124     0.511 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.698     2.209    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X3Y49          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.660    18.492    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y49          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.567    19.059    
                         clock uncertainty           -0.080    18.979    
    SLICE_X3Y49          FDCE (Recov_fdce_C_CLR)     -0.405    18.574    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                          -2.209    
  -------------------------------------------------------------------
                         slack                                 16.364    

Slack (MET) :             16.364ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.580ns (18.784%)  route 2.508ns (81.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.838    -0.878    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y49          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.809     0.387    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.124     0.511 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.698     2.209    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X3Y49          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.660    18.492    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y49          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.567    19.059    
                         clock uncertainty           -0.080    18.979    
    SLICE_X3Y49          FDCE (Recov_fdce_C_CLR)     -0.405    18.574    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                          -2.209    
  -------------------------------------------------------------------
                         slack                                 16.364    

Slack (MET) :             16.415ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.773ns (24.777%)  route 2.347ns (75.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 18.351 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.693    -1.023    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y59         FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDPE (Prop_fdpe_C_Q)         0.478    -0.545 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.016     0.471    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X26Y60         LUT3 (Prop_lut3_I2_O)        0.295     0.766 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.331     2.097    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y58         FDPE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.520    18.351    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y58         FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.602    18.953    
                         clock uncertainty           -0.080    18.873    
    SLICE_X26Y58         FDPE (Recov_fdpe_C_PRE)     -0.361    18.512    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         18.512    
                         arrival time                          -2.097    
  -------------------------------------------------------------------
                         slack                                 16.415    

Slack (MET) :             16.415ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.773ns (24.777%)  route 2.347ns (75.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 18.351 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.693    -1.023    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y59         FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDPE (Prop_fdpe_C_Q)         0.478    -0.545 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.016     0.471    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X26Y60         LUT3 (Prop_lut3_I2_O)        0.295     0.766 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.331     2.097    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y58         FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.520    18.351    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y58         FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.602    18.953    
                         clock uncertainty           -0.080    18.873    
    SLICE_X26Y58         FDCE (Recov_fdce_C_CLR)     -0.361    18.512    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.512    
                         arrival time                          -2.097    
  -------------------------------------------------------------------
                         slack                                 16.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.237%)  route 0.473ns (71.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.577    -0.654    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y51         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.513 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.226    -0.288    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X28Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.243 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.247     0.004    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y48         FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.860    -0.880    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y48         FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.509    -0.371    
    SLICE_X26Y48         FDCE (Remov_fdce_C_CLR)     -0.067    -0.438    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.237%)  route 0.473ns (71.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.577    -0.654    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y51         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.513 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.226    -0.288    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X28Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.243 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.247     0.004    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y48         FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.860    -0.880    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y48         FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.509    -0.371    
    SLICE_X26Y48         FDCE (Remov_fdce_C_CLR)     -0.067    -0.438    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.237%)  route 0.473ns (71.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.577    -0.654    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y51         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.513 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.226    -0.288    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X28Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.243 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.247     0.004    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y48         FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.860    -0.880    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y48         FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.509    -0.371    
    SLICE_X26Y48         FDCE (Remov_fdce_C_CLR)     -0.067    -0.438    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.237%)  route 0.473ns (71.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.577    -0.654    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y51         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.513 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.226    -0.288    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X28Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.243 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.247     0.004    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y48         FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.860    -0.880    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y48         FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.509    -0.371    
    SLICE_X26Y48         FDCE (Remov_fdce_C_CLR)     -0.067    -0.438    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.237%)  route 0.473ns (71.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.577    -0.654    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y51         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.513 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.226    -0.288    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X28Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.243 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.247     0.004    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y48         FDPE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.860    -0.880    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y48         FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.509    -0.371    
    SLICE_X26Y48         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.442    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.075%)  route 0.527ns (73.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.577    -0.654    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y51         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.513 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.226    -0.288    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X28Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.243 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.301     0.059    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y48         FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.859    -0.881    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y48         FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.509    -0.372    
    SLICE_X29Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.464    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.075%)  route 0.527ns (73.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.577    -0.654    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y51         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.513 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.226    -0.288    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X28Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.243 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.301     0.059    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y48         FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.859    -0.881    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y48         FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.509    -0.372    
    SLICE_X29Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.464    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.075%)  route 0.527ns (73.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.577    -0.654    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y51         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.513 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.226    -0.288    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X28Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.243 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.301     0.059    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y48         FDPE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.859    -0.881    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y48         FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.509    -0.372    
    SLICE_X29Y48         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.467    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.075%)  route 0.527ns (73.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.577    -0.654    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y51         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.513 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.226    -0.288    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X28Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.243 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.301     0.059    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y48         FDPE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.859    -0.881    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y48         FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.509    -0.372    
    SLICE_X29Y48         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.467    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.699%)  route 0.538ns (74.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.577    -0.654    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y51         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.513 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.226    -0.288    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X28Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.243 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.312     0.069    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y49         FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.859    -0.881    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y49         FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.509    -0.372    
    SLICE_X29Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.464    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.533    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q

Max Delay             0 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.894ns  (logic 0.186ns (9.819%)  route 1.708ns (90.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X28Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           1.708     2.844    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tdi
    SLICE_X15Y28         LUT4 (Prop_lut4_I0_O)        0.045     2.889 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_2/O
                         net (fo=1, routed)           0.000     2.889    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_d[40]
    SLICE_X15Y28         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.851     3.419    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X15Y28         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[40]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.910ns  (logic 0.186ns (9.736%)  route 1.724ns (90.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.656     0.992    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X27Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          1.724     2.857    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.045     2.902 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.902    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[3]_i_1_n_0
    SLICE_X4Y33          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.885     3.453    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X4Y33          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.186ns (9.731%)  route 1.725ns (90.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.656     0.992    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X27Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          1.725     2.858    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X4Y33          LUT2 (Prop_lut2_I1_O)        0.045     2.903 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[10]_i_1/O
                         net (fo=1, routed)           0.000     2.903    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[10]_i_1_n_0
    SLICE_X4Y33          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.885     3.453    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X4Y33          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.912ns  (logic 0.188ns (9.830%)  route 1.724ns (90.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.656     0.992    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X27Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          1.724     2.857    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X4Y33          LUT2 (Prop_lut2_I1_O)        0.047     2.904 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[4]_i_1/O
                         net (fo=1, routed)           0.000     2.904    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[4]_i_1_n_0
    SLICE_X4Y33          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.885     3.453    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X4Y33          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.912ns  (logic 0.187ns (9.778%)  route 1.725ns (90.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.656     0.992    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X27Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          1.725     2.858    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X4Y33          LUT2 (Prop_lut2_I1_O)        0.046     2.904 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.904    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[2]_i_1_n_0
    SLICE_X4Y33          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.885     3.453    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X4Y33          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.061ns  (logic 0.186ns (9.027%)  route 1.875ns (90.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.656     0.992    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X27Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          1.875     3.008    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X0Y31          LUT5 (Prop_lut5_I1_O)        0.045     3.053 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.053    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[0]_i_1_n_0
    SLICE_X0Y31          FDPE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.884     3.452    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X0Y31          FDPE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.077ns  (logic 0.186ns (8.957%)  route 1.891ns (91.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.656     0.992    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X27Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          1.891     3.024    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.045     3.069 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[14]_i_1/O
                         net (fo=1, routed)           0.000     3.069    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[14]_i_1_n_0
    SLICE_X0Y31          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.884     3.452    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X0Y31          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.078ns  (logic 0.186ns (8.953%)  route 1.892ns (91.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.656     0.992    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X27Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          1.892     3.025    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X0Y31          LUT3 (Prop_lut3_I1_O)        0.045     3.070 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[13]_i_1/O
                         net (fo=1, routed)           0.000     3.070    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[13]_i_1_n_0
    SLICE_X0Y31          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.884     3.452    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X0Y31          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.079ns  (logic 0.186ns (8.949%)  route 1.893ns (91.051%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.656     0.992    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X27Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          1.893     3.026    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X0Y31          LUT4 (Prop_lut4_I2_O)        0.045     3.071 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[11]_i_1/O
                         net (fo=1, routed)           0.000     3.071    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[11]_i_1_n_0
    SLICE_X0Y31          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.884     3.452    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X0Y31          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.080ns  (logic 0.188ns (9.041%)  route 1.892ns (90.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.656     0.992    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X27Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          1.892     3.025    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X0Y31          LUT3 (Prop_lut3_I1_O)        0.047     3.072 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_1/O
                         net (fo=1, routed)           0.000     3.072    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_1_n_0
    SLICE_X0Y31          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.204     1.481 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.058     2.539    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.884     3.452    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X0Y31          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_SoC_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_reset
                            (input port)
  Destination:            SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.862ns  (logic 1.542ns (22.475%)  route 5.320ns (77.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  ext_reset (IN)
                         net (fo=0)                   0.000     0.000    ext_reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  ext_reset_IBUF_inst/O
                         net (fo=1, routed)           5.320     6.862    SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X28Y65         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.519    -1.650    SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X28Y65         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.921ns  (logic 0.124ns (6.455%)  route 1.797ns (93.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  SoC_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.494     1.494    SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y65         LUT1 (Prop_lut1_I0_O)        0.124     1.618 r  SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.303     1.921    SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y65         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.519    -1.650    SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y65         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.045ns (5.922%)  route 0.715ns (94.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  SoC_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           0.600     0.600    SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.645 r  SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.115     0.760    SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y65         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.838    -0.902    SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y65         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 ext_reset
                            (input port)
  Destination:            SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.856ns  (logic 0.309ns (10.835%)  route 2.547ns (89.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  ext_reset (IN)
                         net (fo=0)                   0.000     0.000    ext_reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  ext_reset_IBUF_inst/O
                         net (fo=1, routed)           2.547     2.856    SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X28Y65         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.838    -0.902    SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X28Y65         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_SoC_clk_wiz_0_0
  To Clock:  clk_25_SoC_clk_wiz_0_0

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.823ns  (logic 0.608ns (8.911%)  route 6.215ns (91.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.687ns
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.697    -1.019    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X29Y60         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.563 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          3.806     3.242    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X57Y13         LUT1 (Prop_lut1_I0_O)        0.152     3.394 f  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         2.410     5.804    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X52Y7          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.481    -1.687    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y7          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.823ns  (logic 0.608ns (8.911%)  route 6.215ns (91.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.687ns
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.697    -1.019    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X29Y60         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.563 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          3.806     3.242    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X57Y13         LUT1 (Prop_lut1_I0_O)        0.152     3.394 f  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         2.410     5.804    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X52Y7          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.481    -1.687    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y7          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.595ns  (logic 0.608ns (9.219%)  route 5.987ns (90.781%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.697    -1.019    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X29Y60         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.563 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          3.806     3.242    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X57Y13         LUT1 (Prop_lut1_I0_O)        0.152     3.394 f  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         2.181     5.576    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X41Y10         FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.493    -1.675    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y10         FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.595ns  (logic 0.608ns (9.219%)  route 5.987ns (90.781%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.697    -1.019    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X29Y60         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.563 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          3.806     3.242    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X57Y13         LUT1 (Prop_lut1_I0_O)        0.152     3.394 f  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         2.181     5.576    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X41Y10         FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.493    -1.675    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X41Y10         FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.454ns  (logic 0.608ns (9.420%)  route 5.846ns (90.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.697    -1.019    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X29Y60         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.563 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          3.806     3.242    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X57Y13         LUT1 (Prop_lut1_I0_O)        0.152     3.394 f  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         2.041     5.435    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X48Y6          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.493    -1.675    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X48Y6          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.454ns  (logic 0.608ns (9.420%)  route 5.846ns (90.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.697    -1.019    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X29Y60         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.563 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          3.806     3.242    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X57Y13         LUT1 (Prop_lut1_I0_O)        0.152     3.394 f  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         2.041     5.435    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X48Y6          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.493    -1.675    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X48Y6          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.444ns  (logic 0.580ns (9.001%)  route 5.864ns (90.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.697    -1.019    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X29Y60         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.563 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          3.806     3.242    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X57Y13         LUT1 (Prop_lut1_I0_O)        0.124     3.366 f  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         2.058     5.424    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X64Y8          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.556    -1.612    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X64Y8          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.444ns  (logic 0.580ns (9.001%)  route 5.864ns (90.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.697    -1.019    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X29Y60         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.563 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          3.806     3.242    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X57Y13         LUT1 (Prop_lut1_I0_O)        0.124     3.366 f  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         2.058     5.424    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X64Y8          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.556    -1.612    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X64Y8          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.443ns  (logic 0.580ns (9.003%)  route 5.863ns (90.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.697    -1.019    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X29Y60         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.563 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          3.806     3.242    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X57Y13         LUT1 (Prop_lut1_I0_O)        0.124     3.366 f  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         2.057     5.423    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X72Y20         FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.548    -1.620    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X72Y20         FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.443ns  (logic 0.580ns (9.003%)  route 5.863ns (90.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.697    -1.019    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X29Y60         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.563 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          3.806     3.242    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X57Y13         LUT1 (Prop_lut1_I0_O)        0.124     3.366 f  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         2.057     5.423    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X72Y20         FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.548    -1.620    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X72Y20         FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.892ns  (logic 0.186ns (9.831%)  route 1.706ns (90.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.574    -0.657    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X29Y60         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          1.520     1.004    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.045     1.049 f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=12, routed)          0.186     1.235    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y31          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.886    -0.854    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y31          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.892ns  (logic 0.186ns (9.831%)  route 1.706ns (90.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.574    -0.657    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X29Y60         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          1.520     1.004    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.045     1.049 f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=12, routed)          0.186     1.235    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y31          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.886    -0.854    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y31          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.912ns  (logic 0.184ns (9.622%)  route 1.728ns (90.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.574    -0.657    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X29Y60         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.516 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          1.520     1.004    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.043     1.047 r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=12, routed)          0.208     1.255    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X0Y27          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.882    -0.858    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X0Y27          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.186ns (9.621%)  route 1.747ns (90.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.574    -0.657    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X29Y60         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.516 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          1.520     1.004    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.045     1.049 r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=12, routed)          0.227     1.276    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X4Y32          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.886    -0.854    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X4Y32          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.953ns  (logic 0.186ns (9.523%)  route 1.767ns (90.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.574    -0.657    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X29Y60         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.516 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          1.520     1.004    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.045     1.049 r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=12, routed)          0.247     1.296    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X3Y33          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.888    -0.852    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X3Y33          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.971ns  (logic 0.184ns (9.337%)  route 1.787ns (90.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.574    -0.657    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X29Y60         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.516 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          1.520     1.004    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.043     1.047 r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=12, routed)          0.267     1.313    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X3Y25          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.879    -0.861    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X3Y25          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.204ns  (logic 0.186ns (8.438%)  route 2.018ns (91.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.574    -0.657    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X29Y60         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          1.520     1.004    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.045     1.049 f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=12, routed)          0.498     1.547    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y43          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.895    -0.845    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y43          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.204ns  (logic 0.186ns (8.438%)  route 2.018ns (91.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.574    -0.657    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X29Y60         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          1.520     1.004    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.045     1.049 f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=12, routed)          0.498     1.547    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y43          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.895    -0.845    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y43          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.204ns  (logic 0.186ns (8.438%)  route 2.018ns (91.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.574    -0.657    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X29Y60         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          1.520     1.004    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.045     1.049 f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=12, routed)          0.498     1.547    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y43          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.895    -0.845    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y43          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.204ns  (logic 0.186ns (8.438%)  route 2.018ns (91.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.574    -0.657    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X29Y60         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          1.520     1.004    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.045     1.049 f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=12, routed)          0.498     1.547    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y43          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.895    -0.845    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y43          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50_SoC_clk_wiz_0_0
  To Clock:  clk_25_SoC_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.310ns  (logic 0.456ns (34.810%)  route 0.854ns (65.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns
    Source Clock Delay      (SCD):    -0.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.732    -0.984    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X60Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.528 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=33, routed)          0.854     0.326    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X56Y6          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.554    -1.614    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X56Y6          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.016ns  (logic 0.518ns (51.003%)  route 0.498ns (48.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns
    Source Clock Delay      (SCD):    -0.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.732    -0.984    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X62Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.466 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.498     0.031    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X63Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.557    -1.611    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X63Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.706ns  (logic 0.337ns (47.753%)  route 0.369ns (52.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.059ns
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.483    -1.685    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_clk
    SLICE_X51Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.337    -1.348 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.369    -0.980    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[8]
    SLICE_X51Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.657    -1.059    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_clk
    SLICE_X51Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.707ns  (logic 0.337ns (47.670%)  route 0.370ns (52.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    -1.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.494    -1.674    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X44Y3          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y3          FDRE (Prop_fdre_C_Q)         0.337    -1.337 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.370    -0.967    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[8]
    SLICE_X41Y3          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.668    -1.048    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X41Y3          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.721ns  (logic 0.337ns (46.734%)  route 0.384ns (53.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.047ns
    Source Clock Delay      (SCD):    -1.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.494    -1.674    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X44Y3          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y3          FDRE (Prop_fdre_C_Q)         0.337    -1.337 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.384    -0.953    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X42Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.669    -1.047    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X42Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.738ns  (logic 0.367ns (49.705%)  route 0.371ns (50.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.059ns
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.483    -1.685    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_clk
    SLICE_X52Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.367    -1.318 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.371    -0.947    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[5]
    SLICE_X51Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.657    -1.059    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_clk
    SLICE_X51Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.730ns  (logic 0.337ns (46.134%)  route 0.393ns (53.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.047ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.495    -1.673    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X45Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDRE (Prop_fdre_C_Q)         0.337    -1.336 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.393    -0.943    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X42Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.669    -1.047    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X42Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.734ns  (logic 0.337ns (45.938%)  route 0.397ns (54.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.047ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.495    -1.673    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X45Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDRE (Prop_fdre_C_Q)         0.337    -1.336 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.397    -0.940    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X42Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.669    -1.047    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X42Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.747ns  (logic 0.337ns (45.096%)  route 0.410ns (54.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.059ns
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.483    -1.685    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X51Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y0          FDRE (Prop_fdre_C_Q)         0.337    -1.348 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.410    -0.938    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X50Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.657    -1.059    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X50Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.742ns  (logic 0.367ns (49.482%)  route 0.375ns (50.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.047ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.495    -1.673    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X45Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDRE (Prop_fdre_C_Q)         0.367    -1.306 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.375    -0.932    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[0]
    SLICE_X44Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.669    -1.047    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X44Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.751ns  (logic 0.367ns (48.888%)  route 0.384ns (51.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.047ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.495    -1.673    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X45Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDRE (Prop_fdre_C_Q)         0.367    -1.306 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.384    -0.923    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X42Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.669    -1.047    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X42Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.756ns  (logic 0.385ns (50.941%)  route 0.371ns (49.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.047ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.495    -1.673    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X46Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y2          FDRE (Prop_fdre_C_Q)         0.385    -1.288 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.371    -0.918    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X45Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.669    -1.047    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X45Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_SoC_clk_wiz_0_0
  To Clock:  clk_50_SoC_clk_wiz_0_0

Max Delay             8 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.436ns  (logic 0.670ns (10.410%)  route 5.766ns (89.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.791     1.237    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.152     1.389 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         3.975     5.364    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y49          FDPE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.660    -1.508    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y49          FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.436ns  (logic 0.670ns (10.410%)  route 5.766ns (89.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.791     1.237    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.152     1.389 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         3.975     5.364    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y49          FDPE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.660    -1.508    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y49          FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 0.670ns (16.362%)  route 3.425ns (83.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.791     1.237    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.152     1.389 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         1.634     3.022    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y59         FDPE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.519    -1.650    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y59         FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 0.670ns (16.362%)  route 3.425ns (83.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.791     1.237    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.152     1.389 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         1.634     3.022    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y59         FDPE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.519    -1.650    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y59         FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.014ns  (logic 0.670ns (22.233%)  route 2.344ns (77.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.791     1.237    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.152     1.389 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         0.553     1.941    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X28Y52         FDPE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.526    -1.643    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y52         FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.014ns  (logic 0.670ns (22.233%)  route 2.344ns (77.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns
    Source Clock Delay      (SCD):    -1.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.644    -1.072    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X32Y66         FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.554 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=47, routed)          1.791     1.237    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.152     1.389 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         0.553     1.941    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X28Y52         FDPE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.526    -1.643    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y52         FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.319ns  (logic 0.518ns (39.264%)  route 0.801ns (60.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns
    Source Clock Delay      (SCD):    -0.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.729    -0.987    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X58Y3          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.518    -0.469 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.801     0.332    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X56Y3          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.554    -1.614    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X56Y3          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.977%)  route 0.331ns (42.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.730    -0.986    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X59Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.530 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=44, routed)          0.331    -0.200    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X61Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.557    -1.611    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X61Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.704ns  (logic 0.337ns (47.874%)  route 0.367ns (52.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    -1.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.494    -1.674    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X49Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.337    -1.337 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.367    -0.970    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X49Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.668    -1.048    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.649ns  (logic 0.367ns (56.590%)  route 0.282ns (43.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -1.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.555    -1.613    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X59Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.367    -1.246 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=44, routed)          0.282    -0.965    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X61Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.732    -0.984    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X61Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.722ns  (logic 0.337ns (46.677%)  route 0.385ns (53.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.059ns
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.483    -1.685    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X52Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.337    -1.348 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.385    -0.963    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X51Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.657    -1.059    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.743ns  (logic 0.337ns (45.351%)  route 0.406ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.495    -1.673    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X47Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.337    -1.336 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.406    -0.930    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X47Y3          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.668    -1.048    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y3          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.774ns  (logic 0.367ns (47.424%)  route 0.407ns (52.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.059ns
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.483    -1.685    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X51Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.367    -1.318 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.407    -0.912    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X52Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.657    -1.059    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.385ns (49.625%)  route 0.391ns (50.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.047ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.496    -1.672    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X42Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDRE (Prop_fdre_C_Q)         0.385    -1.287 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.391    -0.897    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X45Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.669    -1.047    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.796ns  (logic 0.337ns (42.362%)  route 0.459ns (57.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.987ns
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.483    -1.685    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X51Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.337    -1.348 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.459    -0.890    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X55Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.729    -0.987    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.798ns  (logic 0.418ns (52.372%)  route 0.380ns (47.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.496    -1.672    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X42Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDRE (Prop_fdre_C_Q)         0.418    -1.254 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.380    -0.874    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X49Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.668    -1.048    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.813ns  (logic 0.367ns (45.137%)  route 0.446ns (54.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.987ns
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.483    -1.685    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X52Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.367    -1.318 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.446    -0.872    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X55Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.729    -0.987    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.848ns  (logic 0.367ns (43.296%)  route 0.481ns (56.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.495    -1.673    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X47Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.367    -1.306 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.481    -0.826    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X47Y3          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.668    -1.048    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y3          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.868ns  (logic 0.124ns (3.206%)  route 3.744ns (96.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  SoC_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           2.796     2.796    SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y147        LUT1 (Prop_lut1_I0_O)        0.124     2.920 r  SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.948     3.868    SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y149        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.696     2.875    SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y149        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.045ns (2.958%)  route 1.476ns (97.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  SoC_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.141     1.141    SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y147        LUT1 (Prop_lut1_I0_O)        0.045     1.186 r  SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.335     1.521    SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y149        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.930     1.296    SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y149        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             0 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.231ns (34.406%)  route 0.440ns (65.594%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X28Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           0.283     1.419    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.464 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.157     1.621    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.666 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[5][0]_i_1/O
                         net (fo=1, routed)           0.000     1.666    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[5][0]_i_1_n_0
    SLICE_X29Y100        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.931     1.297    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X29Y100        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[5][0]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.231ns (33.909%)  route 0.450ns (66.091%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X28Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           0.283     1.419    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.464 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.167     1.631    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X31Y101        LUT6 (Prop_lut6_I0_O)        0.045     1.676 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[1][0]_i_1/O
                         net (fo=1, routed)           0.000     1.676    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[1][0]_i_1_n_0
    SLICE_X31Y101        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.931     1.297    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X31Y101        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[1][0]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.231ns (31.461%)  route 0.503ns (68.539%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X28Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           0.283     1.419    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.464 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.220     1.684    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X31Y101        LUT6 (Prop_lut6_I0_O)        0.045     1.729 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[2][0]_i_1/O
                         net (fo=1, routed)           0.000     1.729    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[2][0]_i_1_n_0
    SLICE_X31Y101        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.931     1.297    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X31Y101        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[2][0]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.231ns (28.606%)  route 0.577ns (71.394%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X28Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           0.283     1.419    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.464 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.293     1.758    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X31Y102        LUT6 (Prop_lut6_I0_O)        0.045     1.803 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[6][0]_i_1/O
                         net (fo=1, routed)           0.000     1.803    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[6][0]_i_1_n_0
    SLICE_X31Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.931     1.297    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X31Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[6][0]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.231ns (28.540%)  route 0.578ns (71.460%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X28Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           0.283     1.419    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.464 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.295     1.759    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[3][0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[3][0]_i_1_n_0
    SLICE_X29Y100        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.931     1.297    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X29Y100        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[3][0]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.231ns (28.504%)  route 0.579ns (71.496%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X28Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           0.283     1.419    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.464 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.296     1.760    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.805 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_1/O
                         net (fo=1, routed)           0.000     1.805    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_1_n_0
    SLICE_X29Y100        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.931     1.297    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X29Y100        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[0][0]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.231ns (25.898%)  route 0.661ns (74.102%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X28Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           0.283     1.419    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.464 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.378     1.842    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X31Y102        LUT6 (Prop_lut6_I0_O)        0.045     1.887 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[4][0]_i_1/O
                         net (fo=1, routed)           0.000     1.887    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[4][0]_i_1_n_0
    SLICE_X31Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.931     1.297    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X31Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[4][0]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.231ns (25.852%)  route 0.663ns (74.148%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X28Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           0.283     1.419    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.464 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.379     1.844    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X31Y102        LUT6 (Prop_lut6_I0_O)        0.045     1.889 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[7][0]_i_1/O
                         net (fo=1, routed)           0.000     1.889    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[7][0]_i_1_n_0
    SLICE_X31Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.931     1.297    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X31Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[7][0]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[12][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.231ns (25.761%)  route 0.666ns (74.239%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X28Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           0.283     1.419    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.464 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.382     1.847    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X27Y105        LUT6 (Prop_lut6_I0_O)        0.045     1.892 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[12][0]_i_1/O
                         net (fo=1, routed)           0.000     1.892    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[12][0]_i_1_n_0
    SLICE_X27Y105        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.929     1.295    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X27Y105        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[12][0]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[14][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.231ns (20.850%)  route 0.877ns (79.150%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.659     0.995    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X28Y102        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           0.283     1.419    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.464 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.593     2.058    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X34Y105        LUT6 (Prop_lut6_I0_O)        0.045     2.103 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[14][0]_i_1/O
                         net (fo=1, routed)           0.000     2.103    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[14][0]_i_1_n_0
    SLICE_X34Y105        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X34Y105        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[14][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_SoC_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.440ns  (logic 4.370ns (41.857%)  route 6.070ns (58.143%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.734    -0.982    SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/s_axi_aclk
    SLICE_X68Y2          FDSE                                         r  SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y2          FDSE (Prop_fdse_C_Q)         0.456    -0.526 r  SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout_reg/Q
                         net (fo=2, routed)           0.860     0.333    SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/tx_sout
    SLICE_X70Y4          LUT3 (Prop_lut3_I1_O)        0.153     0.486 r  SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sout_INST_0/O
                         net (fo=1, routed)           5.211     5.697    uart_txd_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.761     9.458 r  uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     9.458    uart_txd
    U19                                                               r  uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.767ns  (logic 1.507ns (39.995%)  route 2.260ns (60.005%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.588    -0.644    SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/s_axi_aclk
    SLICE_X68Y2          FDSE                                         r  SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y2          FDSE (Prop_fdse_C_Q)         0.141    -0.503 r  SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout_reg/Q
                         net (fo=2, routed)           0.295    -0.208    SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/tx_sout
    SLICE_X70Y4          LUT3 (Prop_lut3_I1_O)        0.042    -0.166 r  SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sout_INST_0/O
                         net (fo=1, routed)           1.966     1.800    uart_txd_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.324     3.124 r  uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.124    uart_txd
    U19                                                               r  uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50_SoC_clk_wiz_0_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_ss[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.215ns  (logic 4.111ns (40.246%)  route 6.104ns (59.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.668    -1.048    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X47Y4          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.592 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           6.104     5.511    spi_ss_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.655     9.166 r  spi_ss_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.166    spi_ss[0]
    W14                                                               r  spi_ss[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.922ns  (logic 4.162ns (41.942%)  route 5.761ns (58.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.656    -1.060    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X50Y6          FDSE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           5.761     5.218    spi_mosi_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         3.644     8.862 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     8.862    spi_mosi
    Y14                                                               r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.071ns  (logic 4.070ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.888    -0.828    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y97         FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         FDRE (Prop_fdre_C_Q)         0.472    -0.356 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.355    spi_clk_o_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.598     3.243 r  spi_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.243    spi_clk_o
    T10                                                               r  spi_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.476ns  (logic 1.475ns (99.932%)  route 0.001ns (0.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.629    -0.602    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y97         FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         FDRE (Prop_fdre_C_Q)         0.177    -0.425 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.424    spi_clk_o_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.298     0.874 r  spi_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     0.874    spi_clk_o
    T10                                                               r  spi_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.771ns  (logic 1.507ns (39.973%)  route 2.264ns (60.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.558    -0.674    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X50Y6          FDSE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDSE (Prop_fdse_C_Q)         0.164    -0.510 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           2.264     1.754    spi_mosi_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         1.343     3.097 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     3.097    spi_mosi
    Y14                                                               r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_ss[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.879ns  (logic 1.496ns (38.554%)  route 2.384ns (61.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.562    -0.670    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X47Y4          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           2.384     1.855    spi_ss_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.355     3.210 r  spi_ss_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.210    spi_ss[0]
    W14                                                               r  spi_ss[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_SoC_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_SoC_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_SoC_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    SoC_i/clk_wiz_0/inst/clkfbout_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.284 f  SoC_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    SoC_i/clk_wiz_0/inst/clkfbout_buf_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_SoC_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clkfbout_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    SoC_i/clk_wiz_0/inst/clkfbout_buf_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_SoC_clk_wiz_0_0

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][73]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.283ns  (logic 7.093ns (68.980%)  route 3.190ns (31.020%))
  Logic Levels:           21  (CARRY4=17 DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[0]
                         net (fo=2, routed)           1.764     5.405    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[19]
    SLICE_X31Y128        LUT6 (Prop_lut6_I3_O)        0.124     5.529 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][19]_i_3__0/O
                         net (fo=1, routed)           0.000     5.529    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][19]_i_3__0_n_0
    SLICE_X31Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.930 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.930    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][19]_i_2_n_0
    SLICE_X31Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.044 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.044    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2_n_0
    SLICE_X31Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.266 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2/O[0]
                         net (fo=2, routed)           0.627     6.893    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2_n_7
    SLICE_X30Y129        LUT1 (Prop_lut1_I0_O)        0.299     7.192 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][24]_i_3/O
                         net (fo=1, routed)           0.000     7.192    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][24]_i_3_n_0
    SLICE_X30Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.568 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.568    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][24]_i_2_n_0
    SLICE_X30Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.685 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2_n_0
    SLICE_X30Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.802 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.802    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.919 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.919    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.036 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.036    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2_n_0
    SLICE_X30Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.153 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.153    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.270 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.270    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.387 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.387    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.504 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.504    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.621 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.621    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.738 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.738    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.855 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.855    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.972 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.972    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_i_2_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.191 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_i_3/O[0]
                         net (fo=1, routed)           0.797     9.988    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_i_3_n_7
    SLICE_X30Y143        LUT4 (Prop_lut4_I3_O)        0.295    10.283 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][73]_i_1__0/O
                         net (fo=1, routed)           0.000    10.283    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[73]
    SLICE_X30Y143        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.699    -1.470    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X30Y143        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][73]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][62]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.161ns  (logic 6.857ns (67.481%)  route 3.304ns (32.520%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[0]
                         net (fo=2, routed)           1.764     5.405    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[19]
    SLICE_X31Y128        LUT6 (Prop_lut6_I3_O)        0.124     5.529 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][19]_i_3__0/O
                         net (fo=1, routed)           0.000     5.529    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][19]_i_3__0_n_0
    SLICE_X31Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.930 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.930    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][19]_i_2_n_0
    SLICE_X31Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.044 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.044    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2_n_0
    SLICE_X31Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.266 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2/O[0]
                         net (fo=2, routed)           0.627     6.893    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2_n_7
    SLICE_X30Y129        LUT1 (Prop_lut1_I0_O)        0.299     7.192 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][24]_i_3/O
                         net (fo=1, routed)           0.000     7.192    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][24]_i_3_n_0
    SLICE_X30Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.568 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.568    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][24]_i_2_n_0
    SLICE_X30Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.685 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2_n_0
    SLICE_X30Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.802 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.802    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.919 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.919    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.036 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.036    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2_n_0
    SLICE_X30Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.153 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.153    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.270 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.270    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.387 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.387    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.504 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.504    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.621 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.621    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.944 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2/O[1]
                         net (fo=1, routed)           0.911     9.855    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2_n_6
    SLICE_X32Y139        LUT4 (Prop_lut4_I3_O)        0.306    10.161 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][62]_i_1__0/O
                         net (fo=1, routed)           0.000    10.161    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[62]
    SLICE_X32Y139        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.651    -1.518    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X32Y139        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][62]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.075ns  (logic 7.084ns (70.312%)  route 2.991ns (29.688%))
  Logic Levels:           20  (CARRY4=16 DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[0]
                         net (fo=2, routed)           1.764     5.405    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[19]
    SLICE_X31Y128        LUT6 (Prop_lut6_I3_O)        0.124     5.529 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][19]_i_3__0/O
                         net (fo=1, routed)           0.000     5.529    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][19]_i_3__0_n_0
    SLICE_X31Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.930 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.930    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][19]_i_2_n_0
    SLICE_X31Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.044 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.044    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2_n_0
    SLICE_X31Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.266 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2/O[0]
                         net (fo=2, routed)           0.627     6.893    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2_n_7
    SLICE_X30Y129        LUT1 (Prop_lut1_I0_O)        0.299     7.192 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][24]_i_3/O
                         net (fo=1, routed)           0.000     7.192    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][24]_i_3_n_0
    SLICE_X30Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.568 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.568    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][24]_i_2_n_0
    SLICE_X30Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.685 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2_n_0
    SLICE_X30Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.802 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.802    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.919 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.919    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.036 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.036    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2_n_0
    SLICE_X30Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.153 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.153    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.270 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.270    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.387 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.387    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.504 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.504    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.621 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.621    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.738 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.738    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.855 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.855    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.170 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_i_2/O[3]
                         net (fo=1, routed)           0.598     9.768    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_i_2_n_4
    SLICE_X30Y143        LUT4 (Prop_lut4_I3_O)        0.307    10.075 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][72]_i_1__0/O
                         net (fo=1, routed)           0.000    10.075    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[72]
    SLICE_X30Y143        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.699    -1.470    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X30Y143        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][74]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.028ns  (logic 7.208ns (71.877%)  route 2.820ns (28.123%))
  Logic Levels:           21  (CARRY4=17 DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[0]
                         net (fo=2, routed)           1.764     5.405    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[19]
    SLICE_X31Y128        LUT6 (Prop_lut6_I3_O)        0.124     5.529 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][19]_i_3__0/O
                         net (fo=1, routed)           0.000     5.529    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][19]_i_3__0_n_0
    SLICE_X31Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.930 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.930    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][19]_i_2_n_0
    SLICE_X31Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.044 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.044    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2_n_0
    SLICE_X31Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.266 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2/O[0]
                         net (fo=2, routed)           0.627     6.893    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2_n_7
    SLICE_X30Y129        LUT1 (Prop_lut1_I0_O)        0.299     7.192 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][24]_i_3/O
                         net (fo=1, routed)           0.000     7.192    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][24]_i_3_n_0
    SLICE_X30Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.568 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.568    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][24]_i_2_n_0
    SLICE_X30Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.685 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2_n_0
    SLICE_X30Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.802 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.802    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.919 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.919    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.036 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.036    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2_n_0
    SLICE_X30Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.153 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.153    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.270 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.270    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.387 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.387    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.504 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.504    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.621 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.621    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.738 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.738    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.855 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.855    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.972 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.972    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_i_2_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.295 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_i_3/O[1]
                         net (fo=1, routed)           0.427     9.722    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_i_3_n_6
    SLICE_X30Y143        LUT4 (Prop_lut4_I3_O)        0.306    10.028 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][74]_i_1__0/O
                         net (fo=1, routed)           0.000    10.028    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[74]
    SLICE_X30Y143        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.699    -1.470    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X30Y143        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][74]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][66]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.011ns  (logic 6.974ns (69.660%)  route 3.037ns (30.340%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[0]
                         net (fo=2, routed)           1.764     5.405    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[19]
    SLICE_X31Y128        LUT6 (Prop_lut6_I3_O)        0.124     5.529 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][19]_i_3__0/O
                         net (fo=1, routed)           0.000     5.529    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][19]_i_3__0_n_0
    SLICE_X31Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.930 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.930    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][19]_i_2_n_0
    SLICE_X31Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.044 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.044    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2_n_0
    SLICE_X31Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.266 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2/O[0]
                         net (fo=2, routed)           0.627     6.893    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2_n_7
    SLICE_X30Y129        LUT1 (Prop_lut1_I0_O)        0.299     7.192 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][24]_i_3/O
                         net (fo=1, routed)           0.000     7.192    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][24]_i_3_n_0
    SLICE_X30Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.568 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.568    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][24]_i_2_n_0
    SLICE_X30Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.685 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2_n_0
    SLICE_X30Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.802 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.802    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.919 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.919    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.036 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.036    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2_n_0
    SLICE_X30Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.153 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.153    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.270 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.270    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.387 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.387    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.504 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.504    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.621 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.621    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.738 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.738    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.061 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2/O[1]
                         net (fo=1, routed)           0.644     9.705    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2_n_6
    SLICE_X29Y140        LUT4 (Prop_lut4_I3_O)        0.306    10.011 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][66]_i_1__0/O
                         net (fo=1, routed)           0.000    10.011    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[66]
    SLICE_X29Y140        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.697    -1.472    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X29Y140        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][66]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][58]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.952ns  (logic 6.740ns (67.722%)  route 3.212ns (32.278%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[0]
                         net (fo=2, routed)           1.764     5.405    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[19]
    SLICE_X31Y128        LUT6 (Prop_lut6_I3_O)        0.124     5.529 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][19]_i_3__0/O
                         net (fo=1, routed)           0.000     5.529    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][19]_i_3__0_n_0
    SLICE_X31Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.930 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.930    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][19]_i_2_n_0
    SLICE_X31Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.044 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.044    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2_n_0
    SLICE_X31Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.266 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2/O[0]
                         net (fo=2, routed)           0.627     6.893    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2_n_7
    SLICE_X30Y129        LUT1 (Prop_lut1_I0_O)        0.299     7.192 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][24]_i_3/O
                         net (fo=1, routed)           0.000     7.192    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][24]_i_3_n_0
    SLICE_X30Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.568 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.568    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][24]_i_2_n_0
    SLICE_X30Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.685 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2_n_0
    SLICE_X30Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.802 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.802    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.919 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.919    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.036 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.036    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2_n_0
    SLICE_X30Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.153 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.153    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.270 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.270    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.387 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.387    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.504 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.504    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.827 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2/O[1]
                         net (fo=1, routed)           0.819     9.646    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2_n_6
    SLICE_X29Y139        LUT4 (Prop_lut4_I3_O)        0.306     9.952 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][58]_i_1__0/O
                         net (fo=1, routed)           0.000     9.952    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[58]
    SLICE_X29Y139        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.697    -1.472    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X29Y139        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][58]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.944ns  (logic 7.119ns (71.592%)  route 2.825ns (28.408%))
  Logic Levels:           21  (CARRY4=17 DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[0]
                         net (fo=2, routed)           1.764     5.405    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[19]
    SLICE_X31Y128        LUT6 (Prop_lut6_I3_O)        0.124     5.529 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][19]_i_3__0/O
                         net (fo=1, routed)           0.000     5.529    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][19]_i_3__0_n_0
    SLICE_X31Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.930 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.930    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][19]_i_2_n_0
    SLICE_X31Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.044 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.044    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2_n_0
    SLICE_X31Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.266 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2/O[0]
                         net (fo=2, routed)           0.627     6.893    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2_n_7
    SLICE_X30Y129        LUT1 (Prop_lut1_I0_O)        0.299     7.192 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][24]_i_3/O
                         net (fo=1, routed)           0.000     7.192    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][24]_i_3_n_0
    SLICE_X30Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.568 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.568    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][24]_i_2_n_0
    SLICE_X30Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.685 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2_n_0
    SLICE_X30Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.802 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.802    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.919 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.919    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.036 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.036    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2_n_0
    SLICE_X30Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.153 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.153    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.270 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.270    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.387 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.387    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.504 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.504    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.621 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.621    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.738 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.738    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.855 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.855    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.972 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.972    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_i_2_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.211 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_i_3/O[2]
                         net (fo=1, routed)           0.432     9.643    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_i_3_n_5
    SLICE_X30Y143        LUT4 (Prop_lut4_I3_O)        0.301     9.944 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][75]_i_1__0/O
                         net (fo=1, routed)           0.000     9.944    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[75]
    SLICE_X30Y143        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.699    -1.470    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X30Y143        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.928ns  (logic 6.404ns (64.504%)  route 3.524ns (35.496%))
  Logic Levels:           19  (CARRY4=16 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[0]
                         net (fo=2, routed)           1.764     5.405    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[19]
    SLICE_X31Y128        LUT6 (Prop_lut6_I3_O)        0.124     5.529 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][19]_i_3__0/O
                         net (fo=1, routed)           0.000     5.529    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][19]_i_3__0_n_0
    SLICE_X31Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.930 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.930    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][19]_i_2_n_0
    SLICE_X31Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.044 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.044    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2_n_0
    SLICE_X31Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.158 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.158    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2_n_0
    SLICE_X31Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.272 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.272    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2_n_0
    SLICE_X31Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.386 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.386    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][35]_i_2_n_0
    SLICE_X31Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.500 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.500    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][39]_i_2_n_0
    SLICE_X31Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.614 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.614    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]_i_2_n_0
    SLICE_X31Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.728 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.728    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]_i_2_n_0
    SLICE_X31Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.842 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.842    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][51]_i_2_n_0
    SLICE_X31Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.956    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][55]_i_2_n_0
    SLICE_X31Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.070 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.070    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][59]_i_2_n_0
    SLICE_X31Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.184 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.184    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][63]_i_2_n_0
    SLICE_X31Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.298 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.298    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][67]_i_2_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.412 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.412    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][71]_i_2_n_0
    SLICE_X31Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.526    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_i_2_n_0
    SLICE_X31Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.797 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_final_sign_q_reg[1]_i_3/CO[0]
                         net (fo=76, routed)          1.758     9.555    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/sum_carry
    SLICE_X28Y127        LUT4 (Prop_lut4_I0_O)        0.373     9.928 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][14]_i_1__0/O
                         net (fo=1, routed)           0.000     9.928    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[14]
    SLICE_X28Y127        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.685    -1.484    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X28Y127        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][14]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][67]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.922ns  (logic 6.885ns (69.392%)  route 3.037ns (30.608%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[0]
                         net (fo=2, routed)           1.764     5.405    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[19]
    SLICE_X31Y128        LUT6 (Prop_lut6_I3_O)        0.124     5.529 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][19]_i_3__0/O
                         net (fo=1, routed)           0.000     5.529    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][19]_i_3__0_n_0
    SLICE_X31Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.930 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.930    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][19]_i_2_n_0
    SLICE_X31Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.044 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.044    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2_n_0
    SLICE_X31Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.266 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2/O[0]
                         net (fo=2, routed)           0.627     6.893    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2_n_7
    SLICE_X30Y129        LUT1 (Prop_lut1_I0_O)        0.299     7.192 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][24]_i_3/O
                         net (fo=1, routed)           0.000     7.192    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][24]_i_3_n_0
    SLICE_X30Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.568 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.568    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][24]_i_2_n_0
    SLICE_X30Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.685 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2_n_0
    SLICE_X30Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.802 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.802    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.919 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.919    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.036 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.036    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2_n_0
    SLICE_X30Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.153 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.153    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.270 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.270    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.387 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.387    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.504 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.504    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.621 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.621    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.738 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.738    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.977 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2/O[2]
                         net (fo=1, routed)           0.644     9.621    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2_n_5
    SLICE_X29Y141        LUT4 (Prop_lut4_I3_O)        0.301     9.922 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][67]_i_1__0/O
                         net (fo=1, routed)           0.000     9.922    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[67]
    SLICE_X29Y141        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.698    -1.471    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X29Y141        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][67]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][70]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.918ns  (logic 7.091ns (71.496%)  route 2.827ns (28.504%))
  Logic Levels:           20  (CARRY4=16 DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.639     3.641 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[0]
                         net (fo=2, routed)           1.764     5.405    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[19]
    SLICE_X31Y128        LUT6 (Prop_lut6_I3_O)        0.124     5.529 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][19]_i_3__0/O
                         net (fo=1, routed)           0.000     5.529    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][19]_i_3__0_n_0
    SLICE_X31Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.930 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.930    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][19]_i_2_n_0
    SLICE_X31Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.044 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.044    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2_n_0
    SLICE_X31Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.266 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2/O[0]
                         net (fo=2, routed)           0.627     6.893    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2_n_7
    SLICE_X30Y129        LUT1 (Prop_lut1_I0_O)        0.299     7.192 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][24]_i_3/O
                         net (fo=1, routed)           0.000     7.192    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][24]_i_3_n_0
    SLICE_X30Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.568 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.568    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][24]_i_2_n_0
    SLICE_X30Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.685 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.685    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2_n_0
    SLICE_X30Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.802 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.802    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2_n_0
    SLICE_X30Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.919 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.919    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2_n_0
    SLICE_X30Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.036 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.036    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2_n_0
    SLICE_X30Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.153 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.153    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.270 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.270    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.387 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.387    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2_n_0
    SLICE_X30Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.504 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.504    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.621 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.621    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.738 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.738    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.855 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.855    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.178 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_i_2/O[1]
                         net (fo=1, routed)           0.434     9.612    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_i_2_n_6
    SLICE_X29Y141        LUT4 (Prop_lut4_I3_O)        0.306     9.918 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][70]_i_1__0/O
                         net (fo=1, routed)           0.000     9.918    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[70]
    SLICE_X29Y141        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       1.698    -1.471    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X29Y141        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][70]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][49]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.752ns (59.367%)  route 0.515ns (40.633%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[29])
                                                      0.521     0.523 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[29]
                         net (fo=2, routed)           0.400     0.923    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[48]
    SLICE_X31Y136        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.047 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][51]_i_2/O[1]
                         net (fo=2, routed)           0.113     1.160    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][51]_i_2_n_6
    SLICE_X29Y136        LUT4 (Prop_lut4_I2_O)        0.107     1.267 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][49]_i_1__0/O
                         net (fo=1, routed)           0.000     1.267    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[49]
    SLICE_X29Y136        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.925    -0.815    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X29Y136        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][49]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][39]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.739ns (58.017%)  route 0.535ns (41.983%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[20])
                                                      0.521     0.523 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[20]
                         net (fo=2, routed)           0.418     0.941    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[39]
    SLICE_X31Y133        LUT5 (Prop_lut5_I0_O)        0.045     0.986 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][39]_i_3/O
                         net (fo=1, routed)           0.000     0.986    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][39]_i_3_n_0
    SLICE_X31Y133        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.049 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][39]_i_2/O[3]
                         net (fo=2, routed)           0.115     1.164    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][39]_i_2_n_4
    SLICE_X29Y133        LUT4 (Prop_lut4_I2_O)        0.110     1.274 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][39]_i_1__0/O
                         net (fo=1, routed)           0.000     1.274    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[39]
    SLICE_X29Y133        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.923    -0.817    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X29Y133        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][39]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.739ns (56.682%)  route 0.565ns (43.318%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT4=2)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[28])
                                                      0.521     0.523 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[28]
                         net (fo=2, routed)           0.418     0.941    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[47]
    SLICE_X31Y135        LUT4 (Prop_lut4_I0_O)        0.045     0.986 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][47]_i_3/O
                         net (fo=1, routed)           0.000     0.986    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][47]_i_3_n_0
    SLICE_X31Y135        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.049 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]_i_2/O[3]
                         net (fo=2, routed)           0.145     1.194    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]_i_2_n_4
    SLICE_X29Y135        LUT4 (Prop_lut4_I2_O)        0.110     1.304 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][47]_i_1__0/O
                         net (fo=1, routed)           0.000     1.304    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[47]
    SLICE_X29Y135        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.925    -0.815    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X29Y135        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][42]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.321ns  (logic 0.775ns (58.675%)  route 0.546ns (41.325%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[22])
                                                      0.521     0.523 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[22]
                         net (fo=2, routed)           0.398     0.921    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[41]
    SLICE_X31Y134        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.067 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]_i_2/O[2]
                         net (fo=2, routed)           0.146     1.213    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]_i_2_n_5
    SLICE_X29Y134        LUT4 (Prop_lut4_I2_O)        0.108     1.321 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][42]_i_1__0/O
                         net (fo=1, routed)           0.000     1.321    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[42]
    SLICE_X29Y134        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.924    -0.816    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X29Y134        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][42]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][50]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.321ns  (logic 0.775ns (58.675%)  route 0.546ns (41.325%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[30])
                                                      0.521     0.523 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[30]
                         net (fo=2, routed)           0.398     0.921    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[49]
    SLICE_X31Y136        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.067 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][51]_i_2/O[2]
                         net (fo=2, routed)           0.146     1.213    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][51]_i_2_n_5
    SLICE_X29Y136        LUT4 (Prop_lut4_I2_O)        0.108     1.321 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][50]_i_1__0/O
                         net (fo=1, routed)           0.000     1.321    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[50]
    SLICE_X29Y136        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.925    -0.815    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X29Y136        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][50]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.795ns (58.691%)  route 0.560ns (41.309%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[24])
                                                      0.521     0.523 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[24]
                         net (fo=2, routed)           0.395     0.918    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[43]
    SLICE_X31Y134        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.031 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.031    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]_i_2_n_0
    SLICE_X31Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.085 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]_i_2/O[0]
                         net (fo=2, routed)           0.163     1.248    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]_i_2_n_7
    SLICE_X29Y134        LUT4 (Prop_lut4_I2_O)        0.107     1.355 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][44]_i_1__0/O
                         net (fo=1, routed)           0.000     1.355    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[44]
    SLICE_X29Y134        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.924    -0.816    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X29Y134        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][41]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.752ns (55.515%)  route 0.603ns (44.485%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[21])
                                                      0.521     0.523 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[21]
                         net (fo=2, routed)           0.400     0.923    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[40]
    SLICE_X31Y134        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.047 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]_i_2/O[1]
                         net (fo=2, routed)           0.201     1.248    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]_i_2_n_6
    SLICE_X29Y134        LUT4 (Prop_lut4_I2_O)        0.107     1.355 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][41]_i_1__0/O
                         net (fo=1, routed)           0.000     1.355    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[41]
    SLICE_X29Y134        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.924    -0.816    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X29Y134        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][41]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.363ns  (logic 0.798ns (58.534%)  route 0.565ns (41.466%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[22])
                                                      0.521     0.523 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[22]
                         net (fo=2, routed)           0.398     0.921    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[41]
    SLICE_X31Y134        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     1.088 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]_i_2/O[3]
                         net (fo=2, routed)           0.165     1.253    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]_i_2_n_4
    SLICE_X29Y134        LUT4 (Prop_lut4_I2_O)        0.110     1.363 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][43]_i_1__0/O
                         net (fo=1, routed)           0.000     1.363    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[43]
    SLICE_X29Y134        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.924    -0.816    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X29Y134        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][55]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.873ns (62.851%)  route 0.516ns (37.149%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[28])
                                                      0.521     0.523 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[28]
                         net (fo=2, routed)           0.392     0.915    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[47]
    SLICE_X31Y135        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.028 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.028    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]_i_2_n_0
    SLICE_X31Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.067 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.067    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][51]_i_2_n_0
    SLICE_X31Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.157 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][55]_i_2/O[3]
                         net (fo=2, routed)           0.122     1.279    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][55]_i_2_n_4
    SLICE_X28Y137        LUT4 (Prop_lut4_I2_O)        0.110     1.389 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][55]_i_1__0/O
                         net (fo=1, routed)           0.000     1.389    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[55]
    SLICE_X28Y137        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.926    -0.814    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X28Y137        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][55]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.397ns  (logic 0.752ns (53.826%)  route 0.645ns (46.174%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y53          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[1])
                                                      0.521     0.523 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[1]
                         net (fo=2, routed)           0.485     1.008    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[20]
    SLICE_X31Y129        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.132 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2/O[1]
                         net (fo=2, routed)           0.158     1.290    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2_n_6
    SLICE_X28Y129        LUT4 (Prop_lut4_I2_O)        0.107     1.397 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][21]_i_1__0/O
                         net (fo=1, routed)           0.000     1.397    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[21]
    SLICE_X28Y129        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26117, routed)       0.919    -0.821    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X28Y129        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][21]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50_SoC_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.550ns  (logic 1.550ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    T11                  IBUF (Prop_ibuf_I_O)         1.550     1.550 r  spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.550    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X1Y98         FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.664    -1.505    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y98         FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.317ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 r  spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.317    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X1Y98         FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.902    -0.838    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y98         FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C





