# do FourbitALU_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/chetan/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/Adder_Substracter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:28 on Feb 08,2022
# vcom -reportprogress 300 -93 -work work /home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/Adder_Substracter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder_Substracter
# -- Compiling architecture add_sub_arc of Adder_Substracter
# End time: 19:30:28 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourToOnexor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:28 on Feb 08,2022
# vcom -reportprogress 300 -93 -work work /home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourToOnexor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FourToOnexor
# -- Compiling architecture fourtoonexor_arc of FourToOnexor
# End time: 19:30:28 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/xor_gate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:28 on Feb 08,2022
# vcom -reportprogress 300 -93 -work work /home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/xor_gate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture xor_arc of xor_gate
# End time: 19:30:28 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/not_gate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:28 on Feb 08,2022
# vcom -reportprogress 300 -93 -work work /home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/not_gate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate
# -- Compiling architecture notLogic of not_gate
# End time: 19:30:28 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/and_gate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:28 on Feb 08,2022
# vcom -reportprogress 300 -93 -work work /home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/and_gate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture andLogic of and_gate
# End time: 19:30:28 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/or_gate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:28 on Feb 08,2022
# vcom -reportprogress 300 -93 -work work /home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/or_gate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture orLogic of or_gate
# End time: 19:30:28 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.adder_substracter
# vsim work.adder_substracter 
# Start time: 19:30:38 on Feb 08,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.adder_substracter(add_sub_arc)
# Loading work.fourtoonexor(fourtoonexor_arc)
# Loading work.xor_gate(xor_arc)
# Loading work.not_gate(notlogic)
# Loading work.and_gate(andlogic)
# Loading work.or_gate(orlogic)
add wave -position insertpoint sim:/adder_substracter/*
force -freeze sim:/adder_substracter/a 1111 0
force -freeze sim:/adder_substracter/b 1111 0
force -freeze sim:/adder_substracter/s 0 0
run
force -freeze sim:/adder_substracter/s 1 0
run
force -freeze sim:/adder_substracter/a 0111 0
force -freeze sim:/adder_substracter/b 1001 0
run
force -freeze sim:/adder_substracter/a 1011 0
force -freeze sim:/adder_substracter/b 1100 0
run
force -freeze sim:/adder_substracter/s 0 0
run
force -freeze sim:/adder_substracter/a 0110 0
force -freeze sim:/adder_substracter/b 1111 0
run
force -freeze sim:/adder_substracter/s 1 0
run
# End time: 20:12:58 on Feb 08,2022, Elapsed time: 0:42:20
# Errors: 0, Warnings: 0
