{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616426037909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616426037913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 15:13:57 2021 " "Processing started: Mon Mar 22 15:13:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616426037913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616426037913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dec2_4EnDemo -c Dec2_4EnDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dec2_4EnDemo -c Dec2_4EnDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616426037913 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616426038352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616426038352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_4en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec2_4en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec2_4En-BehavEquations " "Found design unit 1: Dec2_4En-BehavEquations" {  } { { "Dec2_4En.vhd" "" { Text "C:/intelFPGA_lite/Aula/Guião02/Parte 01/Dec2_4En.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616426045176 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec2_4En " "Found entity 1: Dec2_4En" {  } { { "Dec2_4En.vhd" "" { Text "C:/intelFPGA_lite/Aula/Guião02/Parte 01/Dec2_4En.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616426045176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616426045176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_4endemo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec2_4endemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec24_demo-shell " "Found design unit 1: Dec24_demo-shell" {  } { { "Dec2_4EnDemo.vhd" "" { Text "C:/intelFPGA_lite/Aula/Guião02/Parte 01/Dec2_4EnDemo.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616426045180 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec24_demo " "Found entity 1: Dec24_demo" {  } { { "Dec2_4EnDemo.vhd" "" { Text "C:/intelFPGA_lite/Aula/Guião02/Parte 01/Dec2_4EnDemo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616426045180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616426045180 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "SW Dec2_4EnDemo.vhd(16) " "VHDL error at Dec2_4EnDemo.vhd(16): object \"SW\" is used but not declared" {  } { { "Dec2_4EnDemo.vhd" "" { Text "C:/intelFPGA_lite/Aula/Guião02/Parte 01/Dec2_4EnDemo.vhd" 16 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1616426045181 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "SW Dec2_4EnDemo.vhd(17) " "VHDL error at Dec2_4EnDemo.vhd(17): object \"SW\" is used but not declared" {  } { { "Dec2_4EnDemo.vhd" "" { Text "C:/intelFPGA_lite/Aula/Guião02/Parte 01/Dec2_4EnDemo.vhd" 17 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1616426045181 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "LEDR Dec2_4EnDemo.vhd(18) " "VHDL error at Dec2_4EnDemo.vhd(18): object \"LEDR\" is used but not declared" {  } { { "Dec2_4EnDemo.vhd" "" { Text "C:/intelFPGA_lite/Aula/Guião02/Parte 01/Dec2_4EnDemo.vhd" 18 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1616426045181 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out outputs Dec2_4EnDemo.vhd(18) " "VHDL error at Dec2_4EnDemo.vhd(18): cannot associate formal port \"outputs\" of mode \"out\" with an expression" {  } { { "Dec2_4EnDemo.vhd" "" { Text "C:/intelFPGA_lite/Aula/Guião02/Parte 01/Dec2_4EnDemo.vhd" 18 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1616426045181 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616426045254 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 22 15:14:05 2021 " "Processing ended: Mon Mar 22 15:14:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616426045254 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616426045254 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616426045254 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616426045254 ""}
