
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001414                       # Number of seconds simulated
sim_ticks                                  1414394500                       # Number of ticks simulated
final_tick                                 1414394500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  59102                       # Simulator instruction rate (inst/s)
host_op_rate                                   107248                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               25465583                       # Simulator tick rate (ticks/s)
host_mem_usage                                4343472                       # Number of bytes of host memory used
host_seconds                                    55.54                       # Real time elapsed on the host
sim_insts                                     3282568                       # Number of instructions simulated
sim_ops                                       5956700                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1414394500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          124288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           79232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             203520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       124288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        124288                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3180                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           87873645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           56018317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             143891962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      87873645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         87873645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          87873645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          56018317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            143891962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3180                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3180                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 203520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  203520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1414310000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3180                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    270.867824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   171.631448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   281.174770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          266     35.51%     35.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          210     28.04%     63.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           82     10.95%     74.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           56      7.48%     81.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           39      5.21%     87.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           23      3.07%     90.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      1.34%     91.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      1.47%     93.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           52      6.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          749                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     61886500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               121511500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   15900000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19461.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38211.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       143.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    143.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2427                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     444751.57                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1792140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   944955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6911520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         43639440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             19646190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2140320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       122395530                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        54510240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        236468520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              488448855                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            345.341314                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1365707500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3719500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      18538000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    955371750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    141947750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      26381250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    268436250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3584280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1897500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                15793680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         66381120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             37895310                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2325600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       237410130                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        61295040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        160316700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              586899360                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            414.947428                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1324854750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3247000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      28140000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    644976250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    159599000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      57844000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    520588250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1414394500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  992899                       # Number of BP lookups
system.cpu.branchPred.condPredicted            992899                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             73329                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               856322                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   33941                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1949                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          856322                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             622364                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           233958                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        27281                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1414394500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1172974                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      232673                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1554                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           571                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1414394500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1414394500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      491678                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           442                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    43                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1414394500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2828790                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             593787                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5764439                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      992899                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             656305                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2020819                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  147452                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  264                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1788                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          264                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    491389                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 18046                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2690655                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.780585                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.501969                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   904140     33.60%     33.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    88371      3.28%     36.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   417130     15.50%     52.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    83119      3.09%     55.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    34574      1.28%     56.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    76055      2.83%     59.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    78334      2.91%     62.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    59769      2.22%     64.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   949163     35.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2690655                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.350998                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.037776                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   520450                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                624718                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1272200                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                199561                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  73726                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                9571021                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  73726                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   632914                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  319167                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2463                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1335920                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                326465                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                9203408                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3632                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  78849                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 109532                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  74147                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            11943503                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              21633999                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         11684287                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1999095                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               7694817                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4248686                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                174                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            190                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    864523                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1262383                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              299687                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            256425                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            64434                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8545420                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 572                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7778282                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             34169                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2589291                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3382470                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            529                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2690655                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.890851                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.481278                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              757823     28.17%     28.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              260656      9.69%     37.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              242858      9.03%     46.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              322107     11.97%     58.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              301580     11.21%     70.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              287682     10.69%     80.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              297695     11.06%     91.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              127343      4.73%     96.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               92911      3.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2690655                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   41099     39.62%     39.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     39.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     39.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   192      0.19%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     39.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  30785     29.68%     69.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   195      0.19%     69.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             30966     29.85%     99.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              496      0.48%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             93504      1.20%      1.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5522255     71.00%     72.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2191      0.03%     72.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2226      0.03%     72.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              629762      8.10%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  42      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               847233     10.89%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              178455      2.29%     93.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          438430      5.64%     99.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          64184      0.83%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7778282                       # Type of FU issued
system.cpu.iq.rate                           2.749685                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      103733                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013336                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           15913726                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           9729698                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6227350                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             2471395                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1405818                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1176035                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6537886                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1250625                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                   7812451                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads            54124                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads         8291                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       292073                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          556                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          273                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       123394                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1473                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           102                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  73726                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  298562                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  9983                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8545992                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              4444                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1262383                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               299687                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                252                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     38                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  9920                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            273                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          36423                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        55416                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                91839                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7465079                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1132673                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            185958                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1365185                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   673334                       # Number of branches executed
system.cpu.iew.exec_stores                     232512                       # Number of stores executed
system.cpu.iew.exec_rate                     2.638965                       # Inst execution rate
system.cpu.iew.wb_sent                        7430678                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7403385                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6017699                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9184183                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.617156                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.655224                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2589374                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              43                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             73555                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations                170                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts        10085                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples      2321393                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.566002                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.897396                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       725683     31.26%     31.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       413441     17.81%     49.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       445702     19.20%     68.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       136496      5.88%     74.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        74408      3.21%     77.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        59508      2.56%     79.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        33293      1.43%     81.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        15459      0.67%     82.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       417403     17.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2321393                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3282568                       # Number of instructions committed
system.cpu.commit.committedOps                5956700                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1146603                       # Number of memory references committed
system.cpu.commit.loads                        970310                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     545169                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1166016                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   5225469                       # Number of committed integer instructions.
system.cpu.commit.function_calls                18197                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        43750      0.73%      0.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4137101     69.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2115      0.04%     70.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1984      0.03%     70.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         625147     10.49%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          576282      9.67%     90.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         113301      1.90%     92.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       394028      6.61%     98.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        62992      1.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5956700                       # Class of committed instruction
system.cpu.commit.bw_lim_events                417403                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     10450064                       # The number of ROB reads
system.cpu.rob.rob_writes                    17464966                       # The number of ROB writes
system.cpu.timesIdled                            1482                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          138135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3282568                       # Number of Instructions Simulated
system.cpu.committedOps                       5956700                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.861761                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.861761                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.160414                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.160414                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  9068405                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5331568                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1776061                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1111972                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3332573                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3048540                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2938547                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1414394500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               437                       # number of replacements
system.cpu.dcache.tags.tagsinuse           765.539778                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              170169                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               437                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            389.402746                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   765.539778                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.747597                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.747597                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          900                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          409                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          435                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2602067                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2602067                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1414394500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1123100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1123100                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       175496                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         175496                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1298596                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1298596                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1298596                       # number of overall hits
system.cpu.dcache.overall_hits::total         1298596                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          839                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           839                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          930                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          930                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         1769                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1769                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1769                       # number of overall misses
system.cpu.dcache.overall_misses::total          1769                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     61189500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     61189500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     78558498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     78558498                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    139747998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    139747998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    139747998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    139747998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1123939                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1123939                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       176426                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       176426                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1300365                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1300365                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1300365                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1300365                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000746                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000746                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005271                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005271                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001360                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001360                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001360                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001360                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 72931.466031                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72931.466031                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 84471.503226                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84471.503226                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 78998.302996                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78998.302996                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 78998.302996                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78998.302996                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1394                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    63.363636                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          339                       # number of writebacks
system.cpu.dcache.writebacks::total               339                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          428                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          428                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          432                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          432                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          432                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          432                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          411                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          411                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          926                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          926                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1337                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1337                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1337                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1337                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     33300500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     33300500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     77356998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     77356998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    110657498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    110657498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    110657498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    110657498                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000366                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000366                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005249                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005249                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001028                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001028                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001028                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001028                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 81023.114355                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81023.114355                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 83538.874730                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83538.874730                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 82765.518325                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82765.518325                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 82765.518325                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82765.518325                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1414394500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1414394500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1414394500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              2846                       # number of replacements
system.cpu.icache.tags.tagsinuse           498.218314                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              383163                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2846                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            134.632115                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   498.218314                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.973083                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.973083                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            986135                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           986135                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1414394500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       487125                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          487125                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        487125                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           487125                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       487125                       # number of overall hits
system.cpu.icache.overall_hits::total          487125                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         4264                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4264                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         4264                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4264                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         4264                       # number of overall misses
system.cpu.icache.overall_misses::total          4264                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    248711499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    248711499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    248711499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    248711499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    248711499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    248711499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       491389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       491389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       491389                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       491389                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       491389                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       491389                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.008677                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008677                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.008677                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008677                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.008677                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008677                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 58328.212711                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58328.212711                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 58328.212711                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58328.212711                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 58328.212711                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58328.212711                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2345                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                57                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.140351                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         2846                       # number of writebacks
system.cpu.icache.writebacks::total              2846                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          906                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          906                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          906                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          906                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          906                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          906                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3358                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3358                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         3358                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3358                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         3358                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3358                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    196414999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    196414999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    196414999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    196414999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    196414999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    196414999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.006834                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006834                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.006834                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006834                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.006834                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006834                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 58491.661406                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58491.661406                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 58491.661406                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58491.661406                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 58491.661406                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58491.661406                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1414394500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1414394500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1414394500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  2592.002705                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       1615.818172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        976.184534                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.049311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.029791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.079102                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          767                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2308                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.097046                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     66980                       # Number of tag accesses
system.l2.tags.data_accesses                    66980                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1414394500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          339                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              339                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         2844                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2844                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1415                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1415                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data             86                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                86                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1415                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    99                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1514                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1415                       # number of overall hits
system.l2.overall_hits::cpu.data                   99                       # number of overall hits
system.l2.overall_hits::total                    1514                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              913                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 913                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1943                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1943                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          325                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             325                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1943                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1238                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3181                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1943                       # number of overall misses
system.l2.overall_misses::cpu.data               1238                       # number of overall misses
system.l2.overall_misses::total                  3181                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     75827000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      75827000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    176420500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    176420500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     31762500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     31762500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     176420500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     107589500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        284010000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    176420500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    107589500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       284010000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          339                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          339                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         2844                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2844                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            926                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               926                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         3358                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3358                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          411                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           411                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              3358                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1337                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4695                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             3358                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1337                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4695                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.985961                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.985961                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.578618                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.578618                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.790754                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.790754                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.578618                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.925954                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.677529                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.578618                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.925954                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.677529                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83052.573932                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83052.573932                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 90797.992795                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90797.992795                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 97730.769231                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97730.769231                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 90797.992795                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 86905.896607                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89283.244263                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 90797.992795                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 86905.896607                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89283.244263                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          913                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            913                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1943                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1943                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          325                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          325                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1238                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3181                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1238                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3181                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     66697000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     66697000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    157000500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    157000500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     28512500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     28512500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    157000500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     95209500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    252210000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    157000500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     95209500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    252210000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.985961                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.985961                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.578618                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.578618                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.790754                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.790754                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.578618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.925954                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.677529                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.578618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.925954                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.677529                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 73052.573932                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73052.573932                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 80803.139475                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80803.139475                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 87730.769231                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87730.769231                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 80803.139475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 76905.896607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79286.387928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 80803.139475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 76905.896607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79286.387928                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3180                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1414394500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2267                       # Transaction distribution
system.membus.trans_dist::ReadExReq               913                       # Transaction distribution
system.membus.trans_dist::ReadExResp              913                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2267                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       203520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       203520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  203520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3180                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3180    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3180                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3881500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16880500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         7978                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         3284                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1414394500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3768                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          339                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2846                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              98                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              926                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             926                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3358                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          411                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9561                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         3111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 12672                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       396992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       107264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 504256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4695                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000852                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029179                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4691     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      4      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4695                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7174000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5035999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2005500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
