{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749592536127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749592536128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 10 15:55:35 2025 " "Processing started: Tue Jun 10 15:55:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749592536128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749592536128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NPU_MATRIX -c NPU_MATRIX " "Command: quartus_map --read_settings_files=on --write_settings_files=off NPU_MATRIX -c NPU_MATRIX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749592536128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749592536895 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749592536895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_baudrate_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_baudrate_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_BaudRate_generator " "Found entity 1: UART_BaudRate_generator" {  } { { "UART_BaudRate_generator.sv" "" { Text "C:/Users/hp/Documents/Quartus/NPU_MATRIX/UART_BaudRate_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749592554033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749592554033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rs232_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rs232_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rs232_rx " "Found entity 1: UART_rs232_rx" {  } { { "UART_rs232_rx.sv" "" { Text "C:/Users/hp/Documents/Quartus/NPU_MATRIX/UART_rs232_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749592554037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749592554037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.sv" "" { Text "C:/Users/hp/Documents/Quartus/NPU_MATRIX/TOP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749592554041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749592554041 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_rs232_tx.sv(93) " "Verilog HDL information at UART_rs232_tx.sv(93): always construct contains both blocking and non-blocking assignments" {  } { { "UART_rs232_tx.sv" "" { Text "C:/Users/hp/Documents/Quartus/NPU_MATRIX/UART_rs232_tx.sv" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1749592554045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rs232_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rs232_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rs232_tx " "Found entity 1: UART_rs232_tx" {  } { { "UART_rs232_tx.sv" "" { Text "C:/Users/hp/Documents/Quartus/NPU_MATRIX/UART_rs232_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749592554047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749592554047 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "UART UART.sv(11) " "Verilog Module Declaration warning at UART.sv(11): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"UART\"" {  } { { "UART.sv" "" { Text "C:/Users/hp/Documents/Quartus/NPU_MATRIX/UART.sv" 11 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749592554049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.sv" "" { Text "C:/Users/hp/Documents/Quartus/NPU_MATRIX/UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749592554050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749592554050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bytescounterrx.sv 1 1 " "Found 1 design units, including 1 entities, in source file bytescounterrx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bytesCounterRX " "Found entity 1: bytesCounterRX" {  } { { "bytesCounterRX.sv" "" { Text "C:/Users/hp/Documents/Quartus/NPU_MATRIX/bytesCounterRX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749592554053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749592554053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "sevenSeg.sv" "" { Text "C:/Users/hp/Documents/Quartus/NPU_MATRIX/sevenSeg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749592554057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749592554057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM1 " "Found entity 1: RAM1" {  } { { "RAM1.v" "" { Text "C:/Users/hp/Documents/Quartus/NPU_MATRIX/RAM1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749592554062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749592554062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.sv" "" { Text "C:/Users/hp/Documents/Quartus/NPU_MATRIX/Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749592554065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749592554065 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749592554235 ""}
{ "Error" "EVRFX_SV_TYPES_CANT_BE_ASSIGNED" "unpacked array packed array types do not match TOP.sv(48) " "SystemVerilog error at TOP.sv(48): unpacked array type cannot be assigned to packed array type - types do not match" {  } { { "TOP.sv" "" { Text "C:/Users/hp/Documents/Quartus/NPU_MATRIX/TOP.sv" 48 0 0 } }  } 0 10928 "SystemVerilog error at %4!s!: %1!s! type cannot be assigned to %2!s! type - %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1749592554252 ""}
{ "Error" "EVRFX_SV_1072_UNCONVERTED" "binary TOP.sv(48) " "SystemVerilog error at TOP.sv(48): can't pass value from actual to formal input \"binary\" with incompatible type" {  } { { "TOP.sv" "" { Text "C:/Users/hp/Documents/Quartus/NPU_MATRIX/TOP.sv" 48 0 0 } }  } 0 10716 "SystemVerilog error at %2!s!: can't pass value from actual to formal input \"%1!s!\" with incompatible type" 0 0 "Analysis & Synthesis" 0 -1 1749592554253 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749592554254 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hp/Documents/Quartus/NPU_MATRIX/output_files/NPU_MATRIX.map.smsg " "Generated suppressed messages file C:/Users/hp/Documents/Quartus/NPU_MATRIX/output_files/NPU_MATRIX.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749592554309 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749592554403 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 10 15:55:54 2025 " "Processing ended: Tue Jun 10 15:55:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749592554403 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749592554403 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749592554403 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749592554403 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749592555162 ""}
