# Verilog simulation output
sim/*.vcd
sim/*.out
*.o
*.bin
*.hex
*.dump
*.log
