<!-- PROJECT LOGO -->
<br />

<div align="center">
   <img src='https://user-images.githubusercontent.com/73131499/166115643-d3187f47-d38f-41b2-ae42-5ecbbc60de14.png' />


<h3 align="center">SURE Trust - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2>VLSI Designing</h2>
</div>

# Course Report

## Name: [MANGALA.SREEKANTH]

## Qualifications: [B TECH 3rd YEAR]

Welcome to the course report for the VLSI Designing! This README document provides an overview of the course, its mini projects and final project.

### Mini Projects and Final Project

Below is a table summarizing the mini projects and final project completed during the course:

| Description                                                                                        | Link                                                                                                           |
|----------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------|
| Mini Projects: [Memories, FSM, Adders, Multiplexer, Encoder, Pad cell,counter, Scan flip-flop]     | [click here](https://github.com/sure-trust/G13_VLSI/tree/9262923ff69eeddd3b22a78b8250d56f0e99d928/Mini%20Projects/Sreekanth)                         |
| Final Project: [IEEE Standard JTAG Protocol Implementation]                                        | [click here](https://github.com/sure-trust/G13_VLSI/tree/9262923ff69eeddd3b22a78b8250d56f0e99d928/Final%20Capstone%20Project/Sreekanth/source_1)                       |
