{"url": "https://www.ics.uci.edu/~jmoorkan/vhdlref/names.html", "content": "<meta http-equiv=\"Content-Type\" content=\"text/html; charset=US-ASCII\">\n<base href=\"http://www.vdlande.com/VHDL/names.html\"><div style=\"margin:-1px -1px 0;padding:0;border:1px solid #999;background:#fff\"><div style=\"margin:12px;padding:8px;border:1px solid #999;background:#ddd;font:13px arial,sans-serif;color:#000;font-weight:normal;text-align:left\">This is Google&#39;s cache of <a href=\"http://www.vdlande.com/VHDL/names.html\" style=\"text-decoration:underline;color:#00c\">http://www.vdlande.com/VHDL/names.html</a>. It is a snapshot of the page as it appeared on Oct 22, 2009 21:45:11 GMT. The <a href=\"http://www.vdlande.com/VHDL/names.html\" style=\"text-decoration:underline;color:#00c\">current page</a> could have changed in the meantime. <a href=\"http://www.google.com/intl/en/help/features_list.html#cached\" style=\"text-decoration:underline;color:#00c\">Learn more</a><br><br><div style=\"float:right\"><a href=\"http://74.125.155.132/search?q=cache:pZu8MdyuSbcJ:www.vdlande.com/VHDL/names.html+site:www.vdlande.com+vhdl+names&amp;hl=en&amp;client=firefox-a&amp;gl=us&strip=1\" style=\"text-decoration:underline;color:#00c\">Text-only version</a></div>\n<div>These search terms are highlighted: <span style=\"background:#ffff66;color:black;font-weight:bold\">vhdl</span>&nbsp;<span style=\"background:#a0ffff;color:black;font-weight:bold\">names</span>&nbsp;&nbsp;</div></div></div><div style=\"position:relative\">\n<HTML>\r\n<HEAD>\r\n<TITLE>VHDL Reference Guide - Names</TITLE>\r\n</HEAD>\r\n<BODY BGCOLOR=\"mintcream\">\r\n\r\n<DIV ALIGN=CENTER>\r\n<TABLE BORDER=0 CELLPADDING=5>\r\n<CAPTION><B><b style=\"color:black;background-color:#a0ffff\">Names</b></B></CAPTION>\r\n<TR><TD COLSPAN=3><HR></TD></TR>\r\n<TR>\r\n<TD BGCOLOR=\"lightcyan\">Identifier</TD>\r\n<TD>---- used in ----></TD>\r\n<TD BGCOLOR=\"lightgreen\">Entity<br>Architecture<br>Package<br>Package Body<br>Configuration</TD>\r\n</TR>\r\n</TABLE>\r\n\r\n<P><TABLE BORDER=0>\r\n<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=CENTER>\r\nSee LRM section 13.3\r\n\r\n<P><TABLE BORDER=0 align=center>\r\n<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=left>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>\r\n<TR>\r\n<TD><b style=\"color:black;background-color:#a0ffff\">Names</b> (or identifiers) may consist of letters, numbers and\r\nunderscore:\r\n<PRE>architecture RTL of UNIT_34 is\r\nsignal SOUND_ALARM : std_ulogic;\r\n</PRE></TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>\r\n<TR>\r\n<TD>Case is not significant, so the following are all equivalent:\r\n<PRE>An_Example_Name\r\nAN_EXAMPLE_NAME\r\nan_example_name\r\n</PRE></TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=left>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>\r\n<TR>\r\n<TD><b style=\"color:black;background-color:#a0ffff\">Names</b> must start with a letter:\r\n<PRE>\r\nsignal 16_BIT_BUS : integer;   -- illegal\r\nsignal _BUS_16_BIT_ : integer; -- illegal\r\nsignal BUS_16_BIT : integer;   -- OK\r\n</PRE></TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>\r\n<TR>\r\n<TD><b style=\"color:black;background-color:#a0ffff\">Names</b> may be of arbitary length.\r\n</TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=right>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>\r\n<TR>\r\n<TD>None of the <b style=\"color:black;background-color:#ffff66\">VHDL</b> keywords (i.e.<b>signal, bus, component, wait,\r\n</b>etc.) may be reused as a name.</TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=CENTER>\r\n<P><TABLE BORDER=0 align=center>\r\n<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\nLegal <b style=\"color:black;background-color:#a0ffff\">names</b> (identifiers) are supported for synthesis, but long <b style=\"color:black;background-color:#a0ffff\">names</b>\r\nmay be truncated in some tools, or when using certain output netlist\r\nformats.\r\n\r\n<DIV ALIGN=CENTER>\r\n<P><TABLE BORDER=0>\r\n<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n\r\n<b style=\"color:black;background-color:#ffff66\">VHDL</b>-93. supports extended identifiers. An extended identifier is\r\ndelimited be backslashes(\\), and may use any of the printing characters\r\nfrom the <b style=\"color:black;background-color:#ffff66\">VHDL</b>-93 extended character set.\r\n<p>\r\nThis allows the use of <b style=\"color:black;background-color:#a0ffff\">names</b> which would otherwise be illegal in <b style=\"color:black;background-color:#ffff66\">VHDL</b>\r\n(e.g.where compatibility with a preexisting design database is\r\nrequired). Examples:</div><pre>\r\n\\Buffer\\ -- would otherwise be a keyword\r\n\\Buff\\\r\n\\BUFF\\\t-- these are now two distinct identifiers\r\n\\BUS_$8\\ -- contains otherwise illegal character\r\n</pre>\r\n<DIV ALIGN=CENTER>\r\n<b style=\"color:black;background-color:#ffff66\">VHDL</b>-93 has introduced the following new language keywords, whicj may\r\nnot be reused as identifiers:<br>\r\n<b>group, impure, inertial, literal, postponed, pure, rol, ror, shared,\r\nsla, sll, sra, srl, unaffected, xnor</b>\r\n<p>\r\nthese keywords should also be avoided in <b style=\"color:black;background-color:#ffff66\">VHDL</b>-87 models, to ensure\r\nupward-compatibility .\r\n</DIV>\r\n\r\n<HR WIDTH=\"80%\">\r\n<div align=center>\r\n<a href=\"literals.htm\"><img border=0 src=\"../../images/left.gif\"></a>\r\n<a href=\"index.htm\"><img border=0 src=\"../../images/up.gif\"></a>\r\n<a href=\"names.htm\"><img border=0 src=\"../../images/right.gif\"></a>\r\n</div>\r\n\r\n<HR WIDTH=\"80%\">\r\n</BODY>\r\n</HTML>\r\n", "encoding": "ascii"}