{"vcs1":{"timestamp_begin":1696176247.827796328, "rt":18.90, "ut":16.11, "st":0.65}}
{"vcselab":{"timestamp_begin":1696176266.827433163, "rt":2.53, "ut":0.46, "st":0.19}}
{"link":{"timestamp_begin":1696176269.430962079, "rt":0.66, "ut":0.44, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696176246.906528110}
{"VCS_COMP_START_TIME": 1696176246.906528110}
{"VCS_COMP_END_TIME": 1696176270.275890840}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 389756}}
{"stitch_vcselab": {"peak_mem": 227832}}
