set ::env(PROJECT_NAME) design7
set ::env(DESIGN_TOP) design7_20_35_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/random_test_cases/design7
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/random_test_cases/design7/design7_20_35.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) random_design_gen
