{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728695518507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728695518523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 08:11:58 2024 " "Processing started: Sat Oct 12 08:11:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728695518523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695518523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695518523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728695518979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728695518979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart/synthesis/uart.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/uart.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_irq_mapper " "Found entity 1: uart_irq_mapper" {  } { { "uart/synthesis/submodules/uart_irq_mapper.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0 " "Found entity 1: uart_mm_interconnect_0" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_avalon_st_adapter " "Found entity 1: uart_mm_interconnect_0_avalon_st_adapter" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_rsp_mux_001 " "Found entity 1: uart_mm_interconnect_0_rsp_mux_001" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528180 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_rsp_mux " "Found entity 1: uart_mm_interconnect_0_rsp_mux" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_rsp_demux_003 " "Found entity 1: uart_mm_interconnect_0_rsp_demux_003" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux_003.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_rsp_demux " "Found entity 1: uart_mm_interconnect_0_rsp_demux" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_cmd_mux_003 " "Found entity 1: uart_mm_interconnect_0_cmd_mux_003" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_cmd_mux " "Found entity 1: uart_mm_interconnect_0_cmd_mux" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_cmd_demux_001 " "Found entity 1: uart_mm_interconnect_0_cmd_demux_001" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_cmd_demux " "Found entity 1: uart_mm_interconnect_0_cmd_demux" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528211 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_005.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728695528211 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_005.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728695528211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_router_005_default_decode " "Found entity 1: uart_mm_interconnect_0_router_005_default_decode" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_005.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528211 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_mm_interconnect_0_router_005 " "Found entity 2: uart_mm_interconnect_0_router_005" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_005.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528211 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728695528227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728695528227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_router_002_default_decode " "Found entity 1: uart_mm_interconnect_0_router_002_default_decode" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528227 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_mm_interconnect_0_router_002 " "Found entity 2: uart_mm_interconnect_0_router_002" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728695528227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728695528227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_router_001_default_decode " "Found entity 1: uart_mm_interconnect_0_router_001_default_decode" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528227 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_mm_interconnect_0_router_001 " "Found entity 2: uart_mm_interconnect_0_router_001" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728695528227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728695528227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_router_default_decode " "Found entity 1: uart_mm_interconnect_0_router_default_decode" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528227 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_mm_interconnect_0_router " "Found entity 2: uart_mm_interconnect_0_router" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "uart/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "uart/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "uart/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_uart_tx " "Found entity 1: uart_uart_tx" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528258 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_uart_rx_stimulus_source " "Found entity 2: uart_uart_rx_stimulus_source" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528258 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_uart_rx " "Found entity 3: uart_uart_rx" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528258 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_uart_regs " "Found entity 4: uart_uart_regs" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528258 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_uart " "Found entity 5: uart_uart" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_uart.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_ram " "Found entity 1: uart_ram" {  } { { "uart/synthesis/submodules/uart_ram.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_led1.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_led1.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_led1 " "Found entity 1: uart_led1" {  } { { "uart/synthesis/submodules/uart_led1.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_led1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu " "Found entity 1: uart_cpu" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file uart/synthesis/submodules/uart_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_cpu_register_bank_a_module " "Found entity 1: uart_cpu_cpu_register_bank_a_module" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528290 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_cpu_cpu_register_bank_b_module " "Found entity 2: uart_cpu_cpu_register_bank_b_module" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528290 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_cpu_cpu_nios2_oci_debug " "Found entity 3: uart_cpu_cpu_nios2_oci_debug" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528290 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_cpu_cpu_nios2_oci_break " "Found entity 4: uart_cpu_cpu_nios2_oci_break" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528290 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_cpu_cpu_nios2_oci_xbrk " "Found entity 5: uart_cpu_cpu_nios2_oci_xbrk" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528290 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_cpu_cpu_nios2_oci_dbrk " "Found entity 6: uart_cpu_cpu_nios2_oci_dbrk" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528290 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart_cpu_cpu_nios2_oci_itrace " "Found entity 7: uart_cpu_cpu_nios2_oci_itrace" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528290 ""} { "Info" "ISGN_ENTITY_NAME" "8 uart_cpu_cpu_nios2_oci_td_mode " "Found entity 8: uart_cpu_cpu_nios2_oci_td_mode" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528290 ""} { "Info" "ISGN_ENTITY_NAME" "9 uart_cpu_cpu_nios2_oci_dtrace " "Found entity 9: uart_cpu_cpu_nios2_oci_dtrace" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528290 ""} { "Info" "ISGN_ENTITY_NAME" "10 uart_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: uart_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528290 ""} { "Info" "ISGN_ENTITY_NAME" "11 uart_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: uart_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528290 ""} { "Info" "ISGN_ENTITY_NAME" "12 uart_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: uart_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528290 ""} { "Info" "ISGN_ENTITY_NAME" "13 uart_cpu_cpu_nios2_oci_fifo " "Found entity 13: uart_cpu_cpu_nios2_oci_fifo" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528290 ""} { "Info" "ISGN_ENTITY_NAME" "14 uart_cpu_cpu_nios2_oci_pib " "Found entity 14: uart_cpu_cpu_nios2_oci_pib" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528290 ""} { "Info" "ISGN_ENTITY_NAME" "15 uart_cpu_cpu_nios2_oci_im " "Found entity 15: uart_cpu_cpu_nios2_oci_im" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528290 ""} { "Info" "ISGN_ENTITY_NAME" "16 uart_cpu_cpu_nios2_performance_monitors " "Found entity 16: uart_cpu_cpu_nios2_performance_monitors" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528290 ""} { "Info" "ISGN_ENTITY_NAME" "17 uart_cpu_cpu_nios2_avalon_reg " "Found entity 17: uart_cpu_cpu_nios2_avalon_reg" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528290 ""} { "Info" "ISGN_ENTITY_NAME" "18 uart_cpu_cpu_ociram_sp_ram_module " "Found entity 18: uart_cpu_cpu_ociram_sp_ram_module" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528290 ""} { "Info" "ISGN_ENTITY_NAME" "19 uart_cpu_cpu_nios2_ocimem " "Found entity 19: uart_cpu_cpu_nios2_ocimem" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528290 ""} { "Info" "ISGN_ENTITY_NAME" "20 uart_cpu_cpu_nios2_oci " "Found entity 20: uart_cpu_cpu_nios2_oci" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528290 ""} { "Info" "ISGN_ENTITY_NAME" "21 uart_cpu_cpu " "Found entity 21: uart_cpu_cpu" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_cpu_debug_slave_sysclk " "Found entity 1: uart_cpu_cpu_debug_slave_sysclk" {  } { { "uart/synthesis/submodules/uart_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_cpu_debug_slave_tck " "Found entity 1: uart_cpu_cpu_debug_slave_tck" {  } { { "uart/synthesis/submodules/uart_cpu_cpu_debug_slave_tck.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_cpu_debug_slave_wrapper " "Found entity 1: uart_cpu_cpu_debug_slave_wrapper" {  } { { "uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_cpu_test_bench " "Found entity 1: uart_cpu_cpu_test_bench" {  } { { "uart/synthesis/submodules/uart_cpu_cpu_test_bench.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528305 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728695528430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu uart_cpu:cpu " "Elaborating entity \"uart_cpu\" for hierarchy \"uart_cpu:cpu\"" {  } { { "uart/synthesis/uart.v" "cpu" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/uart.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu uart_cpu:cpu\|uart_cpu_cpu:cpu " "Elaborating entity \"uart_cpu_cpu\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "cpu" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_test_bench uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_test_bench:the_uart_cpu_cpu_test_bench " "Elaborating entity \"uart_cpu_cpu_test_bench\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_test_bench:the_uart_cpu_cpu_test_bench\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_test_bench" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_register_bank_a_module uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_register_bank_a_module:uart_cpu_cpu_register_bank_a " "Elaborating entity \"uart_cpu_cpu_register_bank_a_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_register_bank_a_module:uart_cpu_cpu_register_bank_a\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "uart_cpu_cpu_register_bank_a" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_register_bank_a_module:uart_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_register_bank_a_module:uart_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_altsyncram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_register_bank_a_module:uart_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_register_bank_a_module:uart_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_register_bank_a_module:uart_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_register_bank_a_module:uart_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528603 ""}  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728695528603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695528650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695528650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_register_bank_a_module:uart_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_register_bank_a_module:uart_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_register_bank_b_module uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_register_bank_b_module:uart_cpu_cpu_register_bank_b " "Elaborating entity \"uart_cpu_cpu_register_bank_b_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_register_bank_b_module:uart_cpu_cpu_register_bank_b\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "uart_cpu_cpu_register_bank_b" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci " "Elaborating entity \"uart_cpu_cpu_nios2_oci\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_debug uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug " "Elaborating entity \"uart_cpu_cpu_nios2_oci_debug\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci_debug" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528744 ""}  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728695528744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_break uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_break:the_uart_cpu_cpu_nios2_oci_break " "Elaborating entity \"uart_cpu_cpu_nios2_oci_break\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_break:the_uart_cpu_cpu_nios2_oci_break\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci_break" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_xbrk uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_xbrk:the_uart_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"uart_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_xbrk:the_uart_cpu_cpu_nios2_oci_xbrk\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci_xbrk" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_dbrk uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_dbrk:the_uart_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"uart_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_dbrk:the_uart_cpu_cpu_nios2_oci_dbrk\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci_dbrk" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_itrace uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_itrace:the_uart_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"uart_cpu_cpu_nios2_oci_itrace\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_itrace:the_uart_cpu_cpu_nios2_oci_itrace\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci_itrace" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_dtrace uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_dtrace:the_uart_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"uart_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_dtrace:the_uart_cpu_cpu_nios2_oci_dtrace\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci_dtrace" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_td_mode uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_dtrace:the_uart_cpu_cpu_nios2_oci_dtrace\|uart_cpu_cpu_nios2_oci_td_mode:uart_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"uart_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_dtrace:the_uart_cpu_cpu_nios2_oci_dtrace\|uart_cpu_cpu_nios2_oci_td_mode:uart_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "uart_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_fifo uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_fifo:the_uart_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"uart_cpu_cpu_nios2_oci_fifo\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_fifo:the_uart_cpu_cpu_nios2_oci_fifo\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci_fifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_compute_input_tm_cnt uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_fifo:the_uart_cpu_cpu_nios2_oci_fifo\|uart_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_uart_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"uart_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_fifo:the_uart_cpu_cpu_nios2_oci_fifo\|uart_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_uart_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_fifo_wrptr_inc uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_fifo:the_uart_cpu_cpu_nios2_oci_fifo\|uart_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_uart_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"uart_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_fifo:the_uart_cpu_cpu_nios2_oci_fifo\|uart_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_uart_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_fifo_cnt_inc uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_fifo:the_uart_cpu_cpu_nios2_oci_fifo\|uart_cpu_cpu_nios2_oci_fifo_cnt_inc:the_uart_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"uart_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_fifo:the_uart_cpu_cpu_nios2_oci_fifo\|uart_cpu_cpu_nios2_oci_fifo_cnt_inc:the_uart_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_pib uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_pib:the_uart_cpu_cpu_nios2_oci_pib " "Elaborating entity \"uart_cpu_cpu_nios2_oci_pib\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_pib:the_uart_cpu_cpu_nios2_oci_pib\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci_pib" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_im uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_im:the_uart_cpu_cpu_nios2_oci_im " "Elaborating entity \"uart_cpu_cpu_nios2_oci_im\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_im:the_uart_cpu_cpu_nios2_oci_im\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci_im" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_avalon_reg uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_avalon_reg:the_uart_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"uart_cpu_cpu_nios2_avalon_reg\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_avalon_reg:the_uart_cpu_cpu_nios2_avalon_reg\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_avalon_reg" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_ocimem uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_ocimem:the_uart_cpu_cpu_nios2_ocimem " "Elaborating entity \"uart_cpu_cpu_nios2_ocimem\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_ocimem:the_uart_cpu_cpu_nios2_ocimem\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_ocimem" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_ociram_sp_ram_module uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_ocimem:the_uart_cpu_cpu_nios2_ocimem\|uart_cpu_cpu_ociram_sp_ram_module:uart_cpu_cpu_ociram_sp_ram " "Elaborating entity \"uart_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_ocimem:the_uart_cpu_cpu_nios2_ocimem\|uart_cpu_cpu_ociram_sp_ram_module:uart_cpu_cpu_ociram_sp_ram\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "uart_cpu_cpu_ociram_sp_ram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_ocimem:the_uart_cpu_cpu_nios2_ocimem\|uart_cpu_cpu_ociram_sp_ram_module:uart_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_ocimem:the_uart_cpu_cpu_nios2_ocimem\|uart_cpu_cpu_ociram_sp_ram_module:uart_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_altsyncram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_ocimem:the_uart_cpu_cpu_nios2_ocimem\|uart_cpu_cpu_ociram_sp_ram_module:uart_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_ocimem:the_uart_cpu_cpu_nios2_ocimem\|uart_cpu_cpu_ociram_sp_ram_module:uart_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695528978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_ocimem:the_uart_cpu_cpu_nios2_ocimem\|uart_cpu_cpu_ociram_sp_ram_module:uart_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_ocimem:the_uart_cpu_cpu_nios2_ocimem\|uart_cpu_cpu_ociram_sp_ram_module:uart_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695528978 ""}  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728695528978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695529009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695529009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_ocimem:the_uart_cpu_cpu_nios2_ocimem\|uart_cpu_cpu_ociram_sp_ram_module:uart_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_ocimem:the_uart_cpu_cpu_nios2_ocimem\|uart_cpu_cpu_ociram_sp_ram_module:uart_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695529009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_debug_slave_wrapper uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"uart_cpu_cpu_debug_slave_wrapper\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_debug_slave_wrapper" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695529025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_debug_slave_tck uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|uart_cpu_cpu_debug_slave_tck:the_uart_cpu_cpu_debug_slave_tck " "Elaborating entity \"uart_cpu_cpu_debug_slave_tck\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|uart_cpu_cpu_debug_slave_tck:the_uart_cpu_cpu_debug_slave_tck\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" "the_uart_cpu_cpu_debug_slave_tck" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695529040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_debug_slave_sysclk uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|uart_cpu_cpu_debug_slave_sysclk:the_uart_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"uart_cpu_cpu_debug_slave_sysclk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|uart_cpu_cpu_debug_slave_sysclk:the_uart_cpu_cpu_debug_slave_sysclk\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" "the_uart_cpu_cpu_debug_slave_sysclk" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695529072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" "uart_cpu_cpu_debug_slave_phy" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695529119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695529119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695529119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695529119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695529119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695529119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695529119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695529119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695529119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695529119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695529119 ""}  } { { "uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728695529119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695529119 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695529134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695529540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/fpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695529650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_led1 uart_led1:led1 " "Elaborating entity \"uart_led1\" for hierarchy \"uart_led1:led1\"" {  } { { "uart/synthesis/uart.v" "led1" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/uart.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695529697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_ram uart_ram:ram " "Elaborating entity \"uart_ram\" for hierarchy \"uart_ram:ram\"" {  } { { "uart/synthesis/uart.v" "ram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/uart.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695529697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_ram:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_ram.v" "the_altsyncram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695529712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_ram:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_ram.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695529728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_ram:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_ram:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695529728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_ram.hex " "Parameter \"init_file\" = \"uart_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695529728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695529728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 51200 " "Parameter \"maximum_depth\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695529728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 51200 " "Parameter \"numwords_a\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695529728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695529728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695529728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695529728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695529728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695529728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695529728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695529728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728695529728 ""}  } { { "uart/synthesis/submodules/uart_ram.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728695529728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gmf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gmf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gmf1 " "Found entity 1: altsyncram_gmf1" {  } { { "db/altsyncram_gmf1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/db/altsyncram_gmf1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695529775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695529775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gmf1 uart_ram:ram\|altsyncram:the_altsyncram\|altsyncram_gmf1:auto_generated " "Elaborating entity \"altsyncram_gmf1\" for hierarchy \"uart_ram:ram\|altsyncram:the_altsyncram\|altsyncram_gmf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695529775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_qsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_qsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_qsa " "Found entity 1: decode_qsa" {  } { { "db/decode_qsa.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/db/decode_qsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695530509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695530509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_qsa uart_ram:ram\|altsyncram:the_altsyncram\|altsyncram_gmf1:auto_generated\|decode_qsa:decode3 " "Elaborating entity \"decode_qsa\" for hierarchy \"uart_ram:ram\|altsyncram:the_altsyncram\|altsyncram_gmf1:auto_generated\|decode_qsa:decode3\"" {  } { { "db/altsyncram_gmf1.tdf" "decode3" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/db/altsyncram_gmf1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695530509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nob " "Found entity 1: mux_nob" {  } { { "db/mux_nob.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/db/mux_nob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695530556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695530556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nob uart_ram:ram\|altsyncram:the_altsyncram\|altsyncram_gmf1:auto_generated\|mux_nob:mux2 " "Elaborating entity \"mux_nob\" for hierarchy \"uart_ram:ram\|altsyncram:the_altsyncram\|altsyncram_gmf1:auto_generated\|mux_nob:mux2\"" {  } { { "db/altsyncram_gmf1.tdf" "mux2" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/db/altsyncram_gmf1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695530556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart uart_uart:uart " "Elaborating entity \"uart_uart\" for hierarchy \"uart_uart:uart\"" {  } { { "uart/synthesis/uart.v" "uart" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/uart.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695530712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_tx uart_uart:uart\|uart_uart_tx:the_uart_uart_tx " "Elaborating entity \"uart_uart_tx\" for hierarchy \"uart_uart:uart\|uart_uart_tx:the_uart_uart_tx\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_tx" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_uart.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695530712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_rx uart_uart:uart\|uart_uart_rx:the_uart_uart_rx " "Elaborating entity \"uart_uart_rx\" for hierarchy \"uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_rx" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_uart.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695530728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_rx_stimulus_source uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\|uart_uart_rx_stimulus_source:the_uart_uart_rx_stimulus_source " "Elaborating entity \"uart_uart_rx_stimulus_source\" for hierarchy \"uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\|uart_uart_rx_stimulus_source:the_uart_uart_rx_stimulus_source\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_rx_stimulus_source" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695530744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_regs uart_uart:uart\|uart_uart_regs:the_uart_uart_regs " "Elaborating entity \"uart_uart_regs\" for hierarchy \"uart_uart:uart\|uart_uart_regs:the_uart_uart_regs\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_regs" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_uart.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695530744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0 uart_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"uart_mm_interconnect_0\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\"" {  } { { "uart/synthesis/uart.v" "mm_interconnect_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/uart.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695530759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695530884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695530900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695530900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "ram_s1_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695530915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "uart_s1_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0.v" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695530931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led1_s1_translator\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "led1_s1_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695530947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695530962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695530962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cpu_debug_mem_slave_agent" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695530978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695530994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo uart_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cpu_debug_mem_slave_agent_rsp_fifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_router uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router:router " "Elaborating entity \"uart_mm_interconnect_0_router\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router:router\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "router" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_router_default_decode uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router:router\|uart_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"uart_mm_interconnect_0_router_default_decode\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router:router\|uart_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_router_001 uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"uart_mm_interconnect_0_router_001\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_001:router_001\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "router_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_router_001_default_decode uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_001:router_001\|uart_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"uart_mm_interconnect_0_router_001_default_decode\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_001:router_001\|uart_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_router_002 uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"uart_mm_interconnect_0_router_002\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_002:router_002\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "router_002" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_router_002_default_decode uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_002:router_002\|uart_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"uart_mm_interconnect_0_router_002_default_decode\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_002:router_002\|uart_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_router_005 uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"uart_mm_interconnect_0_router_005\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_005:router_005\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "router_005" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_router_005_default_decode uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_005:router_005\|uart_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"uart_mm_interconnect_0_router_005_default_decode\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_005:router_005\|uart_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_cmd_demux uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"uart_mm_interconnect_0_cmd_demux\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cmd_demux" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_cmd_demux_001 uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"uart_mm_interconnect_0_cmd_demux_001\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_cmd_mux uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"uart_mm_interconnect_0_cmd_mux\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cmd_mux" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_cmd_mux_003 uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"uart_mm_interconnect_0_cmd_mux_003\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_rsp_demux uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"uart_mm_interconnect_0_rsp_demux\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "rsp_demux" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_rsp_demux_003 uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"uart_mm_interconnect_0_rsp_demux_003\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "rsp_demux_003" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0.v" 2032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_rsp_mux uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"uart_mm_interconnect_0_rsp_mux\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "rsp_mux" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0.v" 2090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_rsp_mux_001 uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"uart_mm_interconnect_0_rsp_mux_001\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_avalon_st_adapter uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"uart_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0.v" 2148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0 uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_irq_mapper uart_irq_mapper:irq_mapper " "Elaborating entity \"uart_irq_mapper\" for hierarchy \"uart_irq_mapper:irq_mapper\"" {  } { { "uart/synthesis/uart.v" "irq_mapper" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/uart.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "uart/synthesis/uart.v" "rst_controller" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/uart.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695531354 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1728695532042 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.10.12.08:12:15 Progress: Loading sld23d5e3ab/alt_sld_fab_wrapper_hw.tcl " "2024.10.12.08:12:15 Progress: Loading sld23d5e3ab/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695535938 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695538288 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695538445 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695540986 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695541079 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695541173 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695541283 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695541283 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695541283 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1728695541986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23d5e3ab/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld23d5e3ab/alt_sld_fab.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/db/ip/sld23d5e3ab/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695542174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695542174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695542237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695542237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695542252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695542252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695542299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695542299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695542377 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695542377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695542377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728695542424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695542424 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1728695544627 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_uart.v" 44 -1 0 } } { "uart/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_uart.v" 61 -1 0 } } { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 2878 -1 0 } } { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 3878 -1 0 } } { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 3500 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_uart.v" 42 -1 0 } } { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_cpu_cpu.v" 2099 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/uart_uart.v" 43 -1 0 } } { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/uart/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1728695544705 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1728695544705 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695545362 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1728695546987 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/output_files/uart.map.smsg " "Generated suppressed messages file D:/2024/FPGA/codeFPGA_NIOS2/uart-no-jtag/output_files/uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695547299 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728695549145 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728695549145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2217 " "Implemented 2217 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728695549332 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728695549332 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1886 " "Implemented 1886 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728695549332 ""} { "Info" "ICUT_CUT_TM_RAMS" "320 " "Implemented 320 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1728695549332 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728695549332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728695549395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 08:12:29 2024 " "Processing ended: Sat Oct 12 08:12:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728695549395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728695549395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728695549395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728695549395 ""}
