

================================================================
== Vitis HLS Report for 'jpeg2bmp'
================================================================
* Date:           Tue Jun 18 12:24:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.615 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_read_markers_1_fu_112        |read_markers_1        |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_huff_make_dhuff_tb_1_fu_136  |huff_make_dhuff_tb_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_huff_make_dhuff_tb_2_fu_164  |huff_make_dhuff_tb_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_decode_1_fu_176              |decode_1              |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     222|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |       18|    18|     8672|   19576|    0|
|Memory               |        7|     -|       44|      52|    0|
|Multiplexer          |        -|     -|        -|     671|    -|
|Register             |        -|     -|      153|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       25|    18|     8869|   20521|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        1|    ~0|        1|       4|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       2|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+----+------+-------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------------+----------------------+---------+----+------+-------+-----+
    |grp_decode_1_fu_176              |decode_1              |       12|  17|  6513|  11092|    0|
    |grp_huff_make_dhuff_tb_1_fu_136  |huff_make_dhuff_tb_1  |        3|   0|   538|   1186|    0|
    |grp_huff_make_dhuff_tb_2_fu_164  |huff_make_dhuff_tb_2  |        3|   0|   550|   1077|    0|
    |mul_17s_17s_32_1_1_U234          |mul_17s_17s_32_1_1    |        0|   1|     0|      5|    0|
    |grp_read_markers_1_fu_112        |read_markers_1        |        0|   0|  1071|   6216|    0|
    +---------------------------------+----------------------+---------+----+------+-------+-----+
    |Total                            |                      |       18|  18|  8672|  19576|    0|
    +---------------------------------+----------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |             Memory             |                   Module                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p_jinfo_ac_xhuff_tbl_huffval_U  |p_jinfo_ac_xhuff_tbl_huffval_RAM_AUTO_1R1W  |        1|   0|   0|    0|  1154|    8|     1|         9232|
    |p_jinfo_dc_dhuff_tbl_maxcode_U  |p_jinfo_dc_dhuff_tbl_maxcode_RAM_AUTO_1R1W  |        2|   0|   0|    0|    72|   32|     1|         2304|
    |p_jinfo_ac_dhuff_tbl_maxcode_U  |p_jinfo_dc_dhuff_tbl_maxcode_RAM_AUTO_1R1W  |        2|   0|   0|    0|    72|   32|     1|         2304|
    |p_jinfo_dc_dhuff_tbl_mincode_U  |p_jinfo_dc_dhuff_tbl_mincode_RAM_AUTO_1R1W  |        0|  11|  13|    0|    72|   11|     1|          792|
    |p_jinfo_dc_dhuff_tbl_valptr_U   |p_jinfo_dc_dhuff_tbl_mincode_RAM_AUTO_1R1W  |        0|  11|  13|    0|    72|   11|     1|          792|
    |p_jinfo_ac_dhuff_tbl_valptr_U   |p_jinfo_dc_dhuff_tbl_mincode_RAM_AUTO_1R1W  |        0|  11|  13|    0|    72|   11|     1|          792|
    |p_jinfo_ac_dhuff_tbl_mincode_U  |p_jinfo_dc_dhuff_tbl_mincode_RAM_AUTO_1R1W  |        0|  11|  13|    0|    72|   11|     1|          792|
    |p_jinfo_dc_xhuff_tbl_bits_U     |p_jinfo_dc_xhuff_tbl_bits_RAM_AUTO_1R1W     |        1|   0|   0|    0|   200|    8|     1|         1600|
    |p_jinfo_quant_tbl_quantval_U    |p_jinfo_quant_tbl_quantval_RAM_AUTO_1R1W    |        1|   0|   0|    0|   256|   16|     1|         4096|
    +--------------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                           |                                            |        7|  44|  52|    0|  2042|  140|     9|        22704|
    +--------------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1207_1_fu_310_p2   |         +|   0|  0|  24|          17|           1|
    |add_ln1207_fu_236_p2     |         +|   0|  0|  24|          17|           2|
    |add_ln1208_1_fu_398_p2   |         +|   0|  0|  24|          17|           1|
    |add_ln1208_fu_324_p2     |         +|   0|  0|  24|          17|           2|
    |sub_ln1207_1_fu_274_p2   |         -|   0|  0|  23|           1|          16|
    |sub_ln1207_fu_250_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln1208_1_fu_362_p2   |         -|   0|  0|  23|           1|          16|
    |sub_ln1208_fu_338_p2     |         -|   0|  0|  24|           1|          17|
    |select_ln1207_fu_298_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln1208_fu_386_p3  |    select|   0|  0|  16|           1|          16|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 222|          74|         104|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                          | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                               |  65|         13|    1|         13|
    |grp_huff_make_dhuff_tb_1_fu_136_p_dhtbl_maxcode_offset  |  14|          3|    1|          3|
    |grp_huff_make_dhuff_tb_1_fu_136_p_dhtbl_maxcode_q0      |  14|          3|   32|         96|
    |grp_huff_make_dhuff_tb_1_fu_136_p_dhtbl_mincode_offset  |  14|          3|    1|          3|
    |grp_huff_make_dhuff_tb_1_fu_136_p_dhtbl_valptr_offset   |  14|          3|    1|          3|
    |grp_huff_make_dhuff_tb_1_fu_136_p_xhtbl_bits_offset     |  20|          4|   10|         40|
    |p_jinfo_ac_dhuff_tbl_maxcode_address0                   |  20|          4|    7|         28|
    |p_jinfo_ac_dhuff_tbl_maxcode_address1                   |  14|          3|    7|         21|
    |p_jinfo_ac_dhuff_tbl_maxcode_ce0                        |  20|          4|    1|          4|
    |p_jinfo_ac_dhuff_tbl_maxcode_ce1                        |  14|          3|    1|          3|
    |p_jinfo_ac_dhuff_tbl_maxcode_d0                         |  14|          3|   32|         96|
    |p_jinfo_ac_dhuff_tbl_maxcode_d1                         |  14|          3|   32|         96|
    |p_jinfo_ac_dhuff_tbl_maxcode_we0                        |  14|          3|    1|          3|
    |p_jinfo_ac_dhuff_tbl_maxcode_we1                        |  14|          3|    1|          3|
    |p_jinfo_ac_dhuff_tbl_mincode_address0                   |  20|          4|    7|         28|
    |p_jinfo_ac_dhuff_tbl_mincode_ce0                        |  20|          4|    1|          4|
    |p_jinfo_ac_dhuff_tbl_mincode_d0                         |  14|          3|   11|         33|
    |p_jinfo_ac_dhuff_tbl_mincode_we0                        |  14|          3|    1|          3|
    |p_jinfo_ac_dhuff_tbl_valptr_address0                    |  20|          4|    7|         28|
    |p_jinfo_ac_dhuff_tbl_valptr_ce0                         |  20|          4|    1|          4|
    |p_jinfo_ac_dhuff_tbl_valptr_d0                          |  14|          3|   11|         33|
    |p_jinfo_ac_dhuff_tbl_valptr_we0                         |  14|          3|    1|          3|
    |p_jinfo_ac_xhuff_tbl_huffval_address0                   |  14|          3|   11|         33|
    |p_jinfo_ac_xhuff_tbl_huffval_ce0                        |  14|          3|    1|          3|
    |p_jinfo_ac_xhuff_tbl_huffval_we0                        |   9|          2|    1|          2|
    |p_jinfo_dc_dhuff_tbl_maxcode_address0                   |  14|          3|    7|         21|
    |p_jinfo_dc_dhuff_tbl_maxcode_ce0                        |  14|          3|    1|          3|
    |p_jinfo_dc_dhuff_tbl_maxcode_ce1                        |   9|          2|    1|          2|
    |p_jinfo_dc_dhuff_tbl_maxcode_we0                        |   9|          2|    1|          2|
    |p_jinfo_dc_dhuff_tbl_maxcode_we1                        |   9|          2|    1|          2|
    |p_jinfo_dc_dhuff_tbl_mincode_address0                   |  14|          3|    7|         21|
    |p_jinfo_dc_dhuff_tbl_mincode_ce0                        |  14|          3|    1|          3|
    |p_jinfo_dc_dhuff_tbl_mincode_we0                        |   9|          2|    1|          2|
    |p_jinfo_dc_dhuff_tbl_valptr_address0                    |  14|          3|    7|         21|
    |p_jinfo_dc_dhuff_tbl_valptr_ce0                         |  14|          3|    1|          3|
    |p_jinfo_dc_dhuff_tbl_valptr_we0                         |   9|          2|    1|          2|
    |p_jinfo_dc_xhuff_tbl_bits_address0                      |  20|          4|    8|         32|
    |p_jinfo_dc_xhuff_tbl_bits_ce0                           |  20|          4|    1|          4|
    |p_jinfo_dc_xhuff_tbl_bits_we0                           |   9|          2|    1|          2|
    |p_jinfo_quant_tbl_quantval_address0                     |  14|          3|    8|         24|
    |p_jinfo_quant_tbl_quantval_ce0                          |  14|          3|    1|          3|
    |p_jinfo_quant_tbl_quantval_ce1                          |   9|          2|    1|          2|
    |p_jinfo_quant_tbl_quantval_we0                          |   9|          2|    1|          2|
    |p_jinfo_quant_tbl_quantval_we1                          |   9|          2|    1|          2|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                   | 671|        141|  232|        739|
    +--------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln1207_1_reg_444                          |  17|   0|   17|          0|
    |add_ln1208_1_reg_449                          |  17|   0|   17|          0|
    |ap_CS_fsm                                     |  12|   0|   12|          0|
    |grp_decode_1_fu_176_ap_start_reg              |   1|   0|    1|          0|
    |grp_huff_make_dhuff_tb_1_fu_136_ap_start_reg  |   1|   0|    1|          0|
    |grp_huff_make_dhuff_tb_2_fu_164_ap_start_reg  |   1|   0|    1|          0|
    |grp_read_markers_1_fu_112_ap_start_reg        |   1|   0|    1|          0|
    |p_jinfo_MCUWidth                              |  17|   0|   17|          0|
    |p_jinfo_NumMCU                                |  32|   0|   32|          0|
    |p_jinfo_ac_dhuff_tbl_ml_0                     |   7|   0|    7|          0|
    |p_jinfo_dc_dhuff_tbl_ml_0                     |   7|   0|    7|          0|
    |p_jinfo_image_height                          |  16|   0|   16|          0|
    |p_jinfo_image_width                           |  16|   0|   16|          0|
    |p_jinfo_jpeg_data                             |   8|   0|    8|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 153|   0|  153|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|      jpeg2bmp|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|      jpeg2bmp|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|      jpeg2bmp|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|      jpeg2bmp|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|      jpeg2bmp|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|      jpeg2bmp|  return value|
|inputVector_address0   |  out|   13|   ap_memory|   inputVector|         array|
|inputVector_ce0        |  out|    1|   ap_memory|   inputVector|         array|
|inputVector_we0        |  out|    1|   ap_memory|   inputVector|         array|
|inputVector_d0         |  out|    8|   ap_memory|   inputVector|         array|
|inputVector_q0         |   in|    8|   ap_memory|   inputVector|         array|
|inputVector_address1   |  out|   13|   ap_memory|   inputVector|         array|
|inputVector_ce1        |  out|    1|   ap_memory|   inputVector|         array|
|inputVector_we1        |  out|    1|   ap_memory|   inputVector|         array|
|inputVector_d1         |  out|    8|   ap_memory|   inputVector|         array|
|inputVector_q1         |   in|    8|   ap_memory|   inputVector|         array|
|jpegSize               |   in|   32|     ap_none|      jpegSize|        scalar|
|outputVector_address0  |  out|   16|   ap_memory|  outputVector|         array|
|outputVector_ce0       |  out|    1|   ap_memory|  outputVector|         array|
|outputVector_we0       |  out|    1|   ap_memory|  outputVector|         array|
|outputVector_d0        |  out|    8|   ap_memory|  outputVector|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln1242 = call void @read_markers.1, i16 %p_jinfo_image_height, i16 %p_jinfo_image_width, i8 %p_jinfo_num_components, i32 %i_get_sos, i8 %p_jinfo_jpeg_data, i8 %p_jinfo_dc_xhuff_tbl_bits, i32 %i_get_dht, i8 %p_jinfo_ac_xhuff_tbl_huffval, i32 %i_get_dqt, i16 %p_jinfo_quant_tbl_quantval" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1242->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 13 'call' 'call_ln1242' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln1242 = call void @read_markers.1, i16 %p_jinfo_image_height, i16 %p_jinfo_image_width, i8 %p_jinfo_num_components, i32 %i_get_sos, i8 %p_jinfo_jpeg_data, i8 %p_jinfo_dc_xhuff_tbl_bits, i32 %i_get_dht, i8 %p_jinfo_ac_xhuff_tbl_huffval, i32 %i_get_dqt, i16 %p_jinfo_quant_tbl_quantval" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1242->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 14 'call' 'call_ln1242' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.33>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%p_jinfo_image_height_load = load i16 %p_jinfo_image_height" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 15 'load' 'p_jinfo_image_height_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1207 = sext i16 %p_jinfo_image_height_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 16 'sext' 'sext_ln1207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (1.12ns)   --->   "%add_ln1207 = add i17 %sext_ln1207, i17 131071" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 17 'add' 'add_ln1207' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln1207_1)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1207, i32 16" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 18 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.12ns)   --->   "%sub_ln1207 = sub i17 1, i17 %sext_ln1207" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 19 'sub' 'sub_ln1207' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln1207_1 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %sub_ln1207, i32 3, i32 16" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 20 'partselect' 'trunc_ln1207_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1207_2 = sext i14 %trunc_ln1207_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 21 'sext' 'sext_ln1207_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1207 = zext i15 %sext_ln1207_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 22 'zext' 'zext_ln1207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.08ns)   --->   "%sub_ln1207_1 = sub i16 0, i16 %zext_ln1207" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 23 'sub' 'sub_ln1207_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node add_ln1207_1)   --->   "%trunc_ln1207_2 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln1207, i32 3, i32 16" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 24 'partselect' 'trunc_ln1207_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln1207_1)   --->   "%sext_ln1207_3 = sext i14 %trunc_ln1207_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 25 'sext' 'sext_ln1207_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln1207_1)   --->   "%zext_ln1207_1 = zext i15 %sext_ln1207_3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 26 'zext' 'zext_ln1207_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln1207_1)   --->   "%select_ln1207 = select i1 %tmp_2, i16 %sub_ln1207_1, i16 %zext_ln1207_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 27 'select' 'select_ln1207' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln1207_1)   --->   "%sext_ln1207_4 = sext i16 %select_ln1207" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 28 'sext' 'sext_ln1207_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.12ns) (out node of the LUT)   --->   "%add_ln1207_1 = add i17 %sext_ln1207_4, i17 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 29 'add' 'add_ln1207_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_jinfo_image_width_load = load i16 %p_jinfo_image_width" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 30 'load' 'p_jinfo_image_width_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1208 = sext i16 %p_jinfo_image_width_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 31 'sext' 'sext_ln1208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.12ns)   --->   "%add_ln1208 = add i17 %sext_ln1208, i17 131071" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 32 'add' 'add_ln1208' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln1208_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1208, i32 16" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 33 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.12ns)   --->   "%sub_ln1208 = sub i17 1, i17 %sext_ln1208" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 34 'sub' 'sub_ln1208' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln1208_1 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %sub_ln1208, i32 3, i32 16" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 35 'partselect' 'trunc_ln1208_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1208_2 = sext i14 %trunc_ln1208_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 36 'sext' 'sext_ln1208_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1208 = zext i15 %sext_ln1208_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 37 'zext' 'zext_ln1208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.08ns)   --->   "%sub_ln1208_1 = sub i16 0, i16 %zext_ln1208" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 38 'sub' 'sub_ln1208_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln1208_1)   --->   "%trunc_ln1208_2 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln1208, i32 3, i32 16" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 39 'partselect' 'trunc_ln1208_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln1208_1)   --->   "%sext_ln1208_3 = sext i14 %trunc_ln1208_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 40 'sext' 'sext_ln1208_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln1208_1)   --->   "%zext_ln1208_1 = zext i15 %sext_ln1208_3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 41 'zext' 'zext_ln1208_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln1208_1)   --->   "%select_ln1208 = select i1 %tmp_3, i16 %sub_ln1208_1, i16 %zext_ln1208_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 42 'select' 'select_ln1208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln1208_1)   --->   "%sext_ln1208_4 = sext i16 %select_ln1208" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 43 'sext' 'sext_ln1208_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.12ns) (out node of the LUT)   --->   "%add_ln1208_1 = add i17 %sext_ln1208_4, i17 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 44 'add' 'add_ln1208_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln1208 = store i17 %add_ln1208_1, i17 %p_jinfo_MCUWidth" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 45 'store' 'store_ln1208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (0.37ns)   --->   "%tmp = call i32 @huff_make_dhuff_tb.1, i10 512, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i1 0, i11 %p_jinfo_dc_dhuff_tbl_mincode, i1 0, i11 %p_jinfo_dc_dhuff_tbl_valptr, i1 0, i8 %p_jinfo_dc_xhuff_tbl_bits" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1212->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 46 'call' 'tmp' <Predicate = true> <Delay = 0.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.58>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1207_1 = sext i17 %add_ln1207_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 47 'sext' 'sext_ln1207_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1208_1 = sext i17 %add_ln1208_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 48 'sext' 'sext_ln1208_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.58ns)   --->   "%mul_ln1209 = mul i32 %sext_ln1208_1, i32 %sext_ln1207_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1209->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 49 'mul' 'mul_ln1209' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln1209 = store i32 %mul_ln1209, i32 %p_jinfo_NumMCU" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1209->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 50 'store' 'store_ln1209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/2] (0.00ns)   --->   "%tmp = call i32 @huff_make_dhuff_tb.1, i10 512, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i1 0, i11 %p_jinfo_dc_dhuff_tbl_mincode, i1 0, i11 %p_jinfo_dc_dhuff_tbl_valptr, i1 0, i8 %p_jinfo_dc_xhuff_tbl_bits" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1212->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 51 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln1204 = trunc i32 %tmp" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1204->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 52 'trunc' 'trunc_ln1204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln1216 = store i7 %trunc_ln1204, i7 %p_jinfo_dc_dhuff_tbl_ml_0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1216->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 53 'store' 'store_ln1216' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.37>
ST_5 : Operation 54 [2/2] (0.37ns)   --->   "%empty = call i32 @huff_make_dhuff_tb.1, i10 656, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i1 1, i11 %p_jinfo_dc_dhuff_tbl_mincode, i1 1, i11 %p_jinfo_dc_dhuff_tbl_valptr, i1 1, i8 %p_jinfo_dc_xhuff_tbl_bits" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1217->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 54 'call' 'empty' <Predicate = true> <Delay = 0.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 55 [1/2] (0.00ns)   --->   "%empty = call i32 @huff_make_dhuff_tb.1, i10 656, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i1 1, i11 %p_jinfo_dc_dhuff_tbl_mincode, i1 1, i11 %p_jinfo_dc_dhuff_tbl_valptr, i1 1, i8 %p_jinfo_dc_xhuff_tbl_bits" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1217->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 55 'call' 'empty' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 56 [2/2] (0.00ns)   --->   "%tmp_1 = call i7 @huff_make_dhuff_tb.2, i8 %p_jinfo_dc_xhuff_tbl_bits, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i11 %p_jinfo_ac_dhuff_tbl_valptr, i11 %p_jinfo_ac_dhuff_tbl_mincode" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1222->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 56 'call' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 57 [1/2] (0.00ns)   --->   "%tmp_1 = call i7 @huff_make_dhuff_tb.2, i8 %p_jinfo_dc_xhuff_tbl_bits, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i11 %p_jinfo_ac_dhuff_tbl_valptr, i11 %p_jinfo_ac_dhuff_tbl_mincode" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1222->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 57 'call' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln1226 = store i7 %tmp_1, i7 %p_jinfo_ac_dhuff_tbl_ml_0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1226->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 58 'store' 'store_ln1226' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.37>
ST_9 : Operation 59 [2/2] (0.37ns)   --->   "%empty_53 = call i32 @huff_make_dhuff_tb.1, i10 144, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i1 1, i11 %p_jinfo_ac_dhuff_tbl_mincode, i1 1, i11 %p_jinfo_ac_dhuff_tbl_valptr, i1 1, i8 %p_jinfo_dc_xhuff_tbl_bits" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1227->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 59 'call' 'empty_53' <Predicate = true> <Delay = 0.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 60 [1/2] (0.00ns)   --->   "%empty_53 = call i32 @huff_make_dhuff_tb.1, i10 144, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i1 1, i11 %p_jinfo_ac_dhuff_tbl_mincode, i1 1, i11 %p_jinfo_ac_dhuff_tbl_valptr, i1 1, i8 %p_jinfo_dc_xhuff_tbl_bits" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1227->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 60 'call' 'empty_53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln1248 = call void @decode.1, i8 %outputVector, i8 %p_jinfo_jpeg_data, i8 %CurHuffReadBuf, i32 %p_jinfo_NumMCU, i8 %rgb_buf, i16 %p_jinfo_image_width, i16 %p_jinfo_image_height, i17 %p_jinfo_MCUWidth, i7 %p_jinfo_dc_dhuff_tbl_ml_0, i32 %read_position, i32 %current_read_byte, i32 %bit_set_mask, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i11 %p_jinfo_dc_dhuff_tbl_valptr, i11 %p_jinfo_dc_dhuff_tbl_mincode, i8 %p_jinfo_ac_xhuff_tbl_huffval, i32 %lmask, i21 %extend_mask, i7 %p_jinfo_ac_dhuff_tbl_ml_0, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i11 %p_jinfo_ac_dhuff_tbl_valptr, i11 %p_jinfo_ac_dhuff_tbl_mincode, i6 %zigzag_index, i16 %p_jinfo_quant_tbl_quantval" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1248->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 61 'call' 'call_ln1248' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [benchmarks/chstone/jpeg/src/jpeg2bmp.c:5]   --->   Operation 62 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inputVector, void @empty_9, i32 0, i32 0, void @empty_17, i32 4294967295, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %inputVector"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %jpegSize"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %jpegSize, void @empty_7, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %outputVector, void @empty_9, i32 0, i32 0, void @empty_17, i32 4294967295, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %outputVector"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln1248 = call void @decode.1, i8 %outputVector, i8 %p_jinfo_jpeg_data, i8 %CurHuffReadBuf, i32 %p_jinfo_NumMCU, i8 %rgb_buf, i16 %p_jinfo_image_width, i16 %p_jinfo_image_height, i17 %p_jinfo_MCUWidth, i7 %p_jinfo_dc_dhuff_tbl_ml_0, i32 %read_position, i32 %current_read_byte, i32 %bit_set_mask, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i11 %p_jinfo_dc_dhuff_tbl_valptr, i11 %p_jinfo_dc_dhuff_tbl_mincode, i8 %p_jinfo_ac_xhuff_tbl_huffval, i32 %lmask, i21 %extend_mask, i7 %p_jinfo_ac_dhuff_tbl_ml_0, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i11 %p_jinfo_ac_dhuff_tbl_valptr, i11 %p_jinfo_ac_dhuff_tbl_mincode, i6 %zigzag_index, i16 %p_jinfo_quant_tbl_quantval" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1248->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 69 'call' 'call_ln1248' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [benchmarks/chstone/jpeg/src/jpeg2bmp.c:22]   --->   Operation 70 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputVector]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ jpegSize]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputVector]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_jinfo_image_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_jinfo_image_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_jinfo_num_components]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ i_get_sos]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_jinfo_jpeg_data]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_jinfo_dc_xhuff_tbl_bits]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ i_get_dht]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_jinfo_ac_xhuff_tbl_huffval]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ i_get_dqt]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_jinfo_quant_tbl_quantval]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_jinfo_MCUWidth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_jinfo_NumMCU]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_jinfo_dc_dhuff_tbl_maxcode]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_jinfo_dc_dhuff_tbl_mincode]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_jinfo_dc_dhuff_tbl_valptr]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_jinfo_dc_dhuff_tbl_ml_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_jinfo_ac_dhuff_tbl_maxcode]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_jinfo_ac_dhuff_tbl_valptr]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_jinfo_ac_dhuff_tbl_mincode]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_jinfo_ac_dhuff_tbl_ml_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ CurHuffReadBuf]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ rgb_buf]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ read_position]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ current_read_byte]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bit_set_mask]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lmask]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ extend_mask]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ zigzag_index]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln1242               (call         ) [ 0000000000000]
p_jinfo_image_height_load (load         ) [ 0000000000000]
sext_ln1207               (sext         ) [ 0000000000000]
add_ln1207                (add          ) [ 0000000000000]
tmp_2                     (bitselect    ) [ 0000000000000]
sub_ln1207                (sub          ) [ 0000000000000]
trunc_ln1207_1            (partselect   ) [ 0000000000000]
sext_ln1207_2             (sext         ) [ 0000000000000]
zext_ln1207               (zext         ) [ 0000000000000]
sub_ln1207_1              (sub          ) [ 0000000000000]
trunc_ln1207_2            (partselect   ) [ 0000000000000]
sext_ln1207_3             (sext         ) [ 0000000000000]
zext_ln1207_1             (zext         ) [ 0000000000000]
select_ln1207             (select       ) [ 0000000000000]
sext_ln1207_4             (sext         ) [ 0000000000000]
add_ln1207_1              (add          ) [ 0000100000000]
p_jinfo_image_width_load  (load         ) [ 0000000000000]
sext_ln1208               (sext         ) [ 0000000000000]
add_ln1208                (add          ) [ 0000000000000]
tmp_3                     (bitselect    ) [ 0000000000000]
sub_ln1208                (sub          ) [ 0000000000000]
trunc_ln1208_1            (partselect   ) [ 0000000000000]
sext_ln1208_2             (sext         ) [ 0000000000000]
zext_ln1208               (zext         ) [ 0000000000000]
sub_ln1208_1              (sub          ) [ 0000000000000]
trunc_ln1208_2            (partselect   ) [ 0000000000000]
sext_ln1208_3             (sext         ) [ 0000000000000]
zext_ln1208_1             (zext         ) [ 0000000000000]
select_ln1208             (select       ) [ 0000000000000]
sext_ln1208_4             (sext         ) [ 0000000000000]
add_ln1208_1              (add          ) [ 0000100000000]
store_ln1208              (store        ) [ 0000000000000]
sext_ln1207_1             (sext         ) [ 0000000000000]
sext_ln1208_1             (sext         ) [ 0000000000000]
mul_ln1209                (mul          ) [ 0000000000000]
store_ln1209              (store        ) [ 0000000000000]
tmp                       (call         ) [ 0000000000000]
trunc_ln1204              (trunc        ) [ 0000000000000]
store_ln1216              (store        ) [ 0000000000000]
empty                     (call         ) [ 0000000000000]
tmp_1                     (call         ) [ 0000000000000]
store_ln1226              (store        ) [ 0000000000000]
empty_53                  (call         ) [ 0000000000000]
spectopmodule_ln5         (spectopmodule) [ 0000000000000]
specinterface_ln0         (specinterface) [ 0000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000]
specinterface_ln0         (specinterface) [ 0000000000000]
specinterface_ln0         (specinterface) [ 0000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 0000000000000]
call_ln1248               (call         ) [ 0000000000000]
ret_ln22                  (ret          ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputVector">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputVector"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="jpegSize">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="jpegSize"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outputVector">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputVector"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_jinfo_image_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_image_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_jinfo_image_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_image_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_jinfo_num_components">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_num_components"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="i_get_sos">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_get_sos"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_jinfo_jpeg_data">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_jpeg_data"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_jinfo_dc_xhuff_tbl_bits">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_dc_xhuff_tbl_bits"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="i_get_dht">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_get_dht"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_jinfo_ac_xhuff_tbl_huffval">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_xhuff_tbl_huffval"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="i_get_dqt">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_get_dqt"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_jinfo_quant_tbl_quantval">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_quant_tbl_quantval"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_jinfo_MCUWidth">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_MCUWidth"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_jinfo_NumMCU">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_NumMCU"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_jinfo_dc_dhuff_tbl_maxcode">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_dc_dhuff_tbl_maxcode"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_jinfo_dc_dhuff_tbl_mincode">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_dc_dhuff_tbl_mincode"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_jinfo_dc_dhuff_tbl_valptr">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_dc_dhuff_tbl_valptr"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_jinfo_dc_dhuff_tbl_ml_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_dc_dhuff_tbl_ml_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_jinfo_ac_dhuff_tbl_maxcode">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_maxcode"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_jinfo_ac_dhuff_tbl_valptr">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_valptr"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_jinfo_ac_dhuff_tbl_mincode">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_mincode"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_jinfo_ac_dhuff_tbl_ml_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_ml_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="CurHuffReadBuf">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CurHuffReadBuf"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="rgb_buf">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb_buf"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="read_position">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_position"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="current_read_byte">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_read_byte"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="bit_set_mask">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bit_set_mask"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="lmask">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lmask"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="extend_mask">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="extend_mask"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="zigzag_index">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zigzag_index"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_markers.1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huff_make_dhuff_tb.1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huff_make_dhuff_tb.2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decode.1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="grp_read_markers_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="0" index="2" bw="16" slack="0"/>
<pin id="116" dir="0" index="3" bw="8" slack="0"/>
<pin id="117" dir="0" index="4" bw="32" slack="0"/>
<pin id="118" dir="0" index="5" bw="8" slack="0"/>
<pin id="119" dir="0" index="6" bw="8" slack="0"/>
<pin id="120" dir="0" index="7" bw="32" slack="0"/>
<pin id="121" dir="0" index="8" bw="8" slack="0"/>
<pin id="122" dir="0" index="9" bw="32" slack="0"/>
<pin id="123" dir="0" index="10" bw="16" slack="0"/>
<pin id="124" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1242/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_huff_make_dhuff_tb_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="10" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="0" index="3" bw="1" slack="0"/>
<pin id="141" dir="0" index="4" bw="11" slack="0"/>
<pin id="142" dir="0" index="5" bw="1" slack="0"/>
<pin id="143" dir="0" index="6" bw="11" slack="0"/>
<pin id="144" dir="0" index="7" bw="1" slack="0"/>
<pin id="145" dir="0" index="8" bw="8" slack="0"/>
<pin id="146" dir="1" index="9" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/3 empty/5 empty_53/9 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_huff_make_dhuff_tb_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="0" index="3" bw="11" slack="0"/>
<pin id="169" dir="0" index="4" bw="11" slack="0"/>
<pin id="170" dir="1" index="5" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_decode_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="0" index="3" bw="8" slack="0"/>
<pin id="181" dir="0" index="4" bw="32" slack="0"/>
<pin id="182" dir="0" index="5" bw="8" slack="0"/>
<pin id="183" dir="0" index="6" bw="16" slack="0"/>
<pin id="184" dir="0" index="7" bw="16" slack="0"/>
<pin id="185" dir="0" index="8" bw="17" slack="0"/>
<pin id="186" dir="0" index="9" bw="7" slack="0"/>
<pin id="187" dir="0" index="10" bw="32" slack="0"/>
<pin id="188" dir="0" index="11" bw="32" slack="0"/>
<pin id="189" dir="0" index="12" bw="32" slack="0"/>
<pin id="190" dir="0" index="13" bw="32" slack="0"/>
<pin id="191" dir="0" index="14" bw="11" slack="0"/>
<pin id="192" dir="0" index="15" bw="11" slack="0"/>
<pin id="193" dir="0" index="16" bw="8" slack="0"/>
<pin id="194" dir="0" index="17" bw="32" slack="0"/>
<pin id="195" dir="0" index="18" bw="21" slack="0"/>
<pin id="196" dir="0" index="19" bw="7" slack="0"/>
<pin id="197" dir="0" index="20" bw="32" slack="0"/>
<pin id="198" dir="0" index="21" bw="11" slack="0"/>
<pin id="199" dir="0" index="22" bw="11" slack="0"/>
<pin id="200" dir="0" index="23" bw="6" slack="0"/>
<pin id="201" dir="0" index="24" bw="16" slack="0"/>
<pin id="202" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1248/11 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_jinfo_image_height_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_jinfo_image_height_load/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="sext_ln1207_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1207/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln1207_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1207/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="17" slack="0"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sub_ln1207_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1207/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="trunc_ln1207_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="14" slack="0"/>
<pin id="258" dir="0" index="1" bw="17" slack="0"/>
<pin id="259" dir="0" index="2" bw="3" slack="0"/>
<pin id="260" dir="0" index="3" bw="6" slack="0"/>
<pin id="261" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1207_1/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln1207_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="14" slack="0"/>
<pin id="268" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1207_2/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln1207_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="14" slack="0"/>
<pin id="272" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1207/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sub_ln1207_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="15" slack="0"/>
<pin id="277" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1207_1/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="trunc_ln1207_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="14" slack="0"/>
<pin id="282" dir="0" index="1" bw="17" slack="0"/>
<pin id="283" dir="0" index="2" bw="3" slack="0"/>
<pin id="284" dir="0" index="3" bw="6" slack="0"/>
<pin id="285" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1207_2/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sext_ln1207_3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="14" slack="0"/>
<pin id="292" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1207_3/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln1207_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="14" slack="0"/>
<pin id="296" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1207_1/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln1207_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="0"/>
<pin id="301" dir="0" index="2" bw="16" slack="0"/>
<pin id="302" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1207/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sext_ln1207_4_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1207_4/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln1207_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1207_1/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_jinfo_image_width_load_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_jinfo_image_width_load/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sext_ln1208_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1208/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln1208_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1208/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="17" slack="0"/>
<pin id="333" dir="0" index="2" bw="6" slack="0"/>
<pin id="334" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sub_ln1208_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="0"/>
<pin id="341" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1208/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln1208_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="14" slack="0"/>
<pin id="346" dir="0" index="1" bw="17" slack="0"/>
<pin id="347" dir="0" index="2" bw="3" slack="0"/>
<pin id="348" dir="0" index="3" bw="6" slack="0"/>
<pin id="349" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1208_1/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sext_ln1208_2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="14" slack="0"/>
<pin id="356" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1208_2/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln1208_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="14" slack="0"/>
<pin id="360" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1208/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sub_ln1208_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="15" slack="0"/>
<pin id="365" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1208_1/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="trunc_ln1208_2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="14" slack="0"/>
<pin id="370" dir="0" index="1" bw="17" slack="0"/>
<pin id="371" dir="0" index="2" bw="3" slack="0"/>
<pin id="372" dir="0" index="3" bw="6" slack="0"/>
<pin id="373" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1208_2/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sext_ln1208_3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="14" slack="0"/>
<pin id="380" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1208_3/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln1208_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="14" slack="0"/>
<pin id="384" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1208_1/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="select_ln1208_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="0" index="2" bw="16" slack="0"/>
<pin id="390" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1208/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sext_ln1208_4_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1208_4/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln1208_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1208_1/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln1208_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="17" slack="0"/>
<pin id="406" dir="0" index="1" bw="17" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1208/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sext_ln1207_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="17" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1207_1/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sext_ln1208_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="17" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1208_1/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="mul_ln1209_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="17" slack="0"/>
<pin id="418" dir="0" index="1" bw="17" slack="0"/>
<pin id="419" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1209/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln1209_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1209/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="trunc_ln1204_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1204/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln1216_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="7" slack="0"/>
<pin id="434" dir="0" index="1" bw="7" slack="0"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1216/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln1226_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="7" slack="0"/>
<pin id="440" dir="0" index="1" bw="7" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1226/8 "/>
</bind>
</comp>

<comp id="444" class="1005" name="add_ln1207_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="17" slack="1"/>
<pin id="446" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1207_1 "/>
</bind>
</comp>

<comp id="449" class="1005" name="add_ln1208_1_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="17" slack="1"/>
<pin id="451" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1208_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="62" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="112" pin=6"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="112" pin=7"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="112" pin=8"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="112" pin=9"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="112" pin=10"/></net>

<net id="147"><net_src comp="78" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="80" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="150"><net_src comp="82" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="152"><net_src comp="82" pin="0"/><net_sink comp="136" pin=5"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="136" pin=6"/></net>

<net id="154"><net_src comp="82" pin="0"/><net_sink comp="136" pin=7"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="136" pin=8"/></net>

<net id="156"><net_src comp="84" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="157"><net_src comp="86" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="158"><net_src comp="86" pin="0"/><net_sink comp="136" pin=5"/></net>

<net id="159"><net_src comp="86" pin="0"/><net_sink comp="136" pin=7"/></net>

<net id="160"><net_src comp="90" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="136" pin=6"/></net>

<net id="171"><net_src comp="88" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="38" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="203"><net_src comp="92" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="204"><net_src comp="4" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="206"><net_src comp="46" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="176" pin=4"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="176" pin=5"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="176" pin=6"/></net>

<net id="210"><net_src comp="6" pin="0"/><net_sink comp="176" pin=7"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="176" pin=8"/></net>

<net id="212"><net_src comp="36" pin="0"/><net_sink comp="176" pin=9"/></net>

<net id="213"><net_src comp="50" pin="0"/><net_sink comp="176" pin=10"/></net>

<net id="214"><net_src comp="52" pin="0"/><net_sink comp="176" pin=11"/></net>

<net id="215"><net_src comp="54" pin="0"/><net_sink comp="176" pin=12"/></net>

<net id="216"><net_src comp="30" pin="0"/><net_sink comp="176" pin=13"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="176" pin=14"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="176" pin=15"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="176" pin=16"/></net>

<net id="220"><net_src comp="56" pin="0"/><net_sink comp="176" pin=17"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="176" pin=18"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="176" pin=19"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="176" pin=20"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="176" pin=21"/></net>

<net id="225"><net_src comp="42" pin="0"/><net_sink comp="176" pin=22"/></net>

<net id="226"><net_src comp="60" pin="0"/><net_sink comp="176" pin=23"/></net>

<net id="227"><net_src comp="24" pin="0"/><net_sink comp="176" pin=24"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="64" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="66" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="236" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="68" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="70" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="232" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="72" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="250" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="74" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="68" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="269"><net_src comp="256" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="76" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="72" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="236" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="74" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="68" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="293"><net_src comp="280" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="242" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="274" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="294" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="70" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="8" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="64" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="66" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="324" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="68" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="70" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="320" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="350"><net_src comp="72" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="74" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="68" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="357"><net_src comp="344" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="76" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="72" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="324" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="74" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="68" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="381"><net_src comp="368" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="330" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="362" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="382" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="386" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="70" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="26" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="420"><net_src comp="413" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="410" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="28" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="136" pin="9"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="36" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="164" pin="5"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="44" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="310" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="452"><net_src comp="398" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="413" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outputVector | {11 12 }
	Port: p_jinfo_image_height | {1 2 }
	Port: p_jinfo_image_width | {1 2 }
	Port: p_jinfo_num_components | {1 2 }
	Port: i_get_sos | {1 2 }
	Port: p_jinfo_jpeg_data | {1 2 }
	Port: p_jinfo_dc_xhuff_tbl_bits | {1 2 }
	Port: i_get_dht | {1 2 }
	Port: p_jinfo_ac_xhuff_tbl_huffval | {1 2 }
	Port: i_get_dqt | {1 2 }
	Port: p_jinfo_quant_tbl_quantval | {1 2 }
	Port: p_jinfo_MCUWidth | {3 }
	Port: p_jinfo_NumMCU | {4 }
	Port: p_jinfo_dc_dhuff_tbl_maxcode | {3 4 5 6 }
	Port: p_jinfo_dc_dhuff_tbl_mincode | {3 4 5 6 }
	Port: p_jinfo_dc_dhuff_tbl_valptr | {3 4 5 6 }
	Port: p_jinfo_dc_dhuff_tbl_ml_0 | {4 }
	Port: p_jinfo_ac_dhuff_tbl_maxcode | {7 8 9 10 }
	Port: p_jinfo_ac_dhuff_tbl_valptr | {7 8 9 10 }
	Port: p_jinfo_ac_dhuff_tbl_mincode | {7 8 9 10 }
	Port: p_jinfo_ac_dhuff_tbl_ml_0 | {8 }
	Port: CurHuffReadBuf | {11 12 }
	Port: rgb_buf | {11 12 }
	Port: read_position | {11 12 }
	Port: current_read_byte | {11 12 }
 - Input state : 
	Port: jpeg2bmp : p_jinfo_image_height | {3 11 12 }
	Port: jpeg2bmp : p_jinfo_image_width | {3 11 12 }
	Port: jpeg2bmp : p_jinfo_num_components | {1 2 }
	Port: jpeg2bmp : i_get_sos | {1 2 }
	Port: jpeg2bmp : p_jinfo_jpeg_data | {11 12 }
	Port: jpeg2bmp : p_jinfo_dc_xhuff_tbl_bits | {3 4 5 6 7 8 9 10 }
	Port: jpeg2bmp : i_get_dht | {1 2 }
	Port: jpeg2bmp : p_jinfo_ac_xhuff_tbl_huffval | {11 12 }
	Port: jpeg2bmp : i_get_dqt | {1 2 }
	Port: jpeg2bmp : p_jinfo_quant_tbl_quantval | {11 12 }
	Port: jpeg2bmp : p_jinfo_MCUWidth | {11 12 }
	Port: jpeg2bmp : p_jinfo_NumMCU | {11 12 }
	Port: jpeg2bmp : p_jinfo_dc_dhuff_tbl_maxcode | {3 4 5 6 11 12 }
	Port: jpeg2bmp : p_jinfo_dc_dhuff_tbl_mincode | {11 12 }
	Port: jpeg2bmp : p_jinfo_dc_dhuff_tbl_valptr | {11 12 }
	Port: jpeg2bmp : p_jinfo_dc_dhuff_tbl_ml_0 | {11 12 }
	Port: jpeg2bmp : p_jinfo_ac_dhuff_tbl_maxcode | {7 8 9 10 11 12 }
	Port: jpeg2bmp : p_jinfo_ac_dhuff_tbl_valptr | {11 12 }
	Port: jpeg2bmp : p_jinfo_ac_dhuff_tbl_mincode | {11 12 }
	Port: jpeg2bmp : p_jinfo_ac_dhuff_tbl_ml_0 | {11 12 }
	Port: jpeg2bmp : CurHuffReadBuf | {11 12 }
	Port: jpeg2bmp : rgb_buf | {11 12 }
	Port: jpeg2bmp : read_position | {11 12 }
	Port: jpeg2bmp : current_read_byte | {11 12 }
	Port: jpeg2bmp : bit_set_mask | {11 12 }
	Port: jpeg2bmp : lmask | {11 12 }
	Port: jpeg2bmp : extend_mask | {11 12 }
	Port: jpeg2bmp : zigzag_index | {11 12 }
  - Chain level:
	State 1
	State 2
	State 3
		sext_ln1207 : 1
		add_ln1207 : 2
		tmp_2 : 3
		sub_ln1207 : 2
		trunc_ln1207_1 : 3
		sext_ln1207_2 : 4
		zext_ln1207 : 5
		sub_ln1207_1 : 6
		trunc_ln1207_2 : 3
		sext_ln1207_3 : 4
		zext_ln1207_1 : 5
		select_ln1207 : 7
		sext_ln1207_4 : 8
		add_ln1207_1 : 9
		sext_ln1208 : 1
		add_ln1208 : 2
		tmp_3 : 3
		sub_ln1208 : 2
		trunc_ln1208_1 : 3
		sext_ln1208_2 : 4
		zext_ln1208 : 5
		sub_ln1208_1 : 6
		trunc_ln1208_2 : 3
		sext_ln1208_3 : 4
		zext_ln1208_1 : 5
		select_ln1208 : 7
		sext_ln1208_4 : 8
		add_ln1208_1 : 9
		store_ln1208 : 10
	State 4
		mul_ln1209 : 1
		store_ln1209 : 2
		trunc_ln1204 : 1
		store_ln1216 : 2
	State 5
	State 6
	State 7
	State 8
		store_ln1226 : 1
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |    grp_read_markers_1_fu_112    |    0    |    0    | 5.59295 |   1027  |   5699  |    0    |
|   call   | grp_huff_make_dhuff_tb_1_fu_136 |    3    |    0    | 4.18214 |   772   |   741   |    0    |
|          | grp_huff_make_dhuff_tb_2_fu_164 |    3    |    0    | 4.18214 |   702   |   629   |    0    |
|          |       grp_decode_1_fu_176       |    5    |    33   | 34.8591 |   9593  |   8768  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        add_ln1207_fu_236        |    0    |    0    |    0    |    0    |    23   |    0    |
|    add   |       add_ln1207_1_fu_310       |    0    |    0    |    0    |    0    |    23   |    0    |
|          |        add_ln1208_fu_324        |    0    |    0    |    0    |    0    |    23   |    0    |
|          |       add_ln1208_1_fu_398       |    0    |    0    |    0    |    0    |    23   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        sub_ln1207_fu_250        |    0    |    0    |    0    |    0    |    23   |    0    |
|    sub   |       sub_ln1207_1_fu_274       |    0    |    0    |    0    |    0    |    22   |    0    |
|          |        sub_ln1208_fu_338        |    0    |    0    |    0    |    0    |    23   |    0    |
|          |       sub_ln1208_1_fu_362       |    0    |    0    |    0    |    0    |    22   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|  select  |       select_ln1207_fu_298      |    0    |    0    |    0    |    0    |    16   |    0    |
|          |       select_ln1208_fu_386      |    0    |    0    |    0    |    0    |    16   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|    mul   |        mul_ln1209_fu_416        |    0    |    1    |    0    |    0    |    5    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        sext_ln1207_fu_232       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       sext_ln1207_2_fu_266      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       sext_ln1207_3_fu_290      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       sext_ln1207_4_fu_306      |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |        sext_ln1208_fu_320       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       sext_ln1208_2_fu_354      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       sext_ln1208_3_fu_378      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       sext_ln1208_4_fu_394      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       sext_ln1207_1_fu_410      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       sext_ln1208_1_fu_413      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|           tmp_2_fu_242          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_3_fu_330          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |      trunc_ln1207_1_fu_256      |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|      trunc_ln1207_2_fu_280      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln1208_1_fu_344      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln1208_2_fu_368      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        zext_ln1207_fu_270       |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln1207_1_fu_294      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln1208_fu_358       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1208_1_fu_382      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |       trunc_ln1204_fu_428       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                 |    11   |    34   | 48.8163 |  12094  |  16056  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+----------------------------+--------+--------+--------+--------+
|                            |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------------------+--------+--------+--------+--------+
|        bit_set_mask        |    1   |    0   |    0   |    -   |
|         extend_mask        |    0   |   21   |    7   |    -   |
|            lmask           |    1   |    0   |    0   |    -   |
|p_jinfo_ac_dhuff_tbl_maxcode|    2   |    0   |    0   |    0   |
|p_jinfo_ac_dhuff_tbl_mincode|    0   |   11   |   13   |    0   |
| p_jinfo_ac_dhuff_tbl_valptr|    0   |   11   |   13   |    0   |
|p_jinfo_ac_xhuff_tbl_huffval|    1   |    0   |    0   |    0   |
|p_jinfo_dc_dhuff_tbl_maxcode|    2   |    0   |    0   |    0   |
|p_jinfo_dc_dhuff_tbl_mincode|    0   |   11   |   13   |    0   |
| p_jinfo_dc_dhuff_tbl_valptr|    0   |   11   |   13   |    0   |
|  p_jinfo_dc_xhuff_tbl_bits |    1   |    0   |    0   |    0   |
| p_jinfo_quant_tbl_quantval |    1   |    0   |    0   |    0   |
|           rgb_buf          |    1   |    0   |    0   |    0   |
|        zigzag_index        |    0   |    6   |    6   |    -   |
+----------------------------+--------+--------+--------+--------+
|            Total           |   10   |   71   |   65   |    0   |
+----------------------------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|add_ln1207_1_reg_444|   17   |
|add_ln1208_1_reg_449|   17   |
+--------------------+--------+
|        Total       |   34   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
| grp_huff_make_dhuff_tb_1_fu_136 |  p1  |   3  |  10  |   30   |
| grp_huff_make_dhuff_tb_1_fu_136 |  p2  |   2  |  32  |   64   ||    9    |
| grp_huff_make_dhuff_tb_1_fu_136 |  p3  |   2  |   1  |    2   |
| grp_huff_make_dhuff_tb_1_fu_136 |  p4  |   2  |  11  |   22   ||    9    |
| grp_huff_make_dhuff_tb_1_fu_136 |  p5  |   2  |   1  |    2   |
| grp_huff_make_dhuff_tb_1_fu_136 |  p6  |   2  |  11  |   22   ||    9    |
| grp_huff_make_dhuff_tb_1_fu_136 |  p7  |   2  |   1  |    2   |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   144  || 3.26214 ||    27   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   11   |   34   |   48   |  12094 |  16056 |    0   |
|   Memory  |   10   |    -   |    -   |   71   |   65   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   34   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   21   |   34   |   52   |  12199 |  16148 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
