{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367786217295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367786217298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  5 16:36:57 2013 " "Processing started: Sun May  5 16:36:57 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367786217298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367786217298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EISDSPProc -c EISDSPProc " "Command: quartus_map --read_settings_files=on --write_settings_files=off EISDSPProc -c EISDSPProc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367786217299 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1367786217570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" { { "Info" "ISGN_ENTITY_NAME" "1 EISDSPProc " "Found entity 1: EISDSPProc" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786217795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367786217795 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(1244) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(1244)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1244 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217800 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(1244) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(1244)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1244 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217800 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(1244) " "Unrecognized synthesis attribute \"of\" at dft_top.v(1244)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1244 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217800 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(1244) " "Unrecognized synthesis attribute \"control\" at dft_top.v(1244)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1244 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217801 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(1244) " "Unrecognized synthesis attribute \"is\" at dft_top.v(1244)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1244 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217801 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(1924) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(1924)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1924 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217804 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(1924) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(1924)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1924 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217804 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(1924) " "Unrecognized synthesis attribute \"of\" at dft_top.v(1924)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1924 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217804 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(1924) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(1924)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1924 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217805 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(1924) " "Unrecognized synthesis attribute \"is\" at dft_top.v(1924)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1924 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217805 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(2442) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(2442)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2442 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217807 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(2442) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(2442)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2442 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217808 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(2442) " "Unrecognized synthesis attribute \"of\" at dft_top.v(2442)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2442 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217808 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(2442) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(2442)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2442 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217808 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(2442) " "Unrecognized synthesis attribute \"is\" at dft_top.v(2442)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2442 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217808 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(2962) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(2962)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2962 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217811 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(2962) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(2962)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2962 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217811 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(2962) " "Unrecognized synthesis attribute \"of\" at dft_top.v(2962)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2962 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217811 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(2962) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(2962)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2962 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217811 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(2962) " "Unrecognized synthesis attribute \"is\" at dft_top.v(2962)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2962 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217811 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3480) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3480)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217814 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(3480) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(3480)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217814 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3480) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3480)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217814 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(3480) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(3480)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217814 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3480) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3480)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217814 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3496) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3496)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3496 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217815 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style dft_top.v(3496) " "Unrecognized synthesis attribute \"ram_style\" at dft_top.v(3496)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3496 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217815 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3496) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3496)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3496 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217815 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mem dft_top.v(3496) " "Unrecognized synthesis attribute \"mem\" at dft_top.v(3496)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3496 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217815 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3496) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3496)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3496 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217815 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "block dft_top.v(3496) " "Unrecognized synthesis attribute \"block\" at dft_top.v(3496)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3496 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217815 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3520) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3520)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3520 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style dft_top.v(3520) " "Unrecognized synthesis attribute \"ram_style\" at dft_top.v(3520)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3520 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3520) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3520)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3520 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mem dft_top.v(3520) " "Unrecognized synthesis attribute \"mem\" at dft_top.v(3520)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3520 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3520) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3520)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3520 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "distributed dft_top.v(3520) " "Unrecognized synthesis attribute \"distributed\" at dft_top.v(3520)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3520 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217817 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3721) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3721)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3721 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217817 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(3721) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(3721)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3721 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217818 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3721) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3721)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3721 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217818 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(3721) " "Unrecognized synthesis attribute \"control\" at dft_top.v(3721)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3721 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217818 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3721) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3721)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3721 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217818 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3891) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3891)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3891 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217819 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(3891) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(3891)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3891 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217819 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3891) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3891)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3891 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217819 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(3891) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(3891)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3891 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217820 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3891) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3891)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3891 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217820 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3899) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3899)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3899 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217820 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(3899) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(3899)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3899 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217820 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3899) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3899)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3899 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217820 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(3899) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(3899)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3899 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217820 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3899) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3899)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3899 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217821 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3909) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3909)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3909 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217821 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(3909) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(3909)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3909 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217821 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3909) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3909)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3909 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217821 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(3909) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(3909)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3909 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217821 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3909) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3909)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3909 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217821 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3917) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3917)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3917 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217822 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(3917) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(3917)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3917 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217822 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3917) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3917)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3917 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217822 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(3917) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(3917)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3917 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217822 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3917) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3917)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3917 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217822 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3982) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3982)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3982 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217823 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(3982) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(3982)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3982 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217823 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3982) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3982)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3982 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217823 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(3982) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(3982)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3982 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217823 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3982) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3982)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3982 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217823 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4002) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4002)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4002 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217824 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4002) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4002)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4002 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217824 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4002) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4002)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4002 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217824 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(4002) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(4002)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4002 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217824 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4002) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4002)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4002 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217824 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4312) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4312)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4312 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217826 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4312) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4312)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4312 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217826 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4312) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4312)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4312 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217826 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(4312) " "Unrecognized synthesis attribute \"control\" at dft_top.v(4312)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4312 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217826 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4312) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4312)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4312 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217826 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4484) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4484)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4484 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217827 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4484) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4484)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4484 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217827 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4484) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4484)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4484 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217828 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(4484) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(4484)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4484 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217828 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4484) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4484)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4484 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217828 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4494) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4494)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4494 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217828 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4494) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4494)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4494 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217828 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4494) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4494)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4494 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217829 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(4494) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(4494)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4494 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217829 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4494) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4494)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4494 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217829 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4506) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4506)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4506 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217829 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4506) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4506)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4506 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217829 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4506) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4506)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4506 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217829 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(4506) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(4506)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4506 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217830 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4506) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4506)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4506 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217830 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4516) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4516)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4516 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217830 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4516) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4516)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4516 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217830 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4516) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4516)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4516 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217830 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(4516) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(4516)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4516 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217830 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4516) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4516)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4516 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217831 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4583) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217831 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4583) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217831 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4583) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217831 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(4583) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(4583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217831 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4583) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217832 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4605) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4605)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4605 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217832 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4605) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4605)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4605 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217832 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4605) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4605)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4605 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217832 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(4605) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(4605)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4605 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217832 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4605) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4605)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4605 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217833 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4919) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4919)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4919 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217834 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4919) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4919)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4919 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217834 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4919) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4919)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4919 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217834 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(4919) " "Unrecognized synthesis attribute \"control\" at dft_top.v(4919)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4919 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217834 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4919) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4919)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4919 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217835 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5095) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5095)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5095 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217835 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5095) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5095)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5095 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217835 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5095) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5095)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5095 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217836 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(5095) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(5095)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5095 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217836 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5095) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5095)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5095 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217836 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5109) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5109)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217836 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5109) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5109)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217836 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5109) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5109)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217837 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(5109) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(5109)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217837 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5109) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5109)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217837 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5125) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5125)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5125 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217837 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5125) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5125)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5125 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217837 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5125) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5125)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5125 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217837 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(5125) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(5125)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5125 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217838 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5125) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5125)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5125 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217838 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5139) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5139)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5139 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217838 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5139) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5139)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5139 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217838 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5139) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5139)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5139 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217838 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(5139) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(5139)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5139 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217839 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5139) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5139)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5139 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217839 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5210) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5210)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5210 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217839 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5210) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5210)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5210 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217839 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5210) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5210)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5210 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217839 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(5210) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(5210)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5210 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217840 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5210) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5210)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5210 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217840 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5236) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5236)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5236 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217840 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5236) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5236)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5236 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217840 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5236) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5236)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5236 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217840 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(5236) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(5236)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5236 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217841 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5236) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5236)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5236 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217841 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5558) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5558)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5558 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217842 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5558) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5558)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5558 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217843 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5558) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5558)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5558 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217843 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(5558) " "Unrecognized synthesis attribute \"control\" at dft_top.v(5558)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5558 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217843 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5558) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5558)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5558 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217843 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5742) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5742) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5742) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(5742) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(5742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217846 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5742) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217846 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5764) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5764)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5764 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217846 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5764) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5764)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5764 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217847 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5764) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5764)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5764 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217847 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(5764) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(5764)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5764 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217847 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5764) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5764)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5764 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217848 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5788) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5788)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5788 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217848 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5788) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5788)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5788 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5788) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5788)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5788 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(5788) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(5788)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5788 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5788) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5788)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5788 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5810) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5810)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5810 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5810) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5810)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5810 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5810) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5810)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5810 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(5810) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(5810)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5810 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5810) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5810)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5810 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5889) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5889)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5889 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217852 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5889) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5889)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5889 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217852 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5889) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5889)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5889 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217852 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(5889) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(5889)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5889 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217853 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5889) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5889)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5889 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217853 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5923) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5923)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5923 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217854 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5923) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5923)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5923 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217854 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5923) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5923)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5923 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217854 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(5923) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(5923)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5923 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217854 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5923) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5923)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5923 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217855 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(6261) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(6261)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6261 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217858 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(6261) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(6261)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6261 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217858 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(6261) " "Unrecognized synthesis attribute \"of\" at dft_top.v(6261)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6261 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217858 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(6261) " "Unrecognized synthesis attribute \"control\" at dft_top.v(6261)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6261 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217859 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(6261) " "Unrecognized synthesis attribute \"is\" at dft_top.v(6261)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6261 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217859 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(6461) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(6461)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6461 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217861 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(6461) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(6461)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6461 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217861 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(6461) " "Unrecognized synthesis attribute \"of\" at dft_top.v(6461)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6461 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217861 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(6461) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(6461)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6461 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217861 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(6461) " "Unrecognized synthesis attribute \"is\" at dft_top.v(6461)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6461 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217862 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(6499) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(6499)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6499 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217862 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(6499) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(6499)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6499 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217863 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(6499) " "Unrecognized synthesis attribute \"of\" at dft_top.v(6499)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6499 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217863 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(6499) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(6499)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6499 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217863 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(6499) " "Unrecognized synthesis attribute \"is\" at dft_top.v(6499)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6499 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217864 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(6539) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(6539)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6539 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217864 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(6539) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(6539)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6539 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217865 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(6539) " "Unrecognized synthesis attribute \"of\" at dft_top.v(6539)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6539 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217865 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(6539) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(6539)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6539 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217865 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(6539) " "Unrecognized synthesis attribute \"is\" at dft_top.v(6539)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6539 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217865 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(6577) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(6577)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6577 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217866 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(6577) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(6577)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6577 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217866 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(6577) " "Unrecognized synthesis attribute \"of\" at dft_top.v(6577)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6577 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217867 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(6577) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(6577)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6577 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217867 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(6577) " "Unrecognized synthesis attribute \"is\" at dft_top.v(6577)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6577 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217867 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(6672) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(6672)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6672 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217868 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(6672) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(6672)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6672 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217868 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(6672) " "Unrecognized synthesis attribute \"of\" at dft_top.v(6672)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6672 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217869 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(6672) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(6672)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6672 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217869 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(6672) " "Unrecognized synthesis attribute \"is\" at dft_top.v(6672)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6672 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217869 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(6722) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(6722)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6722 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217870 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(6722) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(6722)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6722 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217870 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(6722) " "Unrecognized synthesis attribute \"of\" at dft_top.v(6722)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6722 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217870 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(6722) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(6722)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6722 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217871 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(6722) " "Unrecognized synthesis attribute \"is\" at dft_top.v(6722)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6722 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217871 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(7092) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(7092)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7092 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217874 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(7092) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(7092)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7092 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217874 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(7092) " "Unrecognized synthesis attribute \"of\" at dft_top.v(7092)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7092 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217875 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(7092) " "Unrecognized synthesis attribute \"control\" at dft_top.v(7092)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7092 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217875 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(7092) " "Unrecognized synthesis attribute \"is\" at dft_top.v(7092)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7092 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217875 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(7324) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(7324)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7324 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217877 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(7324) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(7324)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7324 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217878 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(7324) " "Unrecognized synthesis attribute \"of\" at dft_top.v(7324)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7324 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217878 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(7324) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(7324)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7324 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217878 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(7324) " "Unrecognized synthesis attribute \"is\" at dft_top.v(7324)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7324 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217878 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(7394) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(7394)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7394 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217879 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(7394) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(7394)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7394 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217880 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(7394) " "Unrecognized synthesis attribute \"of\" at dft_top.v(7394)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7394 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217880 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(7394) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(7394)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7394 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217880 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(7394) " "Unrecognized synthesis attribute \"is\" at dft_top.v(7394)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7394 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217881 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(7466) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(7466)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7466 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217881 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(7466) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(7466)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7466 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217882 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(7466) " "Unrecognized synthesis attribute \"of\" at dft_top.v(7466)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7466 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217882 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(7466) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(7466)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7466 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217882 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(7466) " "Unrecognized synthesis attribute \"is\" at dft_top.v(7466)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7466 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217883 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(7536) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(7536)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7536 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217884 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(7536) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(7536)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7536 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217884 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(7536) " "Unrecognized synthesis attribute \"of\" at dft_top.v(7536)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7536 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217884 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(7536) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(7536)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7536 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217884 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(7536) " "Unrecognized synthesis attribute \"is\" at dft_top.v(7536)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7536 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217885 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(7663) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(7663)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7663 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217886 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(7663) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(7663)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7663 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217886 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(7663) " "Unrecognized synthesis attribute \"of\" at dft_top.v(7663)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7663 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217886 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(7663) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(7663)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7663 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217887 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(7663) " "Unrecognized synthesis attribute \"is\" at dft_top.v(7663)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7663 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217887 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(7745) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(7745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217888 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(7745) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(7745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217888 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(7745) " "Unrecognized synthesis attribute \"of\" at dft_top.v(7745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217888 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(7745) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(7745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217889 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(7745) " "Unrecognized synthesis attribute \"is\" at dft_top.v(7745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217889 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(8179) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(8179)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217892 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(8179) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(8179)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217893 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(8179) " "Unrecognized synthesis attribute \"of\" at dft_top.v(8179)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217893 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(8179) " "Unrecognized synthesis attribute \"control\" at dft_top.v(8179)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217893 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(8179) " "Unrecognized synthesis attribute \"is\" at dft_top.v(8179)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217894 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(8475) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(8475)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8475 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217896 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(8475) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(8475)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8475 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217897 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(8475) " "Unrecognized synthesis attribute \"of\" at dft_top.v(8475)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8475 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217897 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(8475) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(8475)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8475 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217897 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(8475) " "Unrecognized synthesis attribute \"is\" at dft_top.v(8475)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8475 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217898 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(8609) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(8609)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8609 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217899 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(8609) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(8609)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8609 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217899 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(8609) " "Unrecognized synthesis attribute \"of\" at dft_top.v(8609)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8609 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217900 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(8609) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(8609)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8609 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217900 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(8609) " "Unrecognized synthesis attribute \"is\" at dft_top.v(8609)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8609 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217900 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(8745) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(8745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217902 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(8745) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(8745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217902 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(8745) " "Unrecognized synthesis attribute \"of\" at dft_top.v(8745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217902 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(8745) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(8745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217903 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(8745) " "Unrecognized synthesis attribute \"is\" at dft_top.v(8745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217903 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(8879) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(8879)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217905 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(8879) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(8879)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217905 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(8879) " "Unrecognized synthesis attribute \"of\" at dft_top.v(8879)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217905 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(8879) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(8879)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217905 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(8879) " "Unrecognized synthesis attribute \"is\" at dft_top.v(8879)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217906 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(9070) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(9070)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9070 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217907 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(9070) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(9070)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9070 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217907 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(9070) " "Unrecognized synthesis attribute \"of\" at dft_top.v(9070)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9070 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217908 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(9070) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(9070)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9070 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217908 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(9070) " "Unrecognized synthesis attribute \"is\" at dft_top.v(9070)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9070 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217908 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(9216) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(9216)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9216 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217909 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(9216) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(9216)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9216 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217910 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(9216) " "Unrecognized synthesis attribute \"of\" at dft_top.v(9216)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9216 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217910 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(9216) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(9216)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9216 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217910 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(9216) " "Unrecognized synthesis attribute \"is\" at dft_top.v(9216)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9216 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217911 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(9778) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(9778)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9778 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217915 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(9778) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(9778)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9778 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217915 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(9778) " "Unrecognized synthesis attribute \"of\" at dft_top.v(9778)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9778 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217915 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(9778) " "Unrecognized synthesis attribute \"control\" at dft_top.v(9778)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9778 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217916 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(9778) " "Unrecognized synthesis attribute \"is\" at dft_top.v(9778)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9778 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217916 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(10202) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(10202)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10202 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217920 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(10202) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(10202)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10202 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217920 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(10202) " "Unrecognized synthesis attribute \"of\" at dft_top.v(10202)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10202 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217921 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(10202) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(10202)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10202 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217921 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(10202) " "Unrecognized synthesis attribute \"is\" at dft_top.v(10202)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10202 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217921 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(10464) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(10464)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217924 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(10464) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(10464)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217924 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(10464) " "Unrecognized synthesis attribute \"of\" at dft_top.v(10464)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217925 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(10464) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(10464)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217925 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(10464) " "Unrecognized synthesis attribute \"is\" at dft_top.v(10464)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217925 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(10728) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(10728)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10728 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217928 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(10728) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(10728)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10728 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217928 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(10728) " "Unrecognized synthesis attribute \"of\" at dft_top.v(10728)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10728 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217929 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(10728) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(10728)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10728 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217929 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(10728) " "Unrecognized synthesis attribute \"is\" at dft_top.v(10728)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10728 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217929 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(10990) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(10990)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10990 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217932 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(10990) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(10990)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10990 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217932 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(10990) " "Unrecognized synthesis attribute \"of\" at dft_top.v(10990)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10990 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217933 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(10990) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(10990)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10990 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217933 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(10990) " "Unrecognized synthesis attribute \"is\" at dft_top.v(10990)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10990 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217933 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(11309) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(11309)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11309 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217935 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(11309) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(11309)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11309 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217936 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(11309) " "Unrecognized synthesis attribute \"of\" at dft_top.v(11309)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11309 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217936 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(11309) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(11309)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11309 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217936 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(11309) " "Unrecognized synthesis attribute \"is\" at dft_top.v(11309)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11309 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217936 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(11583) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(11583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217938 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(11583) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(11583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217939 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(11583) " "Unrecognized synthesis attribute \"of\" at dft_top.v(11583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217939 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(11583) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(11583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217939 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(11583) " "Unrecognized synthesis attribute \"is\" at dft_top.v(11583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217940 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(12401) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(12401)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12401 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217946 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(12401) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(12401)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12401 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217946 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(12401) " "Unrecognized synthesis attribute \"of\" at dft_top.v(12401)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12401 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217946 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(12401) " "Unrecognized synthesis attribute \"control\" at dft_top.v(12401)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12401 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217946 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(12401) " "Unrecognized synthesis attribute \"is\" at dft_top.v(12401)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12401 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217946 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(13081) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(13081)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13081 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217950 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(13081) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(13081)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13081 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217950 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(13081) " "Unrecognized synthesis attribute \"of\" at dft_top.v(13081)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13081 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217950 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(13081) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(13081)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13081 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217950 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(13081) " "Unrecognized synthesis attribute \"is\" at dft_top.v(13081)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13081 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217950 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(13599) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(13599)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13599 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217954 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(13599) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(13599)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13599 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217954 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(13599) " "Unrecognized synthesis attribute \"of\" at dft_top.v(13599)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13599 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217954 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(13599) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(13599)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13599 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217955 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(13599) " "Unrecognized synthesis attribute \"is\" at dft_top.v(13599)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13599 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217955 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(14119) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(14119)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217958 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(14119) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(14119)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217958 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(14119) " "Unrecognized synthesis attribute \"of\" at dft_top.v(14119)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217958 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(14119) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(14119)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217958 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(14119) " "Unrecognized synthesis attribute \"is\" at dft_top.v(14119)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217959 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(14637) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(14637)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14637 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217961 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(14637) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(14637)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14637 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217961 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(14637) " "Unrecognized synthesis attribute \"of\" at dft_top.v(14637)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14637 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217962 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(14637) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(14637)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14637 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217962 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(14637) " "Unrecognized synthesis attribute \"is\" at dft_top.v(14637)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14637 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217962 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(15212) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(15212)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15212 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217964 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(15212) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(15212)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15212 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217964 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(15212) " "Unrecognized synthesis attribute \"of\" at dft_top.v(15212)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15212 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217965 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(15212) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(15212)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15212 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217965 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(15212) " "Unrecognized synthesis attribute \"is\" at dft_top.v(15212)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15212 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217965 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(15742) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(15742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217967 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(15742) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(15742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217967 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(15742) " "Unrecognized synthesis attribute \"of\" at dft_top.v(15742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217967 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(15742) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(15742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217967 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(15742) " "Unrecognized synthesis attribute \"is\" at dft_top.v(15742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217967 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(16560) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(16560)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16560 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217971 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(16560) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(16560)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16560 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217971 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(16560) " "Unrecognized synthesis attribute \"of\" at dft_top.v(16560)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16560 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217972 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(16560) " "Unrecognized synthesis attribute \"control\" at dft_top.v(16560)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16560 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217972 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(16560) " "Unrecognized synthesis attribute \"is\" at dft_top.v(16560)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16560 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217972 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(17240) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(17240)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17240 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217975 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(17240) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(17240)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17240 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217975 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(17240) " "Unrecognized synthesis attribute \"of\" at dft_top.v(17240)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17240 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217975 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(17240) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(17240)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17240 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217976 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(17240) " "Unrecognized synthesis attribute \"is\" at dft_top.v(17240)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17240 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217976 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(17758) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(17758)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17758 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217978 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(17758) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(17758)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17758 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217979 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(17758) " "Unrecognized synthesis attribute \"of\" at dft_top.v(17758)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17758 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217979 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(17758) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(17758)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17758 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217979 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(17758) " "Unrecognized synthesis attribute \"is\" at dft_top.v(17758)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17758 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217980 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(18278) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(18278)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18278 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217982 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(18278) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(18278)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18278 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217982 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(18278) " "Unrecognized synthesis attribute \"of\" at dft_top.v(18278)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18278 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217983 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(18278) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(18278)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18278 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217983 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(18278) " "Unrecognized synthesis attribute \"is\" at dft_top.v(18278)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18278 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217983 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(18796) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(18796)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18796 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217985 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(18796) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(18796)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18796 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217986 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(18796) " "Unrecognized synthesis attribute \"of\" at dft_top.v(18796)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18796 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217986 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(18796) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(18796)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18796 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217986 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(18796) " "Unrecognized synthesis attribute \"is\" at dft_top.v(18796)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18796 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786217986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dft_top.v 87 87 " "Found 87 design units, including 87 entities, in source file dft_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 dft_top " "Found entity 1: dft_top" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "2 rc14469 " "Found entity 2: rc14469" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 669 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "3 swNet14467 " "Found entity 3: swNet14467" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "4 perm14467 " "Found entity 4: perm14467" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "5 memMod " "Found entity 5: memMod" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3486 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "6 memMod_dist " "Found entity 6: memMod_dist" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "7 shiftRegFIFO " "Found entity 7: shiftRegFIFO" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "8 nextReg " "Found entity 8: nextReg" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3552 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "9 codeBlock14471 " "Found entity 9: codeBlock14471" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3583 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "10 rc14551 " "Found entity 10: rc14551" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "11 swNet14549 " "Found entity 11: swNet14549" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3695 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "12 perm14549 " "Found entity 12: perm14549" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "13 DirSum_14726 " "Found entity 13: DirSum_14726" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3923 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "14 D36 " "Found entity 14: D36" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "15 D34 " "Found entity 15: D34" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3987 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "16 codeBlock14554 " "Found entity 16: codeBlock14554" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4009 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "17 codeBlock14729 " "Found entity 17: codeBlock14729" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "18 rc14809 " "Found entity 18: rc14809" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "19 swNet14807 " "Found entity 19: swNet14807" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "20 perm14807 " "Found entity 20: perm14807" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "21 DirSum_14992 " "Found entity 21: DirSum_14992" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "22 D32 " "Found entity 22: D32" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4566 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "23 D30 " "Found entity 23: D30" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "24 codeBlock14812 " "Found entity 24: codeBlock14812" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4612 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "25 codeBlock14995 " "Found entity 25: codeBlock14995" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4775 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "26 rc15075 " "Found entity 26: rc15075" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4848 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "27 swNet15073 " "Found entity 27: swNet15073" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4887 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "28 perm15073 " "Found entity 28: perm15073" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4938 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "29 DirSum_15274 " "Found entity 29: DirSum_15274" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "30 D28 " "Found entity 30: D28" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "31 D26 " "Found entity 31: D26" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "32 codeBlock15078 " "Found entity 32: codeBlock15078" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "33 codeBlock15277 " "Found entity 33: codeBlock15277" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "34 rc15357 " "Found entity 34: rc15357" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5479 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "35 swNet15355 " "Found entity 35: swNet15355" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5518 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "36 perm15355 " "Found entity 36: perm15355" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5577 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "37 DirSum_15588 " "Found entity 37: DirSum_15588" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5816 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "38 D24 " "Found entity 38: D24" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5860 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "39 D22 " "Found entity 39: D22" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5894 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "40 codeBlock15360 " "Found entity 40: codeBlock15360" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "41 codeBlock15591 " "Found entity 41: codeBlock15591" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6093 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "42 rc15671 " "Found entity 42: rc15671" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "43 swNet15669 " "Found entity 43: swNet15669" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "44 perm15669 " "Found entity 44: perm15669" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "45 DirSum_15966 " "Found entity 45: DirSum_15966" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6583 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "46 D20 " "Found entity 46: D20" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "47 D18 " "Found entity 47: D18" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "48 codeBlock15674 " "Found entity 48: codeBlock15674" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6729 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "49 codeBlock15969 " "Found entity 49: codeBlock15969" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6892 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "50 rc16049 " "Found entity 50: rc16049" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6965 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "51 swNet16047 " "Found entity 51: swNet16047" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7004 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "52 perm16047 " "Found entity 52: perm16047" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "53 DirSum_16472 " "Found entity 53: DirSum_16472" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "54 D16 " "Found entity 54: D16" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7586 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "55 D14 " "Found entity 55: D14" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7668 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "56 codeBlock16052 " "Found entity 56: codeBlock16052" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7752 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "57 codeBlock16475 " "Found entity 57: codeBlock16475" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "58 rc16555 " "Found entity 58: rc16555" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7988 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "59 swNet16553 " "Found entity 59: swNet16553" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "60 perm16553 " "Found entity 60: perm16553" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "61 DirSum_17234 " "Found entity 61: DirSum_17234" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8885 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "62 D10 " "Found entity 62: D10" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8929 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "63 D12 " "Found entity 63: D12" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9075 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "64 codeBlock16558 " "Found entity 64: codeBlock16558" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "65 codeBlock17237 " "Found entity 65: codeBlock17237" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9386 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "66 rc17317 " "Found entity 66: rc17317" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "67 swNet17315 " "Found entity 67: swNet17315" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9498 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "68 perm17315 " "Found entity 68: perm17315" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9797 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "69 DirSum_18508 " "Found entity 69: DirSum_18508" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10996 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "70 D8 " "Found entity 70: D8" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11040 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "71 D6 " "Found entity 71: D6" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "72 codeBlock17320 " "Found entity 72: codeBlock17320" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11590 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "73 codeBlock18511 " "Found entity 73: codeBlock18511" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "74 rc18591 " "Found entity 74: rc18591" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11826 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "75 swNet18589 " "Found entity 75: swNet18589" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "76 perm18589 " "Found entity 76: perm18589" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "77 DirSum_20805 " "Found entity 77: DirSum_20805" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14643 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "78 D4 " "Found entity 78: D4" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14687 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "79 D2 " "Found entity 79: D2" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "80 codeBlock18593 " "Found entity 80: codeBlock18593" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "81 codeBlock20808 " "Found entity 81: codeBlock20808" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "82 rc20888 " "Found entity 82: rc20888" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15985 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "83 swNet20886 " "Found entity 83: swNet20886" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16024 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "84 perm20886 " "Found entity 84: perm20886" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16579 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "85 multfix " "Found entity 85: multfix" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18801 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "86 addfxp " "Found entity 86: addfxp" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18827 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""} { "Info" "ISGN_ENTITY_NAME" "87 subfxp " "Found entity 87: subfxp" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18849 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786218006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367786218006 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm0_d dft_top.v(1309) " "Verilog HDL Implicit Net warning at dft_top.v(1309): created implicit net for \"tm0_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1309 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786218012 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm0_dd dft_top.v(1310) " "Verilog HDL Implicit Net warning at dft_top.v(1310): created implicit net for \"tm0_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1310 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786218012 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm1_d dft_top.v(3786) " "Verilog HDL Implicit Net warning at dft_top.v(3786): created implicit net for \"tm1_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3786 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786218012 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm1_dd dft_top.v(3787) " "Verilog HDL Implicit Net warning at dft_top.v(3787): created implicit net for \"tm1_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3787 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786218013 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm6_d dft_top.v(4377) " "Verilog HDL Implicit Net warning at dft_top.v(4377): created implicit net for \"tm6_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4377 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786218013 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm6_dd dft_top.v(4378) " "Verilog HDL Implicit Net warning at dft_top.v(4378): created implicit net for \"tm6_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4378 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786218013 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm11_d dft_top.v(4984) " "Verilog HDL Implicit Net warning at dft_top.v(4984): created implicit net for \"tm11_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4984 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786218013 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm11_dd dft_top.v(4985) " "Verilog HDL Implicit Net warning at dft_top.v(4985): created implicit net for \"tm11_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4985 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786218014 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm16_d dft_top.v(5623) " "Verilog HDL Implicit Net warning at dft_top.v(5623): created implicit net for \"tm16_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5623 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786218014 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm16_dd dft_top.v(5624) " "Verilog HDL Implicit Net warning at dft_top.v(5624): created implicit net for \"tm16_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5624 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786218014 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm21_d dft_top.v(6326) " "Verilog HDL Implicit Net warning at dft_top.v(6326): created implicit net for \"tm21_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6326 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786218014 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm21_dd dft_top.v(6327) " "Verilog HDL Implicit Net warning at dft_top.v(6327): created implicit net for \"tm21_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6327 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786218015 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm26_d dft_top.v(7157) " "Verilog HDL Implicit Net warning at dft_top.v(7157): created implicit net for \"tm26_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786218015 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm26_dd dft_top.v(7158) " "Verilog HDL Implicit Net warning at dft_top.v(7158): created implicit net for \"tm26_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786218015 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm31_d dft_top.v(8244) " "Verilog HDL Implicit Net warning at dft_top.v(8244): created implicit net for \"tm31_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786218015 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm31_dd dft_top.v(8245) " "Verilog HDL Implicit Net warning at dft_top.v(8245): created implicit net for \"tm31_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8245 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786218015 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm36_d dft_top.v(9843) " "Verilog HDL Implicit Net warning at dft_top.v(9843): created implicit net for \"tm36_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9843 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786218016 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm36_dd dft_top.v(9844) " "Verilog HDL Implicit Net warning at dft_top.v(9844): created implicit net for \"tm36_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9844 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786218016 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm41_d dft_top.v(12466) " "Verilog HDL Implicit Net warning at dft_top.v(12466): created implicit net for \"tm41_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12466 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786218016 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm41_dd dft_top.v(12467) " "Verilog HDL Implicit Net warning at dft_top.v(12467): created implicit net for \"tm41_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12467 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786218017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm46_d dft_top.v(16625) " "Verilog HDL Implicit Net warning at dft_top.v(16625): created implicit net for \"tm46_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16625 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786218017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm46_dd dft_top.v(16626) " "Verilog HDL Implicit Net warning at dft_top.v(16626): created implicit net for \"tm46_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16626 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786218017 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EISDSPProc " "Elaborating entity \"EISDSPProc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1367786218402 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 EISDSP.v(13) " "Output port \"HEX0\" at EISDSP.v(13) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218406 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 EISDSP.v(14) " "Output port \"HEX1\" at EISDSP.v(14) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218407 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 EISDSP.v(15) " "Output port \"HEX2\" at EISDSP.v(15) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218407 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 EISDSP.v(16) " "Output port \"HEX3\" at EISDSP.v(16) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218407 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG EISDSP.v(18) " "Output port \"LEDG\" at EISDSP.v(18) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218407 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR EISDSP.v(19) " "Output port \"LEDR\" at EISDSP.v(19) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218407 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR EISDSP.v(25) " "Output port \"DRAM_ADDR\" at EISDSP.v(25) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218408 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR EISDSP.v(38) " "Output port \"FL_ADDR\" at EISDSP.v(38) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218408 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR EISDSP.v(45) " "Output port \"SRAM_ADDR\" at EISDSP.v(45) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218408 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R EISDSP.v(70) " "Output port \"VGA_R\" at EISDSP.v(70) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218408 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G EISDSP.v(71) " "Output port \"VGA_G\" at EISDSP.v(71) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218408 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B EISDSP.v(72) " "Output port \"VGA_B\" at EISDSP.v(72) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218408 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD EISDSP.v(21) " "Output port \"UART_TXD\" at EISDSP.v(21) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218409 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM EISDSP.v(26) " "Output port \"DRAM_LDQM\" at EISDSP.v(26) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218409 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM EISDSP.v(27) " "Output port \"DRAM_UDQM\" at EISDSP.v(27) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218409 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N EISDSP.v(28) " "Output port \"DRAM_WE_N\" at EISDSP.v(28) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218409 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N EISDSP.v(29) " "Output port \"DRAM_CAS_N\" at EISDSP.v(29) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218409 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N EISDSP.v(30) " "Output port \"DRAM_RAS_N\" at EISDSP.v(30) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218409 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N EISDSP.v(31) " "Output port \"DRAM_CS_N\" at EISDSP.v(31) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218410 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 EISDSP.v(32) " "Output port \"DRAM_BA_0\" at EISDSP.v(32) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218410 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 EISDSP.v(33) " "Output port \"DRAM_BA_1\" at EISDSP.v(33) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218410 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK EISDSP.v(34) " "Output port \"DRAM_CLK\" at EISDSP.v(34) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218410 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE EISDSP.v(35) " "Output port \"DRAM_CKE\" at EISDSP.v(35) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218410 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N EISDSP.v(39) " "Output port \"FL_WE_N\" at EISDSP.v(39) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218410 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N EISDSP.v(40) " "Output port \"FL_RST_N\" at EISDSP.v(40) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218411 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N EISDSP.v(41) " "Output port \"FL_OE_N\" at EISDSP.v(41) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218411 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N EISDSP.v(42) " "Output port \"FL_CE_N\" at EISDSP.v(42) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218411 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N EISDSP.v(46) " "Output port \"SRAM_UB_N\" at EISDSP.v(46) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218411 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N EISDSP.v(47) " "Output port \"SRAM_LB_N\" at EISDSP.v(47) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218411 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N EISDSP.v(48) " "Output port \"SRAM_WE_N\" at EISDSP.v(48) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218412 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N EISDSP.v(49) " "Output port \"SRAM_CE_N\" at EISDSP.v(49) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218412 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N EISDSP.v(50) " "Output port \"SRAM_OE_N\" at EISDSP.v(50) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218412 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK EISDSP.v(58) " "Output port \"I2C_SCLK\" at EISDSP.v(58) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218412 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO EISDSP.v(66) " "Output port \"TDO\" at EISDSP.v(66) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218412 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS EISDSP.v(68) " "Output port \"VGA_HS\" at EISDSP.v(68) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218412 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS EISDSP.v(69) " "Output port \"VGA_VS\" at EISDSP.v(69) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218412 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_ADCLRCK EISDSP.v(74) " "Output port \"AUD_ADCLRCK\" at EISDSP.v(74) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218413 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACLRCK EISDSP.v(76) " "Output port \"AUD_DACLRCK\" at EISDSP.v(76) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218413 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT EISDSP.v(77) " "Output port \"AUD_DACDAT\" at EISDSP.v(77) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218413 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK EISDSP.v(79) " "Output port \"AUD_XCK\" at EISDSP.v(79) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367786218413 "|EISDSPProc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dft_top dft_top:fft0 " "Elaborating entity \"dft_top\" for hierarchy \"dft_top:fft0\"" {  } { { "../ccorr/EISDSP.v" "fft0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786218437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rc14469 dft_top:fft0\|rc14469:stage0 " "Elaborating entity \"rc14469\" for hierarchy \"dft_top:fft0\|rc14469:stage0\"" {  } { { "dft_top.v" "stage0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786218554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "perm14467 dft_top:fft0\|rc14469:stage0\|perm14467:instPerm22849 " "Elaborating entity \"perm14467\" for hierarchy \"dft_top:fft0\|rc14469:stage0\|perm14467:instPerm22849\"" {  } { { "dft_top.v" "instPerm22849" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786218577 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dft_top.v(1347) " "Verilog HDL assignment warning at dft_top.v(1347): truncated value with size 32 to match size of target (9)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786218592 "|EISDSPProc|dft_top:fft0|rc14469:stage0|perm14467:instPerm22849"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dft_top.v(1374) " "Verilog HDL assignment warning at dft_top.v(1374): truncated value with size 32 to match size of target (9)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786218595 "|EISDSPProc|dft_top:fft0|rc14469:stage0|perm14467:instPerm22849"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dft_top.v(1400) " "Verilog HDL assignment warning at dft_top.v(1400): truncated value with size 32 to match size of target (9)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786218597 "|EISDSPProc|dft_top:fft0|rc14469:stage0|perm14467:instPerm22849"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegFIFO dft_top:fft0\|rc14469:stage0\|perm14467:instPerm22849\|shiftRegFIFO:shiftFIFO_22854 " "Elaborating entity \"shiftRegFIFO\" for hierarchy \"dft_top:fft0\|rc14469:stage0\|perm14467:instPerm22849\|shiftRegFIFO:shiftFIFO_22854\"" {  } { { "dft_top.v" "shiftFIFO_22854" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786219286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegFIFO dft_top:fft0\|rc14469:stage0\|perm14467:instPerm22849\|shiftRegFIFO:shiftFIFO_22855 " "Elaborating entity \"shiftRegFIFO\" for hierarchy \"dft_top:fft0\|rc14469:stage0\|perm14467:instPerm22849\|shiftRegFIFO:shiftFIFO_22855\"" {  } { { "dft_top.v" "shiftFIFO_22855" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786219300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memMod_dist dft_top:fft0\|rc14469:stage0\|perm14467:instPerm22849\|memMod_dist:s1mem0 " "Elaborating entity \"memMod_dist\" for hierarchy \"dft_top:fft0\|rc14469:stage0\|perm14467:instPerm22849\|memMod_dist:s1mem0\"" {  } { { "dft_top.v" "s1mem0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786219311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextReg dft_top:fft0\|rc14469:stage0\|perm14467:instPerm22849\|nextReg:nextReg_22866 " "Elaborating entity \"nextReg\" for hierarchy \"dft_top:fft0\|rc14469:stage0\|perm14467:instPerm22849\|nextReg:nextReg_22866\"" {  } { { "dft_top.v" "nextReg_22866" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786219425 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dft_top.v(3561) " "Verilog HDL assignment warning at dft_top.v(3561): truncated value with size 32 to match size of target (1)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786219427 "|EISDSPProc|dft_top:fft0|rc14469:stage0|perm14467:instPerm22849|nextReg:nextReg_22866"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dft_top.v(3577) " "Verilog HDL assignment warning at dft_top.v(3577): truncated value with size 32 to match size of target (10)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786219428 "|EISDSPProc|dft_top:fft0|rc14469:stage0|perm14467:instPerm22849|nextReg:nextReg_22866"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegFIFO dft_top:fft0\|rc14469:stage0\|perm14467:instPerm22849\|shiftRegFIFO:shiftFIFO_22867 " "Elaborating entity \"shiftRegFIFO\" for hierarchy \"dft_top:fft0\|rc14469:stage0\|perm14467:instPerm22849\|shiftRegFIFO:shiftFIFO_22867\"" {  } { { "dft_top.v" "shiftFIFO_22867" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786219440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextReg dft_top:fft0\|rc14469:stage0\|perm14467:instPerm22849\|nextReg:nextReg_22870 " "Elaborating entity \"nextReg\" for hierarchy \"dft_top:fft0\|rc14469:stage0\|perm14467:instPerm22849\|nextReg:nextReg_22870\"" {  } { { "dft_top.v" "nextReg_22870" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786219451 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dft_top.v(3561) " "Verilog HDL assignment warning at dft_top.v(3561): truncated value with size 32 to match size of target (1)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786219452 "|EISDSPProc|dft_top:fft0|rc14469:stage0|perm14467:instPerm22849|nextReg:nextReg_22870"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dft_top.v(3577) " "Verilog HDL assignment warning at dft_top.v(3577): truncated value with size 32 to match size of target (10)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786219453 "|EISDSPProc|dft_top:fft0|rc14469:stage0|perm14467:instPerm22849|nextReg:nextReg_22870"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegFIFO dft_top:fft0\|rc14469:stage0\|perm14467:instPerm22849\|shiftRegFIFO:shiftFIFO_22874 " "Elaborating entity \"shiftRegFIFO\" for hierarchy \"dft_top:fft0\|rc14469:stage0\|perm14467:instPerm22849\|shiftRegFIFO:shiftFIFO_22874\"" {  } { { "dft_top.v" "shiftFIFO_22874" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786219469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegFIFO dft_top:fft0\|rc14469:stage0\|perm14467:instPerm22849\|shiftRegFIFO:shiftFIFO_22882 " "Elaborating entity \"shiftRegFIFO\" for hierarchy \"dft_top:fft0\|rc14469:stage0\|perm14467:instPerm22849\|shiftRegFIFO:shiftFIFO_22882\"" {  } { { "dft_top.v" "shiftFIFO_22882" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786219678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swNet14467 dft_top:fft0\|rc14469:stage0\|perm14467:instPerm22849\|swNet14467:sw " "Elaborating entity \"swNet14467\" for hierarchy \"dft_top:fft0\|rc14469:stage0\|perm14467:instPerm22849\|swNet14467:sw\"" {  } { { "dft_top.v" "sw" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786219694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeBlock14471 dft_top:fft0\|codeBlock14471:stage1 " "Elaborating entity \"codeBlock14471\" for hierarchy \"dft_top:fft0\|codeBlock14471:stage1\"" {  } { { "dft_top.v" "stage1" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786219734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addfxp dft_top:fft0\|codeBlock14471:stage1\|addfxp:add14483 " "Elaborating entity \"addfxp\" for hierarchy \"dft_top:fft0\|codeBlock14471:stage1\|addfxp:add14483\"" {  } { { "dft_top.v" "add14483" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786219761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subfxp dft_top:fft0\|codeBlock14471:stage1\|subfxp:sub14512 " "Elaborating entity \"subfxp\" for hierarchy \"dft_top:fft0\|codeBlock14471:stage1\|subfxp:sub14512\"" {  } { { "dft_top.v" "sub14512" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786219776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rc14551 dft_top:fft0\|rc14551:stage2 " "Elaborating entity \"rc14551\" for hierarchy \"dft_top:fft0\|rc14551:stage2\"" {  } { { "dft_top.v" "stage2" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786219793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "perm14549 dft_top:fft0\|rc14551:stage2\|perm14549:instPerm22890 " "Elaborating entity \"perm14549\" for hierarchy \"dft_top:fft0\|rc14551:stage2\|perm14549:instPerm22890\"" {  } { { "dft_top.v" "instPerm22890" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786219817 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dft_top.v(3824) " "Verilog HDL assignment warning at dft_top.v(3824): truncated value with size 32 to match size of target (1)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786219823 "|EISDSPProc|dft_top:fft0|rc14551:stage2|perm14549:instPerm22890"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dft_top.v(3851) " "Verilog HDL assignment warning at dft_top.v(3851): truncated value with size 32 to match size of target (1)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786219824 "|EISDSPProc|dft_top:fft0|rc14551:stage2|perm14549:instPerm22890"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dft_top.v(3877) " "Verilog HDL assignment warning at dft_top.v(3877): truncated value with size 32 to match size of target (1)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786219826 "|EISDSPProc|dft_top:fft0|rc14551:stage2|perm14549:instPerm22890"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memMod_dist dft_top:fft0\|rc14551:stage2\|perm14549:instPerm22890\|memMod_dist:s1mem0 " "Elaborating entity \"memMod_dist\" for hierarchy \"dft_top:fft0\|rc14551:stage2\|perm14549:instPerm22890\|memMod_dist:s1mem0\"" {  } { { "dft_top.v" "s1mem0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786219854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegFIFO dft_top:fft0\|rc14551:stage2\|perm14549:instPerm22890\|shiftRegFIFO:shiftFIFO_22907 " "Elaborating entity \"shiftRegFIFO\" for hierarchy \"dft_top:fft0\|rc14551:stage2\|perm14549:instPerm22890\|shiftRegFIFO:shiftFIFO_22907\"" {  } { { "dft_top.v" "shiftFIFO_22907" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786219880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swNet14549 dft_top:fft0\|rc14551:stage2\|perm14549:instPerm22890\|swNet14549:sw " "Elaborating entity \"swNet14549\" for hierarchy \"dft_top:fft0\|rc14551:stage2\|perm14549:instPerm22890\|swNet14549:sw\"" {  } { { "dft_top.v" "sw" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786219905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DirSum_14726 dft_top:fft0\|DirSum_14726:stage3 " "Elaborating entity \"DirSum_14726\" for hierarchy \"dft_top:fft0\|DirSum_14726:stage3\"" {  } { { "dft_top.v" "stage3" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786219935 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dft_top.v(3954) " "Verilog HDL assignment warning at dft_top.v(3954): truncated value with size 32 to match size of target (1)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786219937 "|EISDSPProc|dft_top:fft0|DirSum_14726:stage3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeBlock14554 dft_top:fft0\|DirSum_14726:stage3\|codeBlock14554:codeBlockIsnt22920 " "Elaborating entity \"codeBlock14554\" for hierarchy \"dft_top:fft0\|DirSum_14726:stage3\|codeBlock14554:codeBlockIsnt22920\"" {  } { { "dft_top.v" "codeBlockIsnt22920" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786219952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegFIFO dft_top:fft0\|DirSum_14726:stage3\|codeBlock14554:codeBlockIsnt22920\|shiftRegFIFO:shiftFIFO_22923 " "Elaborating entity \"shiftRegFIFO\" for hierarchy \"dft_top:fft0\|DirSum_14726:stage3\|codeBlock14554:codeBlockIsnt22920\|shiftRegFIFO:shiftFIFO_22923\"" {  } { { "dft_top.v" "shiftFIFO_22923" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D36 dft_top:fft0\|DirSum_14726:stage3\|codeBlock14554:codeBlockIsnt22920\|D36:instD36inst0 " "Elaborating entity \"D36\" for hierarchy \"dft_top:fft0\|DirSum_14726:stage3\|codeBlock14554:codeBlockIsnt22920\|D36:instD36inst0\"" {  } { { "dft_top.v" "instD36inst0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D34 dft_top:fft0\|DirSum_14726:stage3\|codeBlock14554:codeBlockIsnt22920\|D34:instD34inst0 " "Elaborating entity \"D34\" for hierarchy \"dft_top:fft0\|DirSum_14726:stage3\|codeBlock14554:codeBlockIsnt22920\|D34:instD34inst0\"" {  } { { "dft_top.v" "instD34inst0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multfix dft_top:fft0\|DirSum_14726:stage3\|codeBlock14554:codeBlockIsnt22920\|multfix:m14652 " "Elaborating entity \"multfix\" for hierarchy \"dft_top:fft0\|DirSum_14726:stage3\|codeBlock14554:codeBlockIsnt22920\|multfix:m14652\"" {  } { { "dft_top.v" "m14652" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeBlock14729 dft_top:fft0\|codeBlock14729:stage4 " "Elaborating entity \"codeBlock14729\" for hierarchy \"dft_top:fft0\|codeBlock14729:stage4\"" {  } { { "dft_top.v" "stage4" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rc14809 dft_top:fft0\|rc14809:stage5 " "Elaborating entity \"rc14809\" for hierarchy \"dft_top:fft0\|rc14809:stage5\"" {  } { { "dft_top.v" "stage5" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "perm14807 dft_top:fft0\|rc14809:stage5\|perm14807:instPerm22927 " "Elaborating entity \"perm14807\" for hierarchy \"dft_top:fft0\|rc14809:stage5\|perm14807:instPerm22927\"" {  } { { "dft_top.v" "instPerm22927" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220210 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 dft_top.v(4415) " "Verilog HDL assignment warning at dft_top.v(4415): truncated value with size 32 to match size of target (2)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786220217 "|EISDSPProc|dft_top:fft0|rc14809:stage5|perm14807:instPerm22927"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 dft_top.v(4442) " "Verilog HDL assignment warning at dft_top.v(4442): truncated value with size 32 to match size of target (2)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786220219 "|EISDSPProc|dft_top:fft0|rc14809:stage5|perm14807:instPerm22927"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 dft_top.v(4468) " "Verilog HDL assignment warning at dft_top.v(4468): truncated value with size 32 to match size of target (2)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786220221 "|EISDSPProc|dft_top:fft0|rc14809:stage5|perm14807:instPerm22927"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memMod_dist dft_top:fft0\|rc14809:stage5\|perm14807:instPerm22927\|memMod_dist:s1mem0 " "Elaborating entity \"memMod_dist\" for hierarchy \"dft_top:fft0\|rc14809:stage5\|perm14807:instPerm22927\|memMod_dist:s1mem0\"" {  } { { "dft_top.v" "s1mem0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegFIFO dft_top:fft0\|rc14809:stage5\|perm14807:instPerm22927\|shiftRegFIFO:shiftFIFO_22956 " "Elaborating entity \"shiftRegFIFO\" for hierarchy \"dft_top:fft0\|rc14809:stage5\|perm14807:instPerm22927\|shiftRegFIFO:shiftFIFO_22956\"" {  } { { "dft_top.v" "shiftFIFO_22956" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swNet14807 dft_top:fft0\|rc14809:stage5\|perm14807:instPerm22927\|swNet14807:sw " "Elaborating entity \"swNet14807\" for hierarchy \"dft_top:fft0\|rc14809:stage5\|perm14807:instPerm22927\|swNet14807:sw\"" {  } { { "dft_top.v" "sw" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DirSum_14992 dft_top:fft0\|DirSum_14992:stage6 " "Elaborating entity \"DirSum_14992\" for hierarchy \"dft_top:fft0\|DirSum_14992:stage6\"" {  } { { "dft_top.v" "stage6" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 dft_top.v(4553) " "Verilog HDL assignment warning at dft_top.v(4553): truncated value with size 32 to match size of target (2)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786220331 "|EISDSPProc|dft_top:fft0|DirSum_14992:stage6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeBlock14812 dft_top:fft0\|DirSum_14992:stage6\|codeBlock14812:codeBlockIsnt22957 " "Elaborating entity \"codeBlock14812\" for hierarchy \"dft_top:fft0\|DirSum_14992:stage6\|codeBlock14812:codeBlockIsnt22957\"" {  } { { "dft_top.v" "codeBlockIsnt22957" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D32 dft_top:fft0\|DirSum_14992:stage6\|codeBlock14812:codeBlockIsnt22957\|D32:instD32inst0 " "Elaborating entity \"D32\" for hierarchy \"dft_top:fft0\|DirSum_14992:stage6\|codeBlock14812:codeBlockIsnt22957\|D32:instD32inst0\"" {  } { { "dft_top.v" "instD32inst0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D30 dft_top:fft0\|DirSum_14992:stage6\|codeBlock14812:codeBlockIsnt22957\|D30:instD30inst0 " "Elaborating entity \"D30\" for hierarchy \"dft_top:fft0\|DirSum_14992:stage6\|codeBlock14812:codeBlockIsnt22957\|D30:instD30inst0\"" {  } { { "dft_top.v" "instD30inst0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeBlock14995 dft_top:fft0\|codeBlock14995:stage7 " "Elaborating entity \"codeBlock14995\" for hierarchy \"dft_top:fft0\|codeBlock14995:stage7\"" {  } { { "dft_top.v" "stage7" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rc15075 dft_top:fft0\|rc15075:stage8 " "Elaborating entity \"rc15075\" for hierarchy \"dft_top:fft0\|rc15075:stage8\"" {  } { { "dft_top.v" "stage8" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "perm15073 dft_top:fft0\|rc15075:stage8\|perm15073:instPerm22964 " "Elaborating entity \"perm15073\" for hierarchy \"dft_top:fft0\|rc15075:stage8\|perm15073:instPerm22964\"" {  } { { "dft_top.v" "instPerm22964" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220557 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dft_top.v(5022) " "Verilog HDL assignment warning at dft_top.v(5022): truncated value with size 32 to match size of target (3)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786220563 "|EISDSPProc|dft_top:fft0|rc15075:stage8|perm15073:instPerm22964"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dft_top.v(5049) " "Verilog HDL assignment warning at dft_top.v(5049): truncated value with size 32 to match size of target (3)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786220565 "|EISDSPProc|dft_top:fft0|rc15075:stage8|perm15073:instPerm22964"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dft_top.v(5075) " "Verilog HDL assignment warning at dft_top.v(5075): truncated value with size 32 to match size of target (3)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786220567 "|EISDSPProc|dft_top:fft0|rc15075:stage8|perm15073:instPerm22964"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memMod_dist dft_top:fft0\|rc15075:stage8\|perm15073:instPerm22964\|memMod_dist:s1mem0 " "Elaborating entity \"memMod_dist\" for hierarchy \"dft_top:fft0\|rc15075:stage8\|perm15073:instPerm22964\|memMod_dist:s1mem0\"" {  } { { "dft_top.v" "s1mem0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegFIFO dft_top:fft0\|rc15075:stage8\|perm15073:instPerm22964\|shiftRegFIFO:shiftFIFO_22979 " "Elaborating entity \"shiftRegFIFO\" for hierarchy \"dft_top:fft0\|rc15075:stage8\|perm15073:instPerm22964\|shiftRegFIFO:shiftFIFO_22979\"" {  } { { "dft_top.v" "shiftFIFO_22979" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegFIFO dft_top:fft0\|rc15075:stage8\|perm15073:instPerm22964\|shiftRegFIFO:shiftFIFO_22981 " "Elaborating entity \"shiftRegFIFO\" for hierarchy \"dft_top:fft0\|rc15075:stage8\|perm15073:instPerm22964\|shiftRegFIFO:shiftFIFO_22981\"" {  } { { "dft_top.v" "shiftFIFO_22981" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegFIFO dft_top:fft0\|rc15075:stage8\|perm15073:instPerm22964\|shiftRegFIFO:shiftFIFO_22993 " "Elaborating entity \"shiftRegFIFO\" for hierarchy \"dft_top:fft0\|rc15075:stage8\|perm15073:instPerm22964\|shiftRegFIFO:shiftFIFO_22993\"" {  } { { "dft_top.v" "shiftFIFO_22993" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swNet15073 dft_top:fft0\|rc15075:stage8\|perm15073:instPerm22964\|swNet15073:sw " "Elaborating entity \"swNet15073\" for hierarchy \"dft_top:fft0\|rc15075:stage8\|perm15073:instPerm22964\|swNet15073:sw\"" {  } { { "dft_top.v" "sw" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DirSum_15274 dft_top:fft0\|DirSum_15274:stage9 " "Elaborating entity \"DirSum_15274\" for hierarchy \"dft_top:fft0\|DirSum_15274:stage9\"" {  } { { "dft_top.v" "stage9" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220711 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dft_top.v(5176) " "Verilog HDL assignment warning at dft_top.v(5176): truncated value with size 32 to match size of target (3)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786220714 "|EISDSPProc|dft_top:fft0|DirSum_15274:stage9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeBlock15078 dft_top:fft0\|DirSum_15274:stage9\|codeBlock15078:codeBlockIsnt22994 " "Elaborating entity \"codeBlock15078\" for hierarchy \"dft_top:fft0\|DirSum_15274:stage9\|codeBlock15078:codeBlockIsnt22994\"" {  } { { "dft_top.v" "codeBlockIsnt22994" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D28 dft_top:fft0\|DirSum_15274:stage9\|codeBlock15078:codeBlockIsnt22994\|D28:instD28inst0 " "Elaborating entity \"D28\" for hierarchy \"dft_top:fft0\|DirSum_15274:stage9\|codeBlock15078:codeBlockIsnt22994\|D28:instD28inst0\"" {  } { { "dft_top.v" "instD28inst0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D26 dft_top:fft0\|DirSum_15274:stage9\|codeBlock15078:codeBlockIsnt22994\|D26:instD26inst0 " "Elaborating entity \"D26\" for hierarchy \"dft_top:fft0\|DirSum_15274:stage9\|codeBlock15078:codeBlockIsnt22994\|D26:instD26inst0\"" {  } { { "dft_top.v" "instD26inst0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeBlock15277 dft_top:fft0\|codeBlock15277:stage10 " "Elaborating entity \"codeBlock15277\" for hierarchy \"dft_top:fft0\|codeBlock15277:stage10\"" {  } { { "dft_top.v" "stage10" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rc15357 dft_top:fft0\|rc15357:stage11 " "Elaborating entity \"rc15357\" for hierarchy \"dft_top:fft0\|rc15357:stage11\"" {  } { { "dft_top.v" "stage11" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "perm15355 dft_top:fft0\|rc15357:stage11\|perm15355:instPerm23001 " "Elaborating entity \"perm15355\" for hierarchy \"dft_top:fft0\|rc15357:stage11\|perm15355:instPerm23001\"" {  } { { "dft_top.v" "instPerm23001" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786220953 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dft_top.v(5661) " "Verilog HDL assignment warning at dft_top.v(5661): truncated value with size 32 to match size of target (4)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786220959 "|EISDSPProc|dft_top:fft0|rc15357:stage11|perm15355:instPerm23001"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dft_top.v(5688) " "Verilog HDL assignment warning at dft_top.v(5688): truncated value with size 32 to match size of target (4)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786220961 "|EISDSPProc|dft_top:fft0|rc15357:stage11|perm15355:instPerm23001"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dft_top.v(5714) " "Verilog HDL assignment warning at dft_top.v(5714): truncated value with size 32 to match size of target (4)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786220962 "|EISDSPProc|dft_top:fft0|rc15357:stage11|perm15355:instPerm23001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memMod_dist dft_top:fft0\|rc15357:stage11\|perm15355:instPerm23001\|memMod_dist:s1mem0 " "Elaborating entity \"memMod_dist\" for hierarchy \"dft_top:fft0\|rc15357:stage11\|perm15355:instPerm23001\|memMod_dist:s1mem0\"" {  } { { "dft_top.v" "s1mem0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextReg dft_top:fft0\|rc15357:stage11\|perm15355:instPerm23001\|nextReg:nextReg_23018 " "Elaborating entity \"nextReg\" for hierarchy \"dft_top:fft0\|rc15357:stage11\|perm15355:instPerm23001\|nextReg:nextReg_23018\"" {  } { { "dft_top.v" "nextReg_23018" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221027 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dft_top.v(3561) " "Verilog HDL assignment warning at dft_top.v(3561): truncated value with size 32 to match size of target (1)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786221028 "|EISDSPProc|dft_top:fft0|rc15357:stage11|perm15355:instPerm23001|nextReg:nextReg_23018"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dft_top.v(3577) " "Verilog HDL assignment warning at dft_top.v(3577): truncated value with size 32 to match size of target (5)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786221030 "|EISDSPProc|dft_top:fft0|rc15357:stage11|perm15355:instPerm23001|nextReg:nextReg_23018"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextReg dft_top:fft0\|rc15357:stage11\|perm15355:instPerm23001\|nextReg:nextReg_23022 " "Elaborating entity \"nextReg\" for hierarchy \"dft_top:fft0\|rc15357:stage11\|perm15355:instPerm23001\|nextReg:nextReg_23022\"" {  } { { "dft_top.v" "nextReg_23022" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dft_top.v(3561) " "Verilog HDL assignment warning at dft_top.v(3561): truncated value with size 32 to match size of target (1)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786221043 "|EISDSPProc|dft_top:fft0|rc15357:stage11|perm15355:instPerm23001|nextReg:nextReg_23022"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dft_top.v(3577) " "Verilog HDL assignment warning at dft_top.v(3577): truncated value with size 32 to match size of target (5)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786221044 "|EISDSPProc|dft_top:fft0|rc15357:stage11|perm15355:instPerm23001|nextReg:nextReg_23022"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegFIFO dft_top:fft0\|rc15357:stage11\|perm15355:instPerm23001\|shiftRegFIFO:shiftFIFO_23026 " "Elaborating entity \"shiftRegFIFO\" for hierarchy \"dft_top:fft0\|rc15357:stage11\|perm15355:instPerm23001\|shiftRegFIFO:shiftFIFO_23026\"" {  } { { "dft_top.v" "shiftFIFO_23026" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegFIFO dft_top:fft0\|rc15357:stage11\|perm15355:instPerm23001\|shiftRegFIFO:shiftFIFO_23034 " "Elaborating entity \"shiftRegFIFO\" for hierarchy \"dft_top:fft0\|rc15357:stage11\|perm15355:instPerm23001\|shiftRegFIFO:shiftFIFO_23034\"" {  } { { "dft_top.v" "shiftFIFO_23034" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swNet15355 dft_top:fft0\|rc15357:stage11\|perm15355:instPerm23001\|swNet15355:sw " "Elaborating entity \"swNet15355\" for hierarchy \"dft_top:fft0\|rc15357:stage11\|perm15355:instPerm23001\|swNet15355:sw\"" {  } { { "dft_top.v" "sw" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DirSum_15588 dft_top:fft0\|DirSum_15588:stage12 " "Elaborating entity \"DirSum_15588\" for hierarchy \"dft_top:fft0\|DirSum_15588:stage12\"" {  } { { "dft_top.v" "stage12" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221120 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dft_top.v(5847) " "Verilog HDL assignment warning at dft_top.v(5847): truncated value with size 32 to match size of target (4)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786221122 "|EISDSPProc|dft_top:fft0|DirSum_15588:stage12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeBlock15360 dft_top:fft0\|DirSum_15588:stage12\|codeBlock15360:codeBlockIsnt23039 " "Elaborating entity \"codeBlock15360\" for hierarchy \"dft_top:fft0\|DirSum_15588:stage12\|codeBlock15360:codeBlockIsnt23039\"" {  } { { "dft_top.v" "codeBlockIsnt23039" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D24 dft_top:fft0\|DirSum_15588:stage12\|codeBlock15360:codeBlockIsnt23039\|D24:instD24inst0 " "Elaborating entity \"D24\" for hierarchy \"dft_top:fft0\|DirSum_15588:stage12\|codeBlock15360:codeBlockIsnt23039\|D24:instD24inst0\"" {  } { { "dft_top.v" "instD24inst0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D22 dft_top:fft0\|DirSum_15588:stage12\|codeBlock15360:codeBlockIsnt23039\|D22:instD22inst0 " "Elaborating entity \"D22\" for hierarchy \"dft_top:fft0\|DirSum_15588:stage12\|codeBlock15360:codeBlockIsnt23039\|D22:instD22inst0\"" {  } { { "dft_top.v" "instD22inst0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeBlock15591 dft_top:fft0\|codeBlock15591:stage13 " "Elaborating entity \"codeBlock15591\" for hierarchy \"dft_top:fft0\|codeBlock15591:stage13\"" {  } { { "dft_top.v" "stage13" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rc15671 dft_top:fft0\|rc15671:stage14 " "Elaborating entity \"rc15671\" for hierarchy \"dft_top:fft0\|rc15671:stage14\"" {  } { { "dft_top.v" "stage14" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "perm15669 dft_top:fft0\|rc15671:stage14\|perm15669:instPerm23046 " "Elaborating entity \"perm15669\" for hierarchy \"dft_top:fft0\|rc15671:stage14\|perm15669:instPerm23046\"" {  } { { "dft_top.v" "instPerm23046" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221352 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dft_top.v(6364) " "Verilog HDL assignment warning at dft_top.v(6364): truncated value with size 32 to match size of target (5)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786221359 "|EISDSPProc|dft_top:fft0|rc15671:stage14|perm15669:instPerm23046"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dft_top.v(6391) " "Verilog HDL assignment warning at dft_top.v(6391): truncated value with size 32 to match size of target (5)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786221361 "|EISDSPProc|dft_top:fft0|rc15671:stage14|perm15669:instPerm23046"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dft_top.v(6417) " "Verilog HDL assignment warning at dft_top.v(6417): truncated value with size 32 to match size of target (5)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786221363 "|EISDSPProc|dft_top:fft0|rc15671:stage14|perm15669:instPerm23046"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memMod_dist dft_top:fft0\|rc15671:stage14\|perm15669:instPerm23046\|memMod_dist:s1mem0 " "Elaborating entity \"memMod_dist\" for hierarchy \"dft_top:fft0\|rc15671:stage14\|perm15669:instPerm23046\|memMod_dist:s1mem0\"" {  } { { "dft_top.v" "s1mem0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextReg dft_top:fft0\|rc15671:stage14\|perm15669:instPerm23046\|nextReg:nextReg_23063 " "Elaborating entity \"nextReg\" for hierarchy \"dft_top:fft0\|rc15671:stage14\|perm15669:instPerm23046\|nextReg:nextReg_23063\"" {  } { { "dft_top.v" "nextReg_23063" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221475 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dft_top.v(3561) " "Verilog HDL assignment warning at dft_top.v(3561): truncated value with size 32 to match size of target (1)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786221476 "|EISDSPProc|dft_top:fft0|rc15671:stage14|perm15669:instPerm23046|nextReg:nextReg_23063"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dft_top.v(3577) " "Verilog HDL assignment warning at dft_top.v(3577): truncated value with size 32 to match size of target (6)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786221479 "|EISDSPProc|dft_top:fft0|rc15671:stage14|perm15669:instPerm23046|nextReg:nextReg_23063"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextReg dft_top:fft0\|rc15671:stage14\|perm15669:instPerm23046\|nextReg:nextReg_23067 " "Elaborating entity \"nextReg\" for hierarchy \"dft_top:fft0\|rc15671:stage14\|perm15669:instPerm23046\|nextReg:nextReg_23067\"" {  } { { "dft_top.v" "nextReg_23067" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221501 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dft_top.v(3561) " "Verilog HDL assignment warning at dft_top.v(3561): truncated value with size 32 to match size of target (1)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786221502 "|EISDSPProc|dft_top:fft0|rc15671:stage14|perm15669:instPerm23046|nextReg:nextReg_23067"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dft_top.v(3577) " "Verilog HDL assignment warning at dft_top.v(3577): truncated value with size 32 to match size of target (6)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786221504 "|EISDSPProc|dft_top:fft0|rc15671:stage14|perm15669:instPerm23046|nextReg:nextReg_23067"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegFIFO dft_top:fft0\|rc15671:stage14\|perm15669:instPerm23046\|shiftRegFIFO:shiftFIFO_23071 " "Elaborating entity \"shiftRegFIFO\" for hierarchy \"dft_top:fft0\|rc15671:stage14\|perm15669:instPerm23046\|shiftRegFIFO:shiftFIFO_23071\"" {  } { { "dft_top.v" "shiftFIFO_23071" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegFIFO dft_top:fft0\|rc15671:stage14\|perm15669:instPerm23046\|shiftRegFIFO:shiftFIFO_23079 " "Elaborating entity \"shiftRegFIFO\" for hierarchy \"dft_top:fft0\|rc15671:stage14\|perm15669:instPerm23046\|shiftRegFIFO:shiftFIFO_23079\"" {  } { { "dft_top.v" "shiftFIFO_23079" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swNet15669 dft_top:fft0\|rc15671:stage14\|perm15669:instPerm23046\|swNet15669:sw " "Elaborating entity \"swNet15669\" for hierarchy \"dft_top:fft0\|rc15671:stage14\|perm15669:instPerm23046\|swNet15669:sw\"" {  } { { "dft_top.v" "sw" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DirSum_15966 dft_top:fft0\|DirSum_15966:stage15 " "Elaborating entity \"DirSum_15966\" for hierarchy \"dft_top:fft0\|DirSum_15966:stage15\"" {  } { { "dft_top.v" "stage15" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221593 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dft_top.v(6614) " "Verilog HDL assignment warning at dft_top.v(6614): truncated value with size 32 to match size of target (5)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786221594 "|EISDSPProc|dft_top:fft0|DirSum_15966:stage15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeBlock15674 dft_top:fft0\|DirSum_15966:stage15\|codeBlock15674:codeBlockIsnt23084 " "Elaborating entity \"codeBlock15674\" for hierarchy \"dft_top:fft0\|DirSum_15966:stage15\|codeBlock15674:codeBlockIsnt23084\"" {  } { { "dft_top.v" "codeBlockIsnt23084" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D20 dft_top:fft0\|DirSum_15966:stage15\|codeBlock15674:codeBlockIsnt23084\|D20:instD20inst0 " "Elaborating entity \"D20\" for hierarchy \"dft_top:fft0\|DirSum_15966:stage15\|codeBlock15674:codeBlockIsnt23084\|D20:instD20inst0\"" {  } { { "dft_top.v" "instD20inst0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D18 dft_top:fft0\|DirSum_15966:stage15\|codeBlock15674:codeBlockIsnt23084\|D18:instD18inst0 " "Elaborating entity \"D18\" for hierarchy \"dft_top:fft0\|DirSum_15966:stage15\|codeBlock15674:codeBlockIsnt23084\|D18:instD18inst0\"" {  } { { "dft_top.v" "instD18inst0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeBlock15969 dft_top:fft0\|codeBlock15969:stage16 " "Elaborating entity \"codeBlock15969\" for hierarchy \"dft_top:fft0\|codeBlock15969:stage16\"" {  } { { "dft_top.v" "stage16" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rc16049 dft_top:fft0\|rc16049:stage17 " "Elaborating entity \"rc16049\" for hierarchy \"dft_top:fft0\|rc16049:stage17\"" {  } { { "dft_top.v" "stage17" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "perm16047 dft_top:fft0\|rc16049:stage17\|perm16047:instPerm23091 " "Elaborating entity \"perm16047\" for hierarchy \"dft_top:fft0\|rc16049:stage17\|perm16047:instPerm23091\"" {  } { { "dft_top.v" "instPerm23091" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221839 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dft_top.v(7195) " "Verilog HDL assignment warning at dft_top.v(7195): truncated value with size 32 to match size of target (6)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786221846 "|EISDSPProc|dft_top:fft0|rc16049:stage17|perm16047:instPerm23091"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dft_top.v(7222) " "Verilog HDL assignment warning at dft_top.v(7222): truncated value with size 32 to match size of target (6)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786221848 "|EISDSPProc|dft_top:fft0|rc16049:stage17|perm16047:instPerm23091"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dft_top.v(7248) " "Verilog HDL assignment warning at dft_top.v(7248): truncated value with size 32 to match size of target (6)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786221850 "|EISDSPProc|dft_top:fft0|rc16049:stage17|perm16047:instPerm23091"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memMod_dist dft_top:fft0\|rc16049:stage17\|perm16047:instPerm23091\|memMod_dist:s1mem0 " "Elaborating entity \"memMod_dist\" for hierarchy \"dft_top:fft0\|rc16049:stage17\|perm16047:instPerm23091\|memMod_dist:s1mem0\"" {  } { { "dft_top.v" "s1mem0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextReg dft_top:fft0\|rc16049:stage17\|perm16047:instPerm23091\|nextReg:nextReg_23108 " "Elaborating entity \"nextReg\" for hierarchy \"dft_top:fft0\|rc16049:stage17\|perm16047:instPerm23091\|nextReg:nextReg_23108\"" {  } { { "dft_top.v" "nextReg_23108" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221954 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dft_top.v(3561) " "Verilog HDL assignment warning at dft_top.v(3561): truncated value with size 32 to match size of target (1)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786221955 "|EISDSPProc|dft_top:fft0|rc16049:stage17|perm16047:instPerm23091|nextReg:nextReg_23108"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dft_top.v(3577) " "Verilog HDL assignment warning at dft_top.v(3577): truncated value with size 32 to match size of target (7)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786221956 "|EISDSPProc|dft_top:fft0|rc16049:stage17|perm16047:instPerm23091|nextReg:nextReg_23108"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextReg dft_top:fft0\|rc16049:stage17\|perm16047:instPerm23091\|nextReg:nextReg_23112 " "Elaborating entity \"nextReg\" for hierarchy \"dft_top:fft0\|rc16049:stage17\|perm16047:instPerm23091\|nextReg:nextReg_23112\"" {  } { { "dft_top.v" "nextReg_23112" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221971 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dft_top.v(3561) " "Verilog HDL assignment warning at dft_top.v(3561): truncated value with size 32 to match size of target (1)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786221973 "|EISDSPProc|dft_top:fft0|rc16049:stage17|perm16047:instPerm23091|nextReg:nextReg_23112"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dft_top.v(3577) " "Verilog HDL assignment warning at dft_top.v(3577): truncated value with size 32 to match size of target (7)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786221975 "|EISDSPProc|dft_top:fft0|rc16049:stage17|perm16047:instPerm23091|nextReg:nextReg_23112"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegFIFO dft_top:fft0\|rc16049:stage17\|perm16047:instPerm23091\|shiftRegFIFO:shiftFIFO_23116 " "Elaborating entity \"shiftRegFIFO\" for hierarchy \"dft_top:fft0\|rc16049:stage17\|perm16047:instPerm23091\|shiftRegFIFO:shiftFIFO_23116\"" {  } { { "dft_top.v" "shiftFIFO_23116" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786221992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegFIFO dft_top:fft0\|rc16049:stage17\|perm16047:instPerm23091\|shiftRegFIFO:shiftFIFO_23124 " "Elaborating entity \"shiftRegFIFO\" for hierarchy \"dft_top:fft0\|rc16049:stage17\|perm16047:instPerm23091\|shiftRegFIFO:shiftFIFO_23124\"" {  } { { "dft_top.v" "shiftFIFO_23124" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786222034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swNet16047 dft_top:fft0\|rc16049:stage17\|perm16047:instPerm23091\|swNet16047:sw " "Elaborating entity \"swNet16047\" for hierarchy \"dft_top:fft0\|rc16049:stage17\|perm16047:instPerm23091\|swNet16047:sw\"" {  } { { "dft_top.v" "sw" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786222050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DirSum_16472 dft_top:fft0\|DirSum_16472:stage18 " "Elaborating entity \"DirSum_16472\" for hierarchy \"dft_top:fft0\|DirSum_16472:stage18\"" {  } { { "dft_top.v" "stage18" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786222080 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dft_top.v(7573) " "Verilog HDL assignment warning at dft_top.v(7573): truncated value with size 32 to match size of target (6)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786222082 "|EISDSPProc|dft_top:fft0|DirSum_16472:stage18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeBlock16052 dft_top:fft0\|DirSum_16472:stage18\|codeBlock16052:codeBlockIsnt23129 " "Elaborating entity \"codeBlock16052\" for hierarchy \"dft_top:fft0\|DirSum_16472:stage18\|codeBlock16052:codeBlockIsnt23129\"" {  } { { "dft_top.v" "codeBlockIsnt23129" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786222099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D16 dft_top:fft0\|DirSum_16472:stage18\|codeBlock16052:codeBlockIsnt23129\|D16:instD16inst0 " "Elaborating entity \"D16\" for hierarchy \"dft_top:fft0\|DirSum_16472:stage18\|codeBlock16052:codeBlockIsnt23129\|D16:instD16inst0\"" {  } { { "dft_top.v" "instD16inst0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786222215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D14 dft_top:fft0\|DirSum_16472:stage18\|codeBlock16052:codeBlockIsnt23129\|D14:instD14inst0 " "Elaborating entity \"D14\" for hierarchy \"dft_top:fft0\|DirSum_16472:stage18\|codeBlock16052:codeBlockIsnt23129\|D14:instD14inst0\"" {  } { { "dft_top.v" "instD14inst0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786222247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeBlock16475 dft_top:fft0\|codeBlock16475:stage19 " "Elaborating entity \"codeBlock16475\" for hierarchy \"dft_top:fft0\|codeBlock16475:stage19\"" {  } { { "dft_top.v" "stage19" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786222292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rc16555 dft_top:fft0\|rc16555:stage20 " "Elaborating entity \"rc16555\" for hierarchy \"dft_top:fft0\|rc16555:stage20\"" {  } { { "dft_top.v" "stage20" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786222330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "perm16553 dft_top:fft0\|rc16555:stage20\|perm16553:instPerm23136 " "Elaborating entity \"perm16553\" for hierarchy \"dft_top:fft0\|rc16555:stage20\|perm16553:instPerm23136\"" {  } { { "dft_top.v" "instPerm23136" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786222349 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dft_top.v(8282) " "Verilog HDL assignment warning at dft_top.v(8282): truncated value with size 32 to match size of target (7)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786222357 "|EISDSPProc|dft_top:fft0|rc16555:stage20|perm16553:instPerm23136"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dft_top.v(8309) " "Verilog HDL assignment warning at dft_top.v(8309): truncated value with size 32 to match size of target (7)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786222359 "|EISDSPProc|dft_top:fft0|rc16555:stage20|perm16553:instPerm23136"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dft_top.v(8335) " "Verilog HDL assignment warning at dft_top.v(8335): truncated value with size 32 to match size of target (7)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786222361 "|EISDSPProc|dft_top:fft0|rc16555:stage20|perm16553:instPerm23136"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memMod_dist dft_top:fft0\|rc16555:stage20\|perm16553:instPerm23136\|memMod_dist:s1mem0 " "Elaborating entity \"memMod_dist\" for hierarchy \"dft_top:fft0\|rc16555:stage20\|perm16553:instPerm23136\|memMod_dist:s1mem0\"" {  } { { "dft_top.v" "s1mem0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786222472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextReg dft_top:fft0\|rc16555:stage20\|perm16553:instPerm23136\|nextReg:nextReg_23153 " "Elaborating entity \"nextReg\" for hierarchy \"dft_top:fft0\|rc16555:stage20\|perm16553:instPerm23136\|nextReg:nextReg_23153\"" {  } { { "dft_top.v" "nextReg_23153" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786222508 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dft_top.v(3561) " "Verilog HDL assignment warning at dft_top.v(3561): truncated value with size 32 to match size of target (1)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786222508 "|EISDSPProc|dft_top:fft0|rc16555:stage20|perm16553:instPerm23136|nextReg:nextReg_23153"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dft_top.v(3577) " "Verilog HDL assignment warning at dft_top.v(3577): truncated value with size 32 to match size of target (8)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786222510 "|EISDSPProc|dft_top:fft0|rc16555:stage20|perm16553:instPerm23136|nextReg:nextReg_23153"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextReg dft_top:fft0\|rc16555:stage20\|perm16553:instPerm23136\|nextReg:nextReg_23157 " "Elaborating entity \"nextReg\" for hierarchy \"dft_top:fft0\|rc16555:stage20\|perm16553:instPerm23136\|nextReg:nextReg_23157\"" {  } { { "dft_top.v" "nextReg_23157" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786222524 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dft_top.v(3561) " "Verilog HDL assignment warning at dft_top.v(3561): truncated value with size 32 to match size of target (1)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786222525 "|EISDSPProc|dft_top:fft0|rc16555:stage20|perm16553:instPerm23136|nextReg:nextReg_23157"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dft_top.v(3577) " "Verilog HDL assignment warning at dft_top.v(3577): truncated value with size 32 to match size of target (8)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786222526 "|EISDSPProc|dft_top:fft0|rc16555:stage20|perm16553:instPerm23136|nextReg:nextReg_23157"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegFIFO dft_top:fft0\|rc16555:stage20\|perm16553:instPerm23136\|shiftRegFIFO:shiftFIFO_23161 " "Elaborating entity \"shiftRegFIFO\" for hierarchy \"dft_top:fft0\|rc16555:stage20\|perm16553:instPerm23136\|shiftRegFIFO:shiftFIFO_23161\"" {  } { { "dft_top.v" "shiftFIFO_23161" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786222541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegFIFO dft_top:fft0\|rc16555:stage20\|perm16553:instPerm23136\|shiftRegFIFO:shiftFIFO_23169 " "Elaborating entity \"shiftRegFIFO\" for hierarchy \"dft_top:fft0\|rc16555:stage20\|perm16553:instPerm23136\|shiftRegFIFO:shiftFIFO_23169\"" {  } { { "dft_top.v" "shiftFIFO_23169" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786222584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swNet16553 dft_top:fft0\|rc16555:stage20\|perm16553:instPerm23136\|swNet16553:sw " "Elaborating entity \"swNet16553\" for hierarchy \"dft_top:fft0\|rc16555:stage20\|perm16553:instPerm23136\|swNet16553:sw\"" {  } { { "dft_top.v" "sw" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786222602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DirSum_17234 dft_top:fft0\|DirSum_17234:stage21 " "Elaborating entity \"DirSum_17234\" for hierarchy \"dft_top:fft0\|DirSum_17234:stage21\"" {  } { { "dft_top.v" "stage21" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786222636 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dft_top.v(8916) " "Verilog HDL assignment warning at dft_top.v(8916): truncated value with size 32 to match size of target (7)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786222639 "|EISDSPProc|dft_top:fft0|DirSum_17234:stage21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeBlock16558 dft_top:fft0\|DirSum_17234:stage21\|codeBlock16558:codeBlockIsnt23174 " "Elaborating entity \"codeBlock16558\" for hierarchy \"dft_top:fft0\|DirSum_17234:stage21\|codeBlock16558:codeBlockIsnt23174\"" {  } { { "dft_top.v" "codeBlockIsnt23174" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786222657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D10 dft_top:fft0\|DirSum_17234:stage21\|codeBlock16558:codeBlockIsnt23174\|D10:instD10inst0 " "Elaborating entity \"D10\" for hierarchy \"dft_top:fft0\|DirSum_17234:stage21\|codeBlock16558:codeBlockIsnt23174\|D10:instD10inst0\"" {  } { { "dft_top.v" "instD10inst0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786222776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D12 dft_top:fft0\|DirSum_17234:stage21\|codeBlock16558:codeBlockIsnt23174\|D12:instD12inst0 " "Elaborating entity \"D12\" for hierarchy \"dft_top:fft0\|DirSum_17234:stage21\|codeBlock16558:codeBlockIsnt23174\|D12:instD12inst0\"" {  } { { "dft_top.v" "instD12inst0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786222814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeBlock17237 dft_top:fft0\|codeBlock17237:stage22 " "Elaborating entity \"codeBlock17237\" for hierarchy \"dft_top:fft0\|codeBlock17237:stage22\"" {  } { { "dft_top.v" "stage22" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786222860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rc17317 dft_top:fft0\|rc17317:stage23 " "Elaborating entity \"rc17317\" for hierarchy \"dft_top:fft0\|rc17317:stage23\"" {  } { { "dft_top.v" "stage23" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786222895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "perm17315 dft_top:fft0\|rc17317:stage23\|perm17315:instPerm23181 " "Elaborating entity \"perm17315\" for hierarchy \"dft_top:fft0\|rc17317:stage23\|perm17315:instPerm23181\"" {  } { { "dft_top.v" "instPerm23181" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786222920 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dft_top.v(9881) " "Verilog HDL assignment warning at dft_top.v(9881): truncated value with size 32 to match size of target (8)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786222931 "|EISDSPProc|dft_top:fft0|rc17317:stage23|perm17315:instPerm23181"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dft_top.v(9908) " "Verilog HDL assignment warning at dft_top.v(9908): truncated value with size 32 to match size of target (8)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786222933 "|EISDSPProc|dft_top:fft0|rc17317:stage23|perm17315:instPerm23181"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dft_top.v(9934) " "Verilog HDL assignment warning at dft_top.v(9934): truncated value with size 32 to match size of target (8)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786222935 "|EISDSPProc|dft_top:fft0|rc17317:stage23|perm17315:instPerm23181"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memMod_dist dft_top:fft0\|rc17317:stage23\|perm17315:instPerm23181\|memMod_dist:s1mem0 " "Elaborating entity \"memMod_dist\" for hierarchy \"dft_top:fft0\|rc17317:stage23\|perm17315:instPerm23181\|memMod_dist:s1mem0\"" {  } { { "dft_top.v" "s1mem0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786223118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextReg dft_top:fft0\|rc17317:stage23\|perm17315:instPerm23181\|nextReg:nextReg_23198 " "Elaborating entity \"nextReg\" for hierarchy \"dft_top:fft0\|rc17317:stage23\|perm17315:instPerm23181\|nextReg:nextReg_23198\"" {  } { { "dft_top.v" "nextReg_23198" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786223162 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dft_top.v(3561) " "Verilog HDL assignment warning at dft_top.v(3561): truncated value with size 32 to match size of target (1)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786223163 "|EISDSPProc|dft_top:fft0|rc17317:stage23|perm17315:instPerm23181|nextReg:nextReg_23198"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dft_top.v(3577) " "Verilog HDL assignment warning at dft_top.v(3577): truncated value with size 32 to match size of target (9)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786223164 "|EISDSPProc|dft_top:fft0|rc17317:stage23|perm17315:instPerm23181|nextReg:nextReg_23198"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextReg dft_top:fft0\|rc17317:stage23\|perm17315:instPerm23181\|nextReg:nextReg_23202 " "Elaborating entity \"nextReg\" for hierarchy \"dft_top:fft0\|rc17317:stage23\|perm17315:instPerm23181\|nextReg:nextReg_23202\"" {  } { { "dft_top.v" "nextReg_23202" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786223179 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dft_top.v(3561) " "Verilog HDL assignment warning at dft_top.v(3561): truncated value with size 32 to match size of target (1)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786223180 "|EISDSPProc|dft_top:fft0|rc17317:stage23|perm17315:instPerm23181|nextReg:nextReg_23202"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dft_top.v(3577) " "Verilog HDL assignment warning at dft_top.v(3577): truncated value with size 32 to match size of target (9)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786223181 "|EISDSPProc|dft_top:fft0|rc17317:stage23|perm17315:instPerm23181|nextReg:nextReg_23202"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegFIFO dft_top:fft0\|rc17317:stage23\|perm17315:instPerm23181\|shiftRegFIFO:shiftFIFO_23206 " "Elaborating entity \"shiftRegFIFO\" for hierarchy \"dft_top:fft0\|rc17317:stage23\|perm17315:instPerm23181\|shiftRegFIFO:shiftFIFO_23206\"" {  } { { "dft_top.v" "shiftFIFO_23206" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786223197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegFIFO dft_top:fft0\|rc17317:stage23\|perm17315:instPerm23181\|shiftRegFIFO:shiftFIFO_23214 " "Elaborating entity \"shiftRegFIFO\" for hierarchy \"dft_top:fft0\|rc17317:stage23\|perm17315:instPerm23181\|shiftRegFIFO:shiftFIFO_23214\"" {  } { { "dft_top.v" "shiftFIFO_23214" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786223281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swNet17315 dft_top:fft0\|rc17317:stage23\|perm17315:instPerm23181\|swNet17315:sw " "Elaborating entity \"swNet17315\" for hierarchy \"dft_top:fft0\|rc17317:stage23\|perm17315:instPerm23181\|swNet17315:sw\"" {  } { { "dft_top.v" "sw" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786223299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DirSum_18508 dft_top:fft0\|DirSum_18508:stage24 " "Elaborating entity \"DirSum_18508\" for hierarchy \"dft_top:fft0\|DirSum_18508:stage24\"" {  } { { "dft_top.v" "stage24" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786223357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dft_top.v(11027) " "Verilog HDL assignment warning at dft_top.v(11027): truncated value with size 32 to match size of target (8)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786223358 "|EISDSPProc|dft_top:fft0|DirSum_18508:stage24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeBlock17320 dft_top:fft0\|DirSum_18508:stage24\|codeBlock17320:codeBlockIsnt23219 " "Elaborating entity \"codeBlock17320\" for hierarchy \"dft_top:fft0\|DirSum_18508:stage24\|codeBlock17320:codeBlockIsnt23219\"" {  } { { "dft_top.v" "codeBlockIsnt23219" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786223376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D8 dft_top:fft0\|DirSum_18508:stage24\|codeBlock17320:codeBlockIsnt23219\|D8:instD8inst0 " "Elaborating entity \"D8\" for hierarchy \"dft_top:fft0\|DirSum_18508:stage24\|codeBlock17320:codeBlockIsnt23219\|D8:instD8inst0\"" {  } { { "dft_top.v" "instD8inst0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786223488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D6 dft_top:fft0\|DirSum_18508:stage24\|codeBlock17320:codeBlockIsnt23219\|D6:instD6inst0 " "Elaborating entity \"D6\" for hierarchy \"dft_top:fft0\|DirSum_18508:stage24\|codeBlock17320:codeBlockIsnt23219\|D6:instD6inst0\"" {  } { { "dft_top.v" "instD6inst0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786223547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeBlock18511 dft_top:fft0\|codeBlock18511:stage25 " "Elaborating entity \"codeBlock18511\" for hierarchy \"dft_top:fft0\|codeBlock18511:stage25\"" {  } { { "dft_top.v" "stage25" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786223618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rc18591 dft_top:fft0\|rc18591:stage26 " "Elaborating entity \"rc18591\" for hierarchy \"dft_top:fft0\|rc18591:stage26\"" {  } { { "dft_top.v" "stage26" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786223655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "perm18589 dft_top:fft0\|rc18591:stage26\|perm18589:instPerm23226 " "Elaborating entity \"perm18589\" for hierarchy \"dft_top:fft0\|rc18591:stage26\|perm18589:instPerm23226\"" {  } { { "dft_top.v" "instPerm23226" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786223675 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dft_top.v(12504) " "Verilog HDL assignment warning at dft_top.v(12504): truncated value with size 32 to match size of target (9)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786223689 "|EISDSPProc|dft_top:fft0|rc18591:stage26|perm18589:instPerm23226"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dft_top.v(12531) " "Verilog HDL assignment warning at dft_top.v(12531): truncated value with size 32 to match size of target (9)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786223691 "|EISDSPProc|dft_top:fft0|rc18591:stage26|perm18589:instPerm23226"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dft_top.v(12557) " "Verilog HDL assignment warning at dft_top.v(12557): truncated value with size 32 to match size of target (9)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786223693 "|EISDSPProc|dft_top:fft0|rc18591:stage26|perm18589:instPerm23226"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swNet18589 dft_top:fft0\|rc18591:stage26\|perm18589:instPerm23226\|swNet18589:sw " "Elaborating entity \"swNet18589\" for hierarchy \"dft_top:fft0\|rc18591:stage26\|perm18589:instPerm23226\|swNet18589:sw\"" {  } { { "dft_top.v" "sw" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786224416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DirSum_20805 dft_top:fft0\|DirSum_20805:stage27 " "Elaborating entity \"DirSum_20805\" for hierarchy \"dft_top:fft0\|DirSum_20805:stage27\"" {  } { { "dft_top.v" "stage27" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786224458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dft_top.v(14674) " "Verilog HDL assignment warning at dft_top.v(14674): truncated value with size 32 to match size of target (9)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786224460 "|EISDSPProc|dft_top:fft0|DirSum_20805:stage27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeBlock18593 dft_top:fft0\|DirSum_20805:stage27\|codeBlock18593:codeBlockIsnt23264 " "Elaborating entity \"codeBlock18593\" for hierarchy \"dft_top:fft0\|DirSum_20805:stage27\|codeBlock18593:codeBlockIsnt23264\"" {  } { { "dft_top.v" "codeBlockIsnt23264" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786224486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D4 dft_top:fft0\|DirSum_20805:stage27\|codeBlock18593:codeBlockIsnt23264\|D4:instD4inst0 " "Elaborating entity \"D4\" for hierarchy \"dft_top:fft0\|DirSum_20805:stage27\|codeBlock18593:codeBlockIsnt23264\|D4:instD4inst0\"" {  } { { "dft_top.v" "instD4inst0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786224598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D2 dft_top:fft0\|DirSum_20805:stage27\|codeBlock18593:codeBlockIsnt23264\|D2:instD2inst0 " "Elaborating entity \"D2\" for hierarchy \"dft_top:fft0\|DirSum_20805:stage27\|codeBlock18593:codeBlockIsnt23264\|D2:instD2inst0\"" {  } { { "dft_top.v" "instD2inst0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786224690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeBlock20808 dft_top:fft0\|codeBlock20808:stage28 " "Elaborating entity \"codeBlock20808\" for hierarchy \"dft_top:fft0\|codeBlock20808:stage28\"" {  } { { "dft_top.v" "stage28" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786224798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rc20888 dft_top:fft0\|rc20888:stage29 " "Elaborating entity \"rc20888\" for hierarchy \"dft_top:fft0\|rc20888:stage29\"" {  } { { "dft_top.v" "stage29" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786224835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "perm20886 dft_top:fft0\|rc20888:stage29\|perm20886:instPerm23271 " "Elaborating entity \"perm20886\" for hierarchy \"dft_top:fft0\|rc20888:stage29\|perm20886:instPerm23271\"" {  } { { "dft_top.v" "instPerm23271" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786224855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dft_top.v(16663) " "Verilog HDL assignment warning at dft_top.v(16663): truncated value with size 32 to match size of target (9)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786224870 "|EISDSPProc|dft_top:fft0|rc20888:stage29|perm20886:instPerm23271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dft_top.v(16690) " "Verilog HDL assignment warning at dft_top.v(16690): truncated value with size 32 to match size of target (9)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786224874 "|EISDSPProc|dft_top:fft0|rc20888:stage29|perm20886:instPerm23271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dft_top.v(16716) " "Verilog HDL assignment warning at dft_top.v(16716): truncated value with size 32 to match size of target (9)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367786224876 "|EISDSPProc|dft_top:fft0|rc20888:stage29|perm20886:instPerm23271"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swNet20886 dft_top:fft0\|rc20888:stage29\|perm20886:instPerm23271\|swNet20886:sw " "Elaborating entity \"swNet20886\" for hierarchy \"dft_top:fft0\|rc20888:stage29\|perm20886:instPerm23271\|swNet20886:sw\"" {  } { { "dft_top.v" "sw" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367786225590 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 57 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 60 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 78 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1367786231103 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1367786231103 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_ADCLRCK GND " "Pin \"AUD_ADCLRCK\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|AUD_ADCLRCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACLRCK GND " "Pin \"AUD_DACLRCK\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|AUD_DACLRCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367786231210 "|EISDSPProc|AUD_XCK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1367786231210 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1367786231698 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1367786231698 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[0\] " "No output dependent on input pin \"CLOCK_24\[0\]\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|CLOCK_24[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|CLOCK_24[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[0\] " "No output dependent on input pin \"CLOCK_27\[0\]\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|CLOCK_27[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367786231743 "|EISDSPProc|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1367786231743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "279 " "Implemented 279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1367786231745 ""} { "Info" "ICUT_CUT_TM_OPINS" "138 " "Implemented 138 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1367786231745 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "115 " "Implemented 115 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1367786231745 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1367786231745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 788 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 788 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367786231872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  5 16:37:11 2013 " "Processing ended: Sun May  5 16:37:11 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367786231872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367786231872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367786231872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367786231872 ""}
