C:/lscc/radiant/2025.1/bin/nt64/moduleparser.exe -PROJ Sim -pf C:/lscc/radiant/2025.1/cae_library/synthesis/vhdl/iCE40UP.vhd -pf C:/lscc/radiant/2025.1/cae_library/synthesis/verilog/iCE40UP.v -lib iCE40UP -sort -lst C:/Users/roman/Documents/E155/E155/Lab3/FPGA/attempt2/Lab3/Sim/source_files.lst