

================================================================
== Vivado HLS Report for 'subsamble'
================================================================
* Date:           Mon Jan 28 11:41:17 2019

* Version:        2018.2.1 (Build 2288704 on Thu Jul 26 18:46:41 MDT 2018)
* Project:        SubSample
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.400|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8848606|  8848606|  8848606|  8848606|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |  1767150|  1767150|      1683|          -|          -|  1050|    no    |
        | + loop_width  |     1680|     1680|         2|          1|          1|  1680|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	13  / (exitcond1)
	10  / (!exitcond1)
10 --> 
	12  / (exitcond)
	11  / (!exitcond)
11 --> 
	10  / true
12 --> 
	9  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%ram_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ram)"   --->   Operation 28 'read' 'ram_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ram1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %ram_read, i32 2, i32 31)"   --->   Operation 29 'partselect' 'ram1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%img0_data_stream_0_s = alloca i8, align 1" [SubSample/src/subsample.cpp:16]   --->   Operation 30 'alloca' 'img0_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%img0_data_stream_1_s = alloca i8, align 1" [SubSample/src/subsample.cpp:16]   --->   Operation 31 'alloca' 'img0_data_stream_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%img0_data_stream_2_s = alloca i8, align 1" [SubSample/src/subsample.cpp:16]   --->   Operation 32 'alloca' 'img0_data_stream_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%img1_data_stream_0_s = alloca i8, align 1" [SubSample/src/subsample.cpp:18]   --->   Operation 33 'alloca' 'img1_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%img1_data_stream_1_s = alloca i8, align 1" [SubSample/src/subsample.cpp:18]   --->   Operation 34 'alloca' 'img1_data_stream_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%img1_data_stream_2_s = alloca i8, align 1" [SubSample/src/subsample.cpp:18]   --->   Operation 35 'alloca' 'img1_data_stream_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%img2_data_stream_0_s = alloca i8, align 1" [SubSample/src/subsample.cpp:20]   --->   Operation 36 'alloca' 'img2_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%img2_data_stream_1_s = alloca i8, align 1" [SubSample/src/subsample.cpp:20]   --->   Operation 37 'alloca' 'img2_data_stream_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%img2_data_stream_2_s = alloca i8, align 1" [SubSample/src/subsample.cpp:20]   --->   Operation 38 'alloca' 'img2_data_stream_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%img3_data_stream_0_s = alloca i8, align 1" [SubSample/src/subsample.cpp:22]   --->   Operation 39 'alloca' 'img3_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%img3_data_stream_1_s = alloca i8, align 1" [SubSample/src/subsample.cpp:22]   --->   Operation 40 'alloca' 'img3_data_stream_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%img3_data_stream_2_s = alloca i8, align 1" [SubSample/src/subsample.cpp:22]   --->   Operation 41 'alloca' 'img3_data_stream_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_3 = zext i30 %ram1 to i64"   --->   Operation 42 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%MAXI_addr = getelementptr i32* %MAXI, i64 %tmp_3"   --->   Operation 43 'getelementptr' 'MAXI_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (8.75ns)   --->   "%MAXI_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %MAXI_addr, i32 1)" [SubSample/src/subsample.cpp:14]   --->   Operation 44 'writereq' 'MAXI_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 45 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %MAXI_addr, i32 1, i4 -1)" [SubSample/src/subsample.cpp:14]   --->   Operation 45 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 46 [2/2] (1.76ns)   --->   "call fastcc void @AXIvideo2Mat(i24* %stream_in_V_data_V, i3* %stream_in_V_keep_V, i3* %stream_in_V_strb_V, i1* %stream_in_V_user_V, i1* %stream_in_V_last_V, i1* %stream_in_V_id_V, i1* %stream_in_V_dest_V, i8* %img0_data_stream_0_s, i8* %img0_data_stream_1_s, i8* %img0_data_stream_2_s)" [SubSample/src/subsample.cpp:40]   --->   Operation 46 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 47 [5/5] (8.75ns)   --->   "%MAXI_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr)" [SubSample/src/subsample.cpp:14]   --->   Operation 47 'writeresp' 'MAXI_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 48 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i24* %stream_in_V_data_V, i3* %stream_in_V_keep_V, i3* %stream_in_V_strb_V, i1* %stream_in_V_user_V, i1* %stream_in_V_last_V, i1* %stream_in_V_id_V, i1* %stream_in_V_dest_V, i8* %img0_data_stream_0_s, i8* %img0_data_stream_1_s, i8* %img0_data_stream_2_s)" [SubSample/src/subsample.cpp:40]   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 49 [4/5] (8.75ns)   --->   "%MAXI_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr)" [SubSample/src/subsample.cpp:14]   --->   Operation 49 'writeresp' 'MAXI_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 50 [2/2] (0.00ns)   --->   "call fastcc void @CvtColor(i8* %img0_data_stream_0_s, i8* %img0_data_stream_1_s, i8* %img0_data_stream_2_s, i8* %img1_data_stream_0_s, i8* %img1_data_stream_1_s, i8* %img1_data_stream_2_s)" [SubSample/src/subsample.cpp:48]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 51 [3/5] (8.75ns)   --->   "%MAXI_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr)" [SubSample/src/subsample.cpp:14]   --->   Operation 51 'writeresp' 'MAXI_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 52 [1/2] (0.00ns)   --->   "call fastcc void @CvtColor(i8* %img0_data_stream_0_s, i8* %img0_data_stream_1_s, i8* %img0_data_stream_2_s, i8* %img1_data_stream_0_s, i8* %img1_data_stream_1_s, i8* %img1_data_stream_2_s)" [SubSample/src/subsample.cpp:48]   --->   Operation 52 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 53 [2/5] (8.75ns)   --->   "%MAXI_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr)" [SubSample/src/subsample.cpp:14]   --->   Operation 53 'writeresp' 'MAXI_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 54 [2/2] (0.00ns)   --->   "call fastcc void @Filter2D(i8* %img1_data_stream_0_s, i8* %img1_data_stream_1_s, i8* %img1_data_stream_2_s, i8* %img2_data_stream_0_s, i8* %img2_data_stream_1_s, i8* %img2_data_stream_2_s)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2591->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2599->SubSample/src/subsample.cpp:49]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i30 %ram1 to i31"   --->   Operation 55 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %MAXI), !map !296"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %stream_in_V_data_V), !map !300"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %stream_in_V_keep_V), !map !304"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %stream_in_V_strb_V), !map !308"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_V_user_V), !map !312"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_V_last_V), !map !316"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_V_id_V), !map !320"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_V_dest_V), !map !324"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %stream_process_V_data_V), !map !328"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %stream_process_V_keep_V), !map !332"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %stream_process_V_strb_V), !map !336"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_process_V_user_V), !map !340"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_process_V_last_V), !map !344"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_process_V_id_V), !map !348"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_process_V_dest_V), !map !352"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %n), !map !356"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @subsamble_str) nounwind"   --->   Operation 72 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img0_OC_data_stream_2, i32 1, [1 x i8]* @p_str109, [1 x i8]* @p_str109, i32 1, i32 1, i8* %img0_data_stream_0_s, i8* %img0_data_stream_0_s)"   --->   Operation 73 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img0_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str112, [1 x i8]* @p_str113, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str114, [1 x i8]* @p_str115)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img0_OC_data_stream_1, i32 1, [1 x i8]* @p_str116, [1 x i8]* @p_str116, i32 1, i32 1, i8* %img0_data_stream_1_s, i8* %img0_data_stream_1_s)"   --->   Operation 75 'specchannel' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img0_data_stream_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str117, i32 0, i32 0, [1 x i8]* @p_str118, [1 x i8]* @p_str119, [1 x i8]* @p_str120, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str121, [1 x i8]* @p_str122)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img0_OC_data_stream_s, i32 1, [1 x i8]* @p_str123, [1 x i8]* @p_str123, i32 1, i32 1, i8* %img0_data_stream_2_s, i8* %img0_data_stream_2_s)"   --->   Operation 77 'specchannel' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img0_data_stream_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str124, i32 0, i32 0, [1 x i8]* @p_str125, [1 x i8]* @p_str126, [1 x i8]* @p_str127, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str128, [1 x i8]* @p_str129)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img1_OC_data_stream_2, i32 1, [1 x i8]* @p_str130, [1 x i8]* @p_str130, i32 1, i32 1, i8* %img1_data_stream_0_s, i8* %img1_data_stream_0_s)"   --->   Operation 79 'specchannel' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img1_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str131, i32 0, i32 0, [1 x i8]* @p_str132, [1 x i8]* @p_str133, [1 x i8]* @p_str134, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str135, [1 x i8]* @p_str136)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img1_OC_data_stream_1, i32 1, [1 x i8]* @p_str137, [1 x i8]* @p_str137, i32 1, i32 1, i8* %img1_data_stream_1_s, i8* %img1_data_stream_1_s)"   --->   Operation 81 'specchannel' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img1_data_stream_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str138, i32 0, i32 0, [1 x i8]* @p_str139, [1 x i8]* @p_str140, [1 x i8]* @p_str141, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str142, [1 x i8]* @p_str143)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img1_OC_data_stream_s, i32 1, [1 x i8]* @p_str144, [1 x i8]* @p_str144, i32 1, i32 1, i8* %img1_data_stream_2_s, i8* %img1_data_stream_2_s)"   --->   Operation 83 'specchannel' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img1_data_stream_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str145, i32 0, i32 0, [1 x i8]* @p_str146, [1 x i8]* @p_str147, [1 x i8]* @p_str148, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str149, [1 x i8]* @p_str150)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img2_OC_data_stream_2, i32 1, [1 x i8]* @p_str151, [1 x i8]* @p_str151, i32 1, i32 1, i8* %img2_data_stream_0_s, i8* %img2_data_stream_0_s)"   --->   Operation 85 'specchannel' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img2_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str152, i32 0, i32 0, [1 x i8]* @p_str153, [1 x i8]* @p_str154, [1 x i8]* @p_str155, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str156, [1 x i8]* @p_str157)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img2_OC_data_stream_1, i32 1, [1 x i8]* @p_str158, [1 x i8]* @p_str158, i32 1, i32 1, i8* %img2_data_stream_1_s, i8* %img2_data_stream_1_s)"   --->   Operation 87 'specchannel' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img2_data_stream_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str159, i32 0, i32 0, [1 x i8]* @p_str160, [1 x i8]* @p_str161, [1 x i8]* @p_str162, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str163, [1 x i8]* @p_str164)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img2_OC_data_stream_s, i32 1, [1 x i8]* @p_str165, [1 x i8]* @p_str165, i32 1, i32 1, i8* %img2_data_stream_2_s, i8* %img2_data_stream_2_s)"   --->   Operation 89 'specchannel' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img2_data_stream_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str166, i32 0, i32 0, [1 x i8]* @p_str167, [1 x i8]* @p_str168, [1 x i8]* @p_str169, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str170, [1 x i8]* @p_str171)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img3_OC_data_stream_2, i32 1, [1 x i8]* @p_str172, [1 x i8]* @p_str172, i32 1, i32 1, i8* %img3_data_stream_0_s, i8* %img3_data_stream_0_s)"   --->   Operation 91 'specchannel' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img3_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str173, i32 0, i32 0, [1 x i8]* @p_str174, [1 x i8]* @p_str175, [1 x i8]* @p_str176, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str177, [1 x i8]* @p_str178)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img3_OC_data_stream_1, i32 1, [1 x i8]* @p_str179, [1 x i8]* @p_str179, i32 1, i32 1, i8* %img3_data_stream_1_s, i8* %img3_data_stream_1_s)"   --->   Operation 93 'specchannel' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img3_data_stream_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str180, i32 0, i32 0, [1 x i8]* @p_str181, [1 x i8]* @p_str182, [1 x i8]* @p_str183, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str184, [1 x i8]* @p_str185)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img3_OC_data_stream_s, i32 1, [1 x i8]* @p_str186, [1 x i8]* @p_str186, i32 1, i32 1, i8* %img3_data_stream_2_s, i8* %img3_data_stream_2_s)"   --->   Operation 95 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img3_data_stream_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str187, i32 0, i32 0, [1 x i8]* @p_str188, [1 x i8]* @p_str189, [1 x i8]* @p_str190, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str191, [1 x i8]* @p_str192)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %stream_in_V_data_V, i3* %stream_in_V_keep_V, i3* %stream_in_V_strb_V, i1* %stream_in_V_user_V, i1* %stream_in_V_last_V, i1* %stream_in_V_id_V, i1* %stream_in_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [SubSample/src/subsample.cpp:5]   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %stream_process_V_data_V, i3* %stream_process_V_keep_V, i3* %stream_process_V_strb_V, i1* %stream_process_V_user_V, i1* %stream_process_V_last_V, i1* %stream_process_V_id_V, i1* %stream_process_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [SubSample/src/subsample.cpp:6]   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %n, [10 x i8]* @p_str4, i32 1, i32 1, [1 x i8]* @p_str3, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [SubSample/src/subsample.cpp:8]   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %MAXI, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [5 x i8]* @p_str7, [6 x i8]* @p_str8, [1 x i8]* @p_str3, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [SubSample/src/subsample.cpp:9]   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %ram, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str8, [1 x i8]* @p_str3, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [SubSample/src/subsample.cpp:9]   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/5] (8.75ns)   --->   "%MAXI_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr)" [SubSample/src/subsample.cpp:14]   --->   Operation 102 'writeresp' 'MAXI_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 103 [1/2] (0.00ns)   --->   "call fastcc void @Filter2D(i8* %img1_data_stream_0_s, i8* %img1_data_stream_1_s, i8* %img1_data_stream_2_s, i8* %img2_data_stream_0_s, i8* %img2_data_stream_1_s, i8* %img2_data_stream_2_s)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2591->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2599->SubSample/src/subsample.cpp:49]   --->   Operation 103 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 104 [1/1] (1.76ns)   --->   "br label %1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946->SubSample/src/subsample.cpp:50]   --->   Operation 104 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 2.85>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%i_i = phi i11 [ 0, %0 ], [ %i, %4 ]"   --->   Operation 105 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (1.88ns)   --->   "%exitcond1 = icmp eq i11 %i_i, -998" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946->SubSample/src/subsample.cpp:50]   --->   Operation 106 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1050, i64 1050, i64 1050)"   --->   Operation 107 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (1.63ns)   --->   "%i = add i11 %i_i, 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946->SubSample/src/subsample.cpp:50]   --->   Operation 108 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %"CvtColor<HLS_GRAY2RGB, 4096, 4096, 1050, 1680>.exit", label %2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946->SubSample/src/subsample.cpp:50]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str14) nounwind" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946->SubSample/src/subsample.cpp:50]   --->   Operation 110 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946->SubSample/src/subsample.cpp:50]   --->   Operation 111 'specregionbegin' 'tmp_i' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (1.76ns)   --->   "br label %3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947->SubSample/src/subsample.cpp:50]   --->   Operation 112 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_9 : Operation 113 [1/1] (2.49ns)   --->   "%ram2_sum = add i31 %tmp_3_cast, 1" [SubSample/src/subsample.cpp:52]   --->   Operation 113 'add' 'ram2_sum' <Predicate = (exitcond1)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.88>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%j_i = phi i11 [ 0, %2 ], [ %j, %"operator>>.exit.i" ]"   --->   Operation 114 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (1.88ns)   --->   "%exitcond = icmp eq i11 %j_i, -368" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947->SubSample/src/subsample.cpp:50]   --->   Operation 115 'icmp' 'exitcond' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1680, i64 1680, i64 1680)"   --->   Operation 116 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (1.63ns)   --->   "%j = add i11 %j_i, 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947->SubSample/src/subsample.cpp:50]   --->   Operation 117 'add' 'j' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %"operator>>.exit.i"" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947->SubSample/src/subsample.cpp:50]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.26>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str15) nounwind" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947->SubSample/src/subsample.cpp:50]   --->   Operation 119 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_44_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str15)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947->SubSample/src/subsample.cpp:50]   --->   Operation 120 'specregionbegin' 'tmp_44_i' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1949->SubSample/src/subsample.cpp:50]   --->   Operation 121 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_45_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1950->SubSample/src/subsample.cpp:50]   --->   Operation 122 'specregionbegin' 'tmp_45_i' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1950->SubSample/src/subsample.cpp:50]   --->   Operation 123 'specprotocol' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (3.63ns)   --->   "%tmp_2 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img2_data_stream_0_s)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1950->SubSample/src/subsample.cpp:50]   --->   Operation 124 'read' 'tmp_2' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_11 : Operation 125 [1/1] (3.63ns)   --->   "%empty_23 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img2_data_stream_1_s)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1950->SubSample/src/subsample.cpp:50]   --->   Operation 125 'read' 'empty_23' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_11 : Operation 126 [1/1] (3.63ns)   --->   "%empty_24 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img2_data_stream_2_s)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1950->SubSample/src/subsample.cpp:50]   --->   Operation 126 'read' 'empty_24' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_45_i)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1950->SubSample/src/subsample.cpp:50]   --->   Operation 127 'specregionend' 'empty_25' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_46_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str23)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:641->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952->SubSample/src/subsample.cpp:50]   --->   Operation 128 'specregionbegin' 'tmp_46_i' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:645->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952->SubSample/src/subsample.cpp:50]   --->   Operation 129 'specprotocol' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img3_data_stream_0_s, i8 %tmp_2)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952->SubSample/src/subsample.cpp:50]   --->   Operation 130 'write' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_11 : Operation 131 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img3_data_stream_1_s, i8 %tmp_2)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952->SubSample/src/subsample.cpp:50]   --->   Operation 131 'write' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_11 : Operation 132 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img3_data_stream_2_s, i8 %tmp_2)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952->SubSample/src/subsample.cpp:50]   --->   Operation 132 'write' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str23, i32 %tmp_46_i)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:650->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952->SubSample/src/subsample.cpp:50]   --->   Operation 133 'specregionend' 'empty_26' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str15, i32 %tmp_44_i)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1953->SubSample/src/subsample.cpp:50]   --->   Operation 134 'specregionend' 'empty_27' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "br label %3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947->SubSample/src/subsample.cpp:50]   --->   Operation 135 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_i)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1954->SubSample/src/subsample.cpp:50]   --->   Operation 136 'specregionend' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "br label %1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946->SubSample/src/subsample.cpp:50]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 9> <Delay = 8.75>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%ram2_sum_cast = zext i31 %ram2_sum to i64" [SubSample/src/subsample.cpp:52]   --->   Operation 138 'zext' 'ram2_sum_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%MAXI_addr_1 = getelementptr inbounds i32* %MAXI, i64 %ram2_sum_cast" [SubSample/src/subsample.cpp:52]   --->   Operation 139 'getelementptr' 'MAXI_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [7/7] (8.75ns)   --->   "%MAXI_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr_1, i32 1)" [SubSample/src/subsample.cpp:52]   --->   Operation 140 'readreq' 'MAXI_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 10> <Delay = 8.75>
ST_14 : Operation 141 [6/7] (8.75ns)   --->   "%MAXI_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr_1, i32 1)" [SubSample/src/subsample.cpp:52]   --->   Operation 141 'readreq' 'MAXI_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 11> <Delay = 8.75>
ST_15 : Operation 142 [5/7] (8.75ns)   --->   "%MAXI_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr_1, i32 1)" [SubSample/src/subsample.cpp:52]   --->   Operation 142 'readreq' 'MAXI_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 12> <Delay = 8.75>
ST_16 : Operation 143 [4/7] (8.75ns)   --->   "%MAXI_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr_1, i32 1)" [SubSample/src/subsample.cpp:52]   --->   Operation 143 'readreq' 'MAXI_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 13> <Delay = 8.75>
ST_17 : Operation 144 [3/7] (8.75ns)   --->   "%MAXI_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr_1, i32 1)" [SubSample/src/subsample.cpp:52]   --->   Operation 144 'readreq' 'MAXI_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 14> <Delay = 8.75>
ST_18 : Operation 145 [2/7] (8.75ns)   --->   "%MAXI_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr_1, i32 1)" [SubSample/src/subsample.cpp:52]   --->   Operation 145 'readreq' 'MAXI_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 15> <Delay = 8.75>
ST_19 : Operation 146 [1/7] (8.75ns)   --->   "%MAXI_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr_1, i32 1)" [SubSample/src/subsample.cpp:52]   --->   Operation 146 'readreq' 'MAXI_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 16> <Delay = 8.75>
ST_20 : Operation 147 [1/1] (8.75ns)   --->   "%MAXI_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %MAXI_addr_1)" [SubSample/src/subsample.cpp:52]   --->   Operation 147 'read' 'MAXI_addr_1_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 17> <Delay = 8.75>
ST_21 : Operation 148 [1/1] (2.55ns)   --->   "%tmp = add i32 %MAXI_addr_1_read, 1" [SubSample/src/subsample.cpp:52]   --->   Operation 148 'add' 'tmp' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 149 [1/1] (8.75ns)   --->   "%MAXI_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %MAXI_addr_1, i32 1)" [SubSample/src/subsample.cpp:52]   --->   Operation 149 'writereq' 'MAXI_addr_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 18> <Delay = 8.75>
ST_22 : Operation 150 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %MAXI_addr_1, i32 %tmp, i4 -1)" [SubSample/src/subsample.cpp:52]   --->   Operation 150 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 19> <Delay = 8.75>
ST_23 : Operation 151 [5/5] (8.75ns)   --->   "%MAXI_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr_1)" [SubSample/src/subsample.cpp:52]   --->   Operation 151 'writeresp' 'MAXI_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 20> <Delay = 8.75>
ST_24 : Operation 152 [4/5] (8.75ns)   --->   "%MAXI_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr_1)" [SubSample/src/subsample.cpp:52]   --->   Operation 152 'writeresp' 'MAXI_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 21> <Delay = 8.75>
ST_25 : Operation 153 [2/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i8* %img3_data_stream_0_s, i8* %img3_data_stream_1_s, i8* %img3_data_stream_2_s, i24* %stream_process_V_data_V, i3* %stream_process_V_keep_V, i3* %stream_process_V_strb_V, i1* %stream_process_V_user_V, i1* %stream_process_V_last_V, i1* %stream_process_V_id_V, i1* %stream_process_V_dest_V)" [SubSample/src/subsample.cpp:51]   --->   Operation 153 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 154 [3/5] (8.75ns)   --->   "%MAXI_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr_1)" [SubSample/src/subsample.cpp:52]   --->   Operation 154 'writeresp' 'MAXI_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 22> <Delay = 8.75>
ST_26 : Operation 155 [1/2] (3.63ns)   --->   "call fastcc void @Mat2AXIvideo(i8* %img3_data_stream_0_s, i8* %img3_data_stream_1_s, i8* %img3_data_stream_2_s, i24* %stream_process_V_data_V, i3* %stream_process_V_keep_V, i3* %stream_process_V_strb_V, i1* %stream_process_V_user_V, i1* %stream_process_V_last_V, i1* %stream_process_V_id_V, i1* %stream_process_V_dest_V)" [SubSample/src/subsample.cpp:51]   --->   Operation 155 'call' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 156 [2/5] (8.75ns)   --->   "%MAXI_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr_1)" [SubSample/src/subsample.cpp:52]   --->   Operation 156 'writeresp' 'MAXI_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 23> <Delay = 8.75>
ST_27 : Operation 157 [1/5] (8.75ns)   --->   "%MAXI_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr_1)" [SubSample/src/subsample.cpp:52]   --->   Operation 157 'writeresp' 'MAXI_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 158 [1/1] (0.00ns)   --->   "ret void" [SubSample/src/subsample.cpp:57]   --->   Operation 158 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'ram' [18]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('MAXI_addr') [22]  (0 ns)
	bus request on port 'MAXI' (SubSample/src/subsample.cpp:14) [81]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus write on port 'MAXI' (SubSample/src/subsample.cpp:14) [82]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus access on port 'MAXI' (SubSample/src/subsample.cpp:14) [83]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus access on port 'MAXI' (SubSample/src/subsample.cpp:14) [83]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus access on port 'MAXI' (SubSample/src/subsample.cpp:14) [83]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus access on port 'MAXI' (SubSample/src/subsample.cpp:14) [83]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus access on port 'MAXI' (SubSample/src/subsample.cpp:14) [83]  (8.75 ns)

 <State 9>: 2.86ns
The critical path consists of the following:
	'icmp' operation ('exitcond1', /opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946->SubSample/src/subsample.cpp:50) [90]  (1.88 ns)
	blocking operation 0.978 ns on control path)

 <State 10>: 1.88ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947->SubSample/src/subsample.cpp:50) [99]  (0 ns)
	'icmp' operation ('exitcond', /opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947->SubSample/src/subsample.cpp:50) [100]  (1.88 ns)

 <State 11>: 7.27ns
The critical path consists of the following:
	fifo read on port 'img2.data_stream[0].V', SubSample/src/subsample.cpp:20 (/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1950->SubSample/src/subsample.cpp:50) [110]  (3.63 ns)
	fifo write on port 'img3.data_stream[0].V', SubSample/src/subsample.cpp:22 (/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952->SubSample/src/subsample.cpp:50) [116]  (3.63 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('MAXI_addr_1', SubSample/src/subsample.cpp:52) [129]  (0 ns)
	bus request on port 'MAXI' (SubSample/src/subsample.cpp:52) [130]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus request on port 'MAXI' (SubSample/src/subsample.cpp:52) [130]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'MAXI' (SubSample/src/subsample.cpp:52) [130]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'MAXI' (SubSample/src/subsample.cpp:52) [130]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus request on port 'MAXI' (SubSample/src/subsample.cpp:52) [130]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus request on port 'MAXI' (SubSample/src/subsample.cpp:52) [130]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus request on port 'MAXI' (SubSample/src/subsample.cpp:52) [130]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus read on port 'MAXI' (SubSample/src/subsample.cpp:52) [131]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus request on port 'MAXI' (SubSample/src/subsample.cpp:52) [133]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus write on port 'MAXI' (SubSample/src/subsample.cpp:52) [134]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus access on port 'MAXI' (SubSample/src/subsample.cpp:52) [135]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus access on port 'MAXI' (SubSample/src/subsample.cpp:52) [135]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus access on port 'MAXI' (SubSample/src/subsample.cpp:52) [135]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus access on port 'MAXI' (SubSample/src/subsample.cpp:52) [135]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus access on port 'MAXI' (SubSample/src/subsample.cpp:52) [135]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
