

================================================================
== Vivado HLS Report for 'dct_dct_2d'
================================================================
* Date:           Mon Aug 10 12:02:46 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        dct_prj
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      5.79|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1717|  1717|  1717|  1717|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+---------+
        |                       |            |  Latency  |  Interval | Pipeline|
        |        Instance       |   Module   | min | max | min | max |   Type  |
        +-----------------------+------------+-----+-----+-----+-----+---------+
        |grp_dct_dct_1d_fu_209  |dct_dct_1d  |   97|   97|   97|   97|   none  |
        +-----------------------+------------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop                               |  792|  792|        99|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |  792|  792|        99|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|     100|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      1|     111|     122|
|Memory           |        3|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      98|
|Register         |        -|      -|      77|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        3|      1|     188|     320|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+-----+-----+
    |        Instance       |   Module   | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------+------------+---------+-------+-----+-----+
    |grp_dct_dct_1d_fu_209  |dct_dct_1d  |        0|      1|  111|  122|
    +-----------------------+------------+---------+-------+-----+-----+
    |Total                  |            |        0|      1|  111|  122|
    +-----------------------+------------+---------+-------+-----+-----+

    * Memory: 
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |         Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |row_outbuf_U  |dct_dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    |col_outbuf_U  |dct_dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    |col_inbuf_U   |dct_dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                       |        3|  0|   0|   192|   48|     3|         3072|
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_230_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_5_fu_340_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_6_fu_303_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_7_fu_413_p2                   |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next2_fu_352_p2  |     +    |      0|  0|   7|           7|           1|
    |indvar_flatten_next_fu_242_p2   |     +    |      0|  0|   7|           7|           1|
    |j_2_fu_372_p2                   |     +    |      0|  0|   4|           4|           1|
    |j_s_fu_262_p2                   |     +    |      0|  0|   4|           4|           1|
    |p_addr4_fu_433_p2               |     +    |      0|  0|   8|           8|           8|
    |p_addr5_fu_292_p2               |     +    |      0|  0|   8|           8|           8|
    |p_addr7_fu_323_p2               |     +    |      0|  0|   8|           8|           8|
    |p_addr9_fu_402_p2               |     +    |      0|  0|   8|           8|           8|
    |i_1_mid2_fu_254_p3              |  Select  |      0|  0|   4|           1|           1|
    |i_3_mid2_fu_364_p3              |  Select  |      0|  0|   4|           1|           1|
    |j_1_mid2_fu_378_p3              |  Select  |      0|  0|   4|           1|           4|
    |j_mid2_fu_268_p3                |  Select  |      0|  0|   4|           1|           4|
    |exitcond1_fu_358_p2             |   icmp   |      0|  0|   2|           4|           5|
    |exitcond2_fu_334_p2             |   icmp   |      0|  0|   2|           4|           5|
    |exitcond5_fu_224_p2             |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_flatten2_fu_346_p2     |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_flatten_fu_236_p2      |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_fu_248_p2              |   icmp   |      0|  0|   2|           4|           5|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 100|         104|          86|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |   4|          9|    1|          9|
    |col_inbuf_address0            |   6|          3|    6|         18|
    |col_inbuf_ce0                 |   1|          3|    1|          3|
    |col_outbuf_address0           |   6|          3|    6|         18|
    |col_outbuf_ce0                |   1|          3|    1|          3|
    |col_outbuf_we0                |   1|          2|    1|          2|
    |grp_dct_dct_1d_fu_209_src_q0  |  16|          3|   16|         48|
    |grp_dct_dct_1d_fu_209_tmp_1   |   4|          3|    4|         12|
    |grp_dct_dct_1d_fu_209_tmp_11  |   4|          3|    4|         12|
    |i_1_reg_153                   |   4|          2|    4|          8|
    |i_2_reg_164                   |   4|          2|    4|          8|
    |i_3_reg_198                   |   4|          2|    4|          8|
    |i_reg_119                     |   4|          2|    4|          8|
    |in_block_ce0                  |   1|          2|    1|          2|
    |indvar_flatten2_reg_176       |   7|          2|    7|         14|
    |indvar_flatten_reg_131        |   7|          2|    7|         14|
    |j_1_phi_fu_191_p4             |   4|          2|    4|          8|
    |j_1_reg_187                   |   4|          2|    4|          8|
    |j_phi_fu_146_p4               |   4|          2|    4|          8|
    |j_reg_142                     |   4|          2|    4|          8|
    |row_outbuf_address0           |   6|          3|    6|         18|
    |row_outbuf_ce0                |   1|          3|    1|          3|
    |row_outbuf_we0                |   1|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  98|         62|   95|        242|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                    |  8|   0|    8|          0|
    |ap_reg_ppiten_pp0_it0                        |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                        |  1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                        |  1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                        |  1|   0|    1|          0|
    |exitcond_flatten2_reg_492                    |  1|   0|    1|          0|
    |exitcond_flatten_reg_453                     |  1|   0|    1|          0|
    |grp_dct_dct_1d_fu_209_ap_start_ap_start_reg  |  1|   0|    1|          0|
    |i_1_mid2_reg_462                             |  4|   0|    4|          0|
    |i_1_reg_153                                  |  4|   0|    4|          0|
    |i_2_reg_164                                  |  4|   0|    4|          0|
    |i_3_mid2_reg_501                             |  4|   0|    4|          0|
    |i_3_reg_198                                  |  4|   0|    4|          0|
    |i_4_reg_448                                  |  4|   0|    4|          0|
    |i_5_reg_487                                  |  4|   0|    4|          0|
    |i_reg_119                                    |  4|   0|    4|          0|
    |indvar_flatten2_reg_176                      |  7|   0|    7|          0|
    |indvar_flatten_reg_131                       |  7|   0|    7|          0|
    |j_1_mid2_reg_506                             |  4|   0|    4|          0|
    |j_1_reg_187                                  |  4|   0|    4|          0|
    |j_mid2_reg_467                               |  4|   0|    4|          0|
    |j_reg_142                                    |  4|   0|    4|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        | 77|   0|   77|          0|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_start            |  in |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_done             | out |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_idle             | out |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_ready            | out |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|in_block_address0   | out |    6|  ap_memory |   in_block   |     array    |
|in_block_ce0        | out |    1|  ap_memory |   in_block   |     array    |
|in_block_q0         |  in |   16|  ap_memory |   in_block   |     array    |
|out_block_address0  | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0        | out |   16|  ap_memory |   out_block  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

