vhdl xil_defaultlib  \
"../../../../FEB_test.gen/sources_1/ip/AFE_DataPath_ila0/sim/AFE_DataPath_ila0.vhd" \

# Do not sort compile order
nosort
