// Seed: 4286139683
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_14 = 1;
endmodule
module module_1 (
    output logic id_0,
    output supply1 id_1,
    output tri1 id_2,
    output wand id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri1 id_7,
    input uwire id_8,
    output supply1 id_9,
    input wand id_10,
    output tri id_11,
    output wor id_12,
    input wand id_13
);
  wire id_15;
  module_0(
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
  always_latch id_0 <= 1;
endmodule
