// Seed: 3835213498
module module_0 (
    input wor id_0,
    input tri id_1,
    output supply1 id_2,
    input tri1 id_3
);
  assign module_1.id_1 = 0;
  assign id_2 = id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd57,
    parameter id_3 = 32'd94
) (
    output supply1 id_0,
    input uwire id_1,
    input tri1 _id_2,
    input uwire _id_3
);
  logic [1  &  id_2 : 1] id_5[!  id_3 : 1];
  supply0 id_6;
  ;
  assign id_0 = (id_3#(.id_6(1)));
  tri0  id_7;
  logic id_8;
  assign id_7 = -1;
  logic id_9;
  assign id_6 = -1 ? 1 : 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1
  );
endmodule
