SDRAM
=====

Register Listing for SDRAM
--------------------------

+--------------------------------------------------------------------+--------------------------------------------------+
| Register                                                           | Address                                          |
+====================================================================+==================================================+
| :ref:`SDRAM_DFII_CONTROL <SDRAM_DFII_CONTROL>`                     | :ref:`0x00003000 <SDRAM_DFII_CONTROL>`           |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_COMMAND <SDRAM_DFII_PI0_COMMAND>`             | :ref:`0x00003004 <SDRAM_DFII_PI0_COMMAND>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_COMMAND_ISSUE <SDRAM_DFII_PI0_COMMAND_ISSUE>` | :ref:`0x00003008 <SDRAM_DFII_PI0_COMMAND_ISSUE>` |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_ADDRESS <SDRAM_DFII_PI0_ADDRESS>`             | :ref:`0x0000300c <SDRAM_DFII_PI0_ADDRESS>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_BADDRESS <SDRAM_DFII_PI0_BADDRESS>`           | :ref:`0x00003010 <SDRAM_DFII_PI0_BADDRESS>`      |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_WRDATA <SDRAM_DFII_PI0_WRDATA>`               | :ref:`0x00003014 <SDRAM_DFII_PI0_WRDATA>`        |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_RDDATA <SDRAM_DFII_PI0_RDDATA>`               | :ref:`0x00003018 <SDRAM_DFII_PI0_RDDATA>`        |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_COMMAND <SDRAM_DFII_PI1_COMMAND>`             | :ref:`0x0000301c <SDRAM_DFII_PI1_COMMAND>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_COMMAND_ISSUE <SDRAM_DFII_PI1_COMMAND_ISSUE>` | :ref:`0x00003020 <SDRAM_DFII_PI1_COMMAND_ISSUE>` |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_ADDRESS <SDRAM_DFII_PI1_ADDRESS>`             | :ref:`0x00003024 <SDRAM_DFII_PI1_ADDRESS>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_BADDRESS <SDRAM_DFII_PI1_BADDRESS>`           | :ref:`0x00003028 <SDRAM_DFII_PI1_BADDRESS>`      |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_WRDATA <SDRAM_DFII_PI1_WRDATA>`               | :ref:`0x0000302c <SDRAM_DFII_PI1_WRDATA>`        |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_RDDATA <SDRAM_DFII_PI1_RDDATA>`               | :ref:`0x00003030 <SDRAM_DFII_PI1_RDDATA>`        |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_COMMAND <SDRAM_DFII_PI2_COMMAND>`             | :ref:`0x00003034 <SDRAM_DFII_PI2_COMMAND>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_COMMAND_ISSUE <SDRAM_DFII_PI2_COMMAND_ISSUE>` | :ref:`0x00003038 <SDRAM_DFII_PI2_COMMAND_ISSUE>` |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_ADDRESS <SDRAM_DFII_PI2_ADDRESS>`             | :ref:`0x0000303c <SDRAM_DFII_PI2_ADDRESS>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_BADDRESS <SDRAM_DFII_PI2_BADDRESS>`           | :ref:`0x00003040 <SDRAM_DFII_PI2_BADDRESS>`      |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_WRDATA <SDRAM_DFII_PI2_WRDATA>`               | :ref:`0x00003044 <SDRAM_DFII_PI2_WRDATA>`        |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_RDDATA <SDRAM_DFII_PI2_RDDATA>`               | :ref:`0x00003048 <SDRAM_DFII_PI2_RDDATA>`        |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_COMMAND <SDRAM_DFII_PI3_COMMAND>`             | :ref:`0x0000304c <SDRAM_DFII_PI3_COMMAND>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_COMMAND_ISSUE <SDRAM_DFII_PI3_COMMAND_ISSUE>` | :ref:`0x00003050 <SDRAM_DFII_PI3_COMMAND_ISSUE>` |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_ADDRESS <SDRAM_DFII_PI3_ADDRESS>`             | :ref:`0x00003054 <SDRAM_DFII_PI3_ADDRESS>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_BADDRESS <SDRAM_DFII_PI3_BADDRESS>`           | :ref:`0x00003058 <SDRAM_DFII_PI3_BADDRESS>`      |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_WRDATA <SDRAM_DFII_PI3_WRDATA>`               | :ref:`0x0000305c <SDRAM_DFII_PI3_WRDATA>`        |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_RDDATA <SDRAM_DFII_PI3_RDDATA>`               | :ref:`0x00003060 <SDRAM_DFII_PI3_RDDATA>`        |
+--------------------------------------------------------------------+--------------------------------------------------+

SDRAM_DFII_CONTROL
^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0x0 = 0x00003000`


    .. wavedrom::
        :caption: SDRAM_DFII_CONTROL

        {
            "reg": [
                {"name": "sel",  "attr": '1', "bits": 1},
                {"name": "cke",  "bits": 1},
                {"name": "odt",  "bits": 1},
                {"name": "reset_n",  "bits": 1},
                {"bits": 28}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+---------+-------------------------------------------+
| Field | Name    | Description                               |
+=======+=========+===========================================+
| [0]   | SEL     |                                           |
|       |         |                                           |
|       |         | +---------+-----------------------------+ |
|       |         | | Value   | Description                 | |
|       |         | +=========+=============================+ |
|       |         | | ``0b0`` | Software (CPU) control.     | |
|       |         | +---------+-----------------------------+ |
|       |         | | ``0b1`  | Hardware control (default). | |
|       |         | +---------+-----------------------------+ |
+-------+---------+-------------------------------------------+
+-------+---------+-------------------------------------------+
+-------+---------+-------------------------------------------+
+-------+---------+-------------------------------------------+

SDRAM_DFII_PI0_COMMAND
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0x4 = 0x00003004`


    .. wavedrom::
        :caption: SDRAM_DFII_PI0_COMMAND

        {
            "reg": [
                {"name": "dfii_pi0_command[5:0]", "bits": 6},
                {"bits": 26},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI0_COMMAND_ISSUE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0x8 = 0x00003008`


    .. wavedrom::
        :caption: SDRAM_DFII_PI0_COMMAND_ISSUE

        {
            "reg": [
                {"name": "dfii_pi0_command_issue", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI0_ADDRESS
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0xc = 0x0000300c`


    .. wavedrom::
        :caption: SDRAM_DFII_PI0_ADDRESS

        {
            "reg": [
                {"name": "dfii_pi0_address[13:0]", "bits": 14},
                {"bits": 18},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI0_BADDRESS
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0x10 = 0x00003010`


    .. wavedrom::
        :caption: SDRAM_DFII_PI0_BADDRESS

        {
            "reg": [
                {"name": "dfii_pi0_baddress[2:0]", "bits": 3},
                {"bits": 29},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI0_WRDATA
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0x14 = 0x00003014`


    .. wavedrom::
        :caption: SDRAM_DFII_PI0_WRDATA

        {
            "reg": [
                {"name": "dfii_pi0_wrdata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI0_RDDATA
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0x18 = 0x00003018`


    .. wavedrom::
        :caption: SDRAM_DFII_PI0_RDDATA

        {
            "reg": [
                {"name": "dfii_pi0_rddata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI1_COMMAND
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0x1c = 0x0000301c`


    .. wavedrom::
        :caption: SDRAM_DFII_PI1_COMMAND

        {
            "reg": [
                {"name": "dfii_pi1_command[5:0]", "bits": 6},
                {"bits": 26},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI1_COMMAND_ISSUE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0x20 = 0x00003020`


    .. wavedrom::
        :caption: SDRAM_DFII_PI1_COMMAND_ISSUE

        {
            "reg": [
                {"name": "dfii_pi1_command_issue", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI1_ADDRESS
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0x24 = 0x00003024`


    .. wavedrom::
        :caption: SDRAM_DFII_PI1_ADDRESS

        {
            "reg": [
                {"name": "dfii_pi1_address[13:0]", "bits": 14},
                {"bits": 18},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI1_BADDRESS
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0x28 = 0x00003028`


    .. wavedrom::
        :caption: SDRAM_DFII_PI1_BADDRESS

        {
            "reg": [
                {"name": "dfii_pi1_baddress[2:0]", "bits": 3},
                {"bits": 29},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI1_WRDATA
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0x2c = 0x0000302c`


    .. wavedrom::
        :caption: SDRAM_DFII_PI1_WRDATA

        {
            "reg": [
                {"name": "dfii_pi1_wrdata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI1_RDDATA
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0x30 = 0x00003030`


    .. wavedrom::
        :caption: SDRAM_DFII_PI1_RDDATA

        {
            "reg": [
                {"name": "dfii_pi1_rddata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI2_COMMAND
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0x34 = 0x00003034`


    .. wavedrom::
        :caption: SDRAM_DFII_PI2_COMMAND

        {
            "reg": [
                {"name": "dfii_pi2_command[5:0]", "bits": 6},
                {"bits": 26},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI2_COMMAND_ISSUE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0x38 = 0x00003038`


    .. wavedrom::
        :caption: SDRAM_DFII_PI2_COMMAND_ISSUE

        {
            "reg": [
                {"name": "dfii_pi2_command_issue", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI2_ADDRESS
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0x3c = 0x0000303c`


    .. wavedrom::
        :caption: SDRAM_DFII_PI2_ADDRESS

        {
            "reg": [
                {"name": "dfii_pi2_address[13:0]", "bits": 14},
                {"bits": 18},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI2_BADDRESS
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0x40 = 0x00003040`


    .. wavedrom::
        :caption: SDRAM_DFII_PI2_BADDRESS

        {
            "reg": [
                {"name": "dfii_pi2_baddress[2:0]", "bits": 3},
                {"bits": 29},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI2_WRDATA
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0x44 = 0x00003044`


    .. wavedrom::
        :caption: SDRAM_DFII_PI2_WRDATA

        {
            "reg": [
                {"name": "dfii_pi2_wrdata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI2_RDDATA
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0x48 = 0x00003048`


    .. wavedrom::
        :caption: SDRAM_DFII_PI2_RDDATA

        {
            "reg": [
                {"name": "dfii_pi2_rddata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI3_COMMAND
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0x4c = 0x0000304c`


    .. wavedrom::
        :caption: SDRAM_DFII_PI3_COMMAND

        {
            "reg": [
                {"name": "dfii_pi3_command[5:0]", "bits": 6},
                {"bits": 26},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI3_COMMAND_ISSUE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0x50 = 0x00003050`


    .. wavedrom::
        :caption: SDRAM_DFII_PI3_COMMAND_ISSUE

        {
            "reg": [
                {"name": "dfii_pi3_command_issue", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI3_ADDRESS
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0x54 = 0x00003054`


    .. wavedrom::
        :caption: SDRAM_DFII_PI3_ADDRESS

        {
            "reg": [
                {"name": "dfii_pi3_address[13:0]", "bits": 14},
                {"bits": 18},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI3_BADDRESS
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0x58 = 0x00003058`


    .. wavedrom::
        :caption: SDRAM_DFII_PI3_BADDRESS

        {
            "reg": [
                {"name": "dfii_pi3_baddress[2:0]", "bits": 3},
                {"bits": 29},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI3_WRDATA
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0x5c = 0x0000305c`


    .. wavedrom::
        :caption: SDRAM_DFII_PI3_WRDATA

        {
            "reg": [
                {"name": "dfii_pi3_wrdata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI3_RDDATA
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00003000 + 0x60 = 0x00003060`


    .. wavedrom::
        :caption: SDRAM_DFII_PI3_RDDATA

        {
            "reg": [
                {"name": "dfii_pi3_rddata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


