C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\EDA\kaohe\vend_test\synthesis   -part A3P060  -package VQFP100  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\EDA\kaohe\vend_test\synthesis\synlog\report\vend_test_fpga_mapper.xml  -top_level_module  vend_test  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\EDA\kaohe\vend_test\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\EDA\kaohe\vend_test\synthesis\vend_test.edn   -freq 100.000   C:\EDA\kaohe\vend_test\synthesis\synwork\vend_test_prem.srd  -sap  C:\EDA\kaohe\vend_test\synthesis\vend_test.sap  -otap  C:\EDA\kaohe\vend_test\synthesis\vend_test.tap  -omap  C:\EDA\kaohe\vend_test\synthesis\vend_test.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -sap  C:\EDA\kaohe\vend_test\synthesis\vend_test.sap  -ologparam  C:\EDA\kaohe\vend_test\synthesis\syntmp\vend_test.plg  -osyn  C:\EDA\kaohe\vend_test\synthesis\vend_test.srm  -prjdir  C:\EDA\kaohe\vend_test\synthesis\  -prjname  vend_test_syn  -log  C:\EDA\kaohe\vend_test\synthesis\synlog\vend_test_fpga_mapper.srr 
relcom:..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3P060 -package VQFP100 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\vend_test_fpga_mapper.xml -top_level_module vend_test -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\vend_test.edn -freq 100.000 ..\synwork\vend_test_prem.srd -sap ..\vend_test.sap -otap ..\vend_test.tap -omap ..\vend_test.map -devicelib ..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -sap ..\vend_test.sap -ologparam vend_test.plg -osyn ..\vend_test.srm -prjdir ..\ -prjname vend_test_syn -log ..\synlog\vend_test_fpga_mapper.srr
rc:1 success:1 runtime:0
file:..\scratchproject.prs|io:o|time:1704174510|size:1837|exec:0|csum:
file:..\vend_test.edn|io:o|time:1704174512|size:30097|exec:0|csum:
file:..\synwork\vend_test_prem.srd|io:i|time:1704174512|size:4605|exec:0|csum:62AFF6FC5AF6ACBC6F48EF1E75343EA8
file:..\vend_test.sap|io:o|time:1704174512|size:371|exec:0|csum:
file:..\vend_test.tap|io:o|time:0|size:0|exec:0|csum:
file:..\vend_test.map|io:o|time:1704174512|size:28|exec:0|csum:
file:..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\vend_test.sap|io:o|time:1704174512|size:371|exec:0|csum:
file:vend_test.plg|io:o|time:1704174512|size:388|exec:0|csum:
file:..\vend_test.srm|io:o|time:1704174512|size:65533|exec:0|csum:
file:..\synlog\vend_test_fpga_mapper.srr|io:o|time:1704174512|size:16073|exec:0|csum:
file:..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509330672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509332086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
