-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/home/artmad/VLSI/VerilogLab/Operators/Conditional/conditional_op/conditional_operator_example_isim_beh.exe" -prj "/home/artmad/VLSI/VerilogLab/Operators/Conditional/conditional_op/conditional_operator_example_beh.prj" "work.conditional_operator_example" "work.glbl" 
