--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15408 paths analyzed, 2778 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.000ns.
--------------------------------------------------------------------------------
Slack:                  11.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_11 (FF)
  Destination:          f2_tdc_control/CS_countr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.934ns (Levels of Logic = 6)
  Clock Path Skew:      -0.031ns (0.724 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_11 to f2_tdc_control/CS_countr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y30.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/CS_countr_q_11
    SLICE_X5Y32.D3       net (fanout=2)        1.050   f2_tdc_control/CS_countr_q[11]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X6Y32.A2       net (fanout=15)       1.001   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X6Y32.CLK      Tas                   0.349   f2_tdc_control/CS_countr_q[10]
                                                       f2_tdc_control/Mmux_CS_countr_d281
                                                       f2_tdc_control/CS_countr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      8.934ns (2.069ns logic, 6.865ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  11.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_11 (FF)
  Destination:          f2_tdc_control/CS_countr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.809ns (Levels of Logic = 6)
  Clock Path Skew:      -0.031ns (0.724 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_11 to f2_tdc_control/CS_countr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y30.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/CS_countr_q_11
    SLICE_X5Y32.D3       net (fanout=2)        1.050   f2_tdc_control/CS_countr_q[11]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X6Y32.C4       net (fanout=15)       0.876   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X6Y32.CLK      Tas                   0.349   f2_tdc_control/CS_countr_q[10]
                                                       f2_tdc_control/Mmux_CS_countr_d321
                                                       f2_tdc_control/CS_countr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      8.809ns (2.069ns logic, 6.740ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  11.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_11 (FF)
  Destination:          f2_tdc_control/CS_countr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.720ns (Levels of Logic = 6)
  Clock Path Skew:      -0.031ns (0.724 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_11 to f2_tdc_control/CS_countr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y30.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/CS_countr_q_11
    SLICE_X5Y32.D3       net (fanout=2)        1.050   f2_tdc_control/CS_countr_q[11]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X6Y32.D4       net (fanout=15)       0.787   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X6Y32.CLK      Tas                   0.349   f2_tdc_control/CS_countr_q[10]
                                                       f2_tdc_control/Mmux_CS_countr_d41
                                                       f2_tdc_control/CS_countr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      8.720ns (2.069ns logic, 6.651ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  11.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_11 (FF)
  Destination:          f2_tdc_control/CS_countr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.671ns (Levels of Logic = 6)
  Clock Path Skew:      -0.031ns (0.724 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_11 to f2_tdc_control/CS_countr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y30.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/CS_countr_q_11
    SLICE_X5Y32.D3       net (fanout=2)        1.050   f2_tdc_control/CS_countr_q[11]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X6Y32.B5       net (fanout=15)       0.738   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X6Y32.CLK      Tas                   0.349   f2_tdc_control/CS_countr_q[10]
                                                       f2_tdc_control/Mmux_CS_countr_d301
                                                       f2_tdc_control/CS_countr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      8.671ns (2.069ns logic, 6.602ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  11.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_14 (FF)
  Destination:          f2_tdc_control/CS_countr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.627ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.331 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_14 to f2_tdc_control/CS_countr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y32.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q_14
    SLICE_X5Y32.D2       net (fanout=2)        0.743   f2_tdc_control/CS_countr_q[14]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X6Y32.A2       net (fanout=15)       1.001   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X6Y32.CLK      Tas                   0.349   f2_tdc_control/CS_countr_q[10]
                                                       f2_tdc_control/Mmux_CS_countr_d281
                                                       f2_tdc_control/CS_countr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      8.627ns (2.069ns logic, 6.558ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  11.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_11 (FF)
  Destination:          f2_tdc_control/start_signal_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.605ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.331 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_11 to f2_tdc_control/start_signal_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y30.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/CS_countr_q_11
    SLICE_X5Y32.D3       net (fanout=2)        1.050   f2_tdc_control/CS_countr_q[11]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X7Y30.B2       net (fanout=7)        2.089   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X7Y30.B        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/_n0295_inv1
    SLICE_X7Y30.A5       net (fanout=1)        0.230   f2_tdc_control/_n0295_inv
    SLICE_X7Y30.CLK      Tas                   0.373   start_signal_q
                                                       f2_tdc_control/start_signal_q_rstpot
                                                       f2_tdc_control/start_signal_q
    -------------------------------------------------  ---------------------------
    Total                                      8.605ns (2.093ns logic, 6.512ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  11.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_11 (FF)
  Destination:          f2_tdc_control/CS_countr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.614ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.340 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_11 to f2_tdc_control/CS_countr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y30.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/CS_countr_q_11
    SLICE_X5Y32.D3       net (fanout=2)        1.050   f2_tdc_control/CS_countr_q[11]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X2Y30.C5       net (fanout=15)       0.681   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X2Y30.CLK      Tas                   0.349   f2_tdc_control/CS_countr_q[2]
                                                       f2_tdc_control/Mmux_CS_countr_d161
                                                       f2_tdc_control/CS_countr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.614ns (2.069ns logic, 6.545ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  11.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_11 (FF)
  Destination:          f2_tdc_control/CS_countr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.537ns (Levels of Logic = 6)
  Clock Path Skew:      -0.030ns (0.725 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_11 to f2_tdc_control/CS_countr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y30.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/CS_countr_q_11
    SLICE_X5Y32.D3       net (fanout=2)        1.050   f2_tdc_control/CS_countr_q[11]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X5Y32.A4       net (fanout=15)       0.580   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X5Y32.CLK      Tas                   0.373   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/Mmux_CS_countr_d121
                                                       f2_tdc_control/CS_countr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      8.537ns (2.093ns logic, 6.444ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  11.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_11 (FF)
  Destination:          f2_tdc_control/CS_countr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.544ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_11 to f2_tdc_control/CS_countr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y30.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/CS_countr_q_11
    SLICE_X5Y32.D3       net (fanout=2)        1.050   f2_tdc_control/CS_countr_q[11]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X5Y31.B4       net (fanout=15)       0.587   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X5Y31.CLK      Tas                   0.373   f2_tdc_control/CS_countr_q[6]
                                                       f2_tdc_control/Mmux_CS_countr_d221
                                                       f2_tdc_control/CS_countr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      8.544ns (2.093ns logic, 6.451ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  11.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_11 (FF)
  Destination:          f2_tdc_control/CS_countr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.531ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.340 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_11 to f2_tdc_control/CS_countr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y30.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/CS_countr_q_11
    SLICE_X5Y32.D3       net (fanout=2)        1.050   f2_tdc_control/CS_countr_q[11]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X2Y30.D6       net (fanout=15)       0.598   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X2Y30.CLK      Tas                   0.349   f2_tdc_control/CS_countr_q[2]
                                                       f2_tdc_control/Mmux_CS_countr_d181
                                                       f2_tdc_control/CS_countr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.531ns (2.069ns logic, 6.462ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  11.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_11 (FF)
  Destination:          f2_tdc_control/CS_countr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.531ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_11 to f2_tdc_control/CS_countr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y30.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/CS_countr_q_11
    SLICE_X5Y32.D3       net (fanout=2)        1.050   f2_tdc_control/CS_countr_q[11]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X5Y30.A2       net (fanout=15)       0.574   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X5Y30.CLK      Tas                   0.373   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d61
                                                       f2_tdc_control/CS_countr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      8.531ns (2.093ns logic, 6.438ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  11.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_14 (FF)
  Destination:          f2_tdc_control/CS_countr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.502ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.331 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_14 to f2_tdc_control/CS_countr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y32.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q_14
    SLICE_X5Y32.D2       net (fanout=2)        0.743   f2_tdc_control/CS_countr_q[14]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X6Y32.C4       net (fanout=15)       0.876   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X6Y32.CLK      Tas                   0.349   f2_tdc_control/CS_countr_q[10]
                                                       f2_tdc_control/Mmux_CS_countr_d321
                                                       f2_tdc_control/CS_countr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      8.502ns (2.069ns logic, 6.433ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  11.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_11 (FF)
  Destination:          f2_tdc_control/CS_countr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.474ns (Levels of Logic = 6)
  Clock Path Skew:      -0.030ns (0.725 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_11 to f2_tdc_control/CS_countr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y30.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/CS_countr_q_11
    SLICE_X5Y32.D3       net (fanout=2)        1.050   f2_tdc_control/CS_countr_q[11]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X5Y32.B5       net (fanout=15)       0.517   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X5Y32.CLK      Tas                   0.373   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/Mmux_CS_countr_d141
                                                       f2_tdc_control/CS_countr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      8.474ns (2.093ns logic, 6.381ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  11.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_11 (FF)
  Destination:          f2_tdc_control/CS_countr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.490ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_11 to f2_tdc_control/CS_countr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y30.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/CS_countr_q_11
    SLICE_X5Y32.D3       net (fanout=2)        1.050   f2_tdc_control/CS_countr_q[11]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X5Y31.A4       net (fanout=15)       0.533   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X5Y31.CLK      Tas                   0.373   f2_tdc_control/CS_countr_q[6]
                                                       f2_tdc_control/Mmux_CS_countr_d201
                                                       f2_tdc_control/CS_countr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      8.490ns (2.093ns logic, 6.397ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  11.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_11 (FF)
  Destination:          f2_tdc_control/CS_countr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.426ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_11 to f2_tdc_control/CS_countr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y30.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/CS_countr_q_11
    SLICE_X5Y32.D3       net (fanout=2)        1.050   f2_tdc_control/CS_countr_q[11]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X5Y31.D5       net (fanout=15)       0.469   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X5Y31.CLK      Tas                   0.373   f2_tdc_control/CS_countr_q[6]
                                                       f2_tdc_control/Mmux_CS_countr_d261
                                                       f2_tdc_control/CS_countr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      8.426ns (2.093ns logic, 6.333ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  11.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_14 (FF)
  Destination:          f2_tdc_control/CS_countr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.413ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.331 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_14 to f2_tdc_control/CS_countr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y32.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q_14
    SLICE_X5Y32.D2       net (fanout=2)        0.743   f2_tdc_control/CS_countr_q[14]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X6Y32.D4       net (fanout=15)       0.787   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X6Y32.CLK      Tas                   0.349   f2_tdc_control/CS_countr_q[10]
                                                       f2_tdc_control/Mmux_CS_countr_d41
                                                       f2_tdc_control/CS_countr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      8.413ns (2.069ns logic, 6.344ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  11.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_11 (FF)
  Destination:          f2_tdc_control/CS_countr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.393ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_11 to f2_tdc_control/CS_countr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y30.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/CS_countr_q_11
    SLICE_X5Y32.D3       net (fanout=2)        1.050   f2_tdc_control/CS_countr_q[11]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X5Y31.C5       net (fanout=15)       0.436   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X5Y31.CLK      Tas                   0.373   f2_tdc_control/CS_countr_q[6]
                                                       f2_tdc_control/Mmux_CS_countr_d241
                                                       f2_tdc_control/CS_countr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      8.393ns (2.093ns logic, 6.300ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  11.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_14 (FF)
  Destination:          f2_tdc_control/CS_countr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.364ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.331 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_14 to f2_tdc_control/CS_countr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y32.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q_14
    SLICE_X5Y32.D2       net (fanout=2)        0.743   f2_tdc_control/CS_countr_q[14]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X6Y32.B5       net (fanout=15)       0.738   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X6Y32.CLK      Tas                   0.349   f2_tdc_control/CS_countr_q[10]
                                                       f2_tdc_control/Mmux_CS_countr_d301
                                                       f2_tdc_control/CS_countr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      8.364ns (2.069ns logic, 6.295ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  11.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_5 (FF)
  Destination:          f2_tdc_control/CS_countr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.350ns (Levels of Logic = 6)
  Clock Path Skew:      -0.031ns (0.724 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_5 to f2_tdc_control/CS_countr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.CQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[6]
                                                       f2_tdc_control/CS_countr_q_5
    SLICE_X5Y32.D5       net (fanout=2)        0.466   f2_tdc_control/CS_countr_q[5]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X6Y32.A2       net (fanout=15)       1.001   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X6Y32.CLK      Tas                   0.349   f2_tdc_control/CS_countr_q[10]
                                                       f2_tdc_control/Mmux_CS_countr_d281
                                                       f2_tdc_control/CS_countr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      8.350ns (2.069ns logic, 6.281ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  11.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_11 (FF)
  Destination:          f2_tdc_control/CS_countr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.341ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_11 to f2_tdc_control/CS_countr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y30.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/CS_countr_q_11
    SLICE_X5Y32.D3       net (fanout=2)        1.050   f2_tdc_control/CS_countr_q[11]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X5Y30.B4       net (fanout=15)       0.384   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X5Y30.CLK      Tas                   0.373   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d81
                                                       f2_tdc_control/CS_countr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      8.341ns (2.093ns logic, 6.248ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  11.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_14 (FF)
  Destination:          f2_tdc_control/CS_countr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.307ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.733 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_14 to f2_tdc_control/CS_countr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y32.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q_14
    SLICE_X5Y32.D2       net (fanout=2)        0.743   f2_tdc_control/CS_countr_q[14]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X2Y30.C5       net (fanout=15)       0.681   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X2Y30.CLK      Tas                   0.349   f2_tdc_control/CS_countr_q[2]
                                                       f2_tdc_control/Mmux_CS_countr_d161
                                                       f2_tdc_control/CS_countr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.307ns (2.069ns logic, 6.238ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  11.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_14 (FF)
  Destination:          f2_tdc_control/start_signal_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.298ns (Levels of Logic = 6)
  Clock Path Skew:      -0.030ns (0.724 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_14 to f2_tdc_control/start_signal_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y32.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q_14
    SLICE_X5Y32.D2       net (fanout=2)        0.743   f2_tdc_control/CS_countr_q[14]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X7Y30.B2       net (fanout=7)        2.089   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X7Y30.B        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/_n0295_inv1
    SLICE_X7Y30.A5       net (fanout=1)        0.230   f2_tdc_control/_n0295_inv
    SLICE_X7Y30.CLK      Tas                   0.373   start_signal_q
                                                       f2_tdc_control/start_signal_q_rstpot
                                                       f2_tdc_control/start_signal_q
    -------------------------------------------------  ---------------------------
    Total                                      8.298ns (2.093ns logic, 6.205ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  11.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_13 (FF)
  Destination:          f2_tdc_control/CS_countr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.275ns (Levels of Logic = 6)
  Clock Path Skew:      -0.031ns (0.724 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_13 to f2_tdc_control/CS_countr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y30.DQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/CS_countr_q_13
    SLICE_X5Y32.D6       net (fanout=2)        0.391   f2_tdc_control/CS_countr_q[13]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X6Y32.A2       net (fanout=15)       1.001   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X6Y32.CLK      Tas                   0.349   f2_tdc_control/CS_countr_q[10]
                                                       f2_tdc_control/Mmux_CS_countr_d281
                                                       f2_tdc_control/CS_countr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      8.275ns (2.069ns logic, 6.206ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  11.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_14 (FF)
  Destination:          f2_tdc_control/CS_countr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.237ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.726 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_14 to f2_tdc_control/CS_countr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y32.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q_14
    SLICE_X5Y32.D2       net (fanout=2)        0.743   f2_tdc_control/CS_countr_q[14]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X5Y31.B4       net (fanout=15)       0.587   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X5Y31.CLK      Tas                   0.373   f2_tdc_control/CS_countr_q[6]
                                                       f2_tdc_control/Mmux_CS_countr_d221
                                                       f2_tdc_control/CS_countr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      8.237ns (2.093ns logic, 6.144ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  11.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_5 (FF)
  Destination:          f2_tdc_control/CS_countr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.225ns (Levels of Logic = 6)
  Clock Path Skew:      -0.031ns (0.724 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_5 to f2_tdc_control/CS_countr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.CQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[6]
                                                       f2_tdc_control/CS_countr_q_5
    SLICE_X5Y32.D5       net (fanout=2)        0.466   f2_tdc_control/CS_countr_q[5]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X6Y32.C4       net (fanout=15)       0.876   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X6Y32.CLK      Tas                   0.349   f2_tdc_control/CS_countr_q[10]
                                                       f2_tdc_control/Mmux_CS_countr_d321
                                                       f2_tdc_control/CS_countr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      8.225ns (2.069ns logic, 6.156ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  11.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_14 (FF)
  Destination:          f2_tdc_control/CS_countr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.224ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.726 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_14 to f2_tdc_control/CS_countr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y32.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q_14
    SLICE_X5Y32.D2       net (fanout=2)        0.743   f2_tdc_control/CS_countr_q[14]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X5Y30.A2       net (fanout=15)       0.574   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X5Y30.CLK      Tas                   0.373   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d61
                                                       f2_tdc_control/CS_countr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      8.224ns (2.093ns logic, 6.131ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  11.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_14 (FF)
  Destination:          f2_tdc_control/CS_countr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.224ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.733 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_14 to f2_tdc_control/CS_countr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y32.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q_14
    SLICE_X5Y32.D2       net (fanout=2)        0.743   f2_tdc_control/CS_countr_q[14]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X2Y30.D6       net (fanout=15)       0.598   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X2Y30.CLK      Tas                   0.349   f2_tdc_control/CS_countr_q[2]
                                                       f2_tdc_control/Mmux_CS_countr_d181
                                                       f2_tdc_control/CS_countr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.224ns (2.069ns logic, 6.155ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  11.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_14 (FF)
  Destination:          f2_tdc_control/CS_countr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.230ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_14 to f2_tdc_control/CS_countr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y32.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q_14
    SLICE_X5Y32.D2       net (fanout=2)        0.743   f2_tdc_control/CS_countr_q[14]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X5Y32.A4       net (fanout=15)       0.580   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X5Y32.CLK      Tas                   0.373   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/Mmux_CS_countr_d121
                                                       f2_tdc_control/CS_countr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      8.230ns (2.093ns logic, 6.137ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  11.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_11 (FF)
  Destination:          f2_tdc_control/CS_countr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.223ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_11 to f2_tdc_control/CS_countr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y30.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/CS_countr_q_11
    SLICE_X5Y32.D3       net (fanout=2)        1.050   f2_tdc_control/CS_countr_q[11]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X5Y30.C3       net (fanout=7)        1.671   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X5Y30.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d1121
    SLICE_X5Y30.D5       net (fanout=15)       0.266   f2_tdc_control/Mmux_CS_countr_d112
    SLICE_X5Y30.CLK      Tas                   0.373   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/Mmux_CS_countr_d101
                                                       f2_tdc_control/CS_countr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      8.223ns (2.093ns logic, 6.130ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  11.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/CS_countr_q_11 (FF)
  Destination:          f2_tdc_control/time1_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.199ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.329 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/CS_countr_q_11 to f2_tdc_control/time1_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y30.AQ       Tcko                  0.430   f2_tdc_control/CS_countr_q[13]
                                                       f2_tdc_control/CS_countr_q_11
    SLICE_X5Y32.D3       net (fanout=2)        1.050   f2_tdc_control/CS_countr_q[11]
    SLICE_X5Y32.D        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>21
    SLICE_X5Y32.C5       net (fanout=2)        0.414   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_53_o<15>2
    SLICE_X5Y32.C        Tilo                  0.259   f2_tdc_control/CS_countr_q[15]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>11
    SLICE_X7Y30.D1       net (fanout=2)        1.015   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>1
    SLICE_X7Y30.D        Tilo                  0.259   start_signal_q
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>21
    SLICE_X8Y21.A2       net (fanout=2)        1.714   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_38_o<15>2
    SLICE_X8Y21.A        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o<15>1
    SLICE_X8Y21.B1       net (fanout=7)        1.244   f2_tdc_control/CS_countr_q[15]_GND_23_o_equal_42_o
    SLICE_X8Y21.B        Tilo                  0.254   f2_tdc_control/calib2_q[7]
                                                       f2_tdc_control/_n0319_inv1
    SLICE_X7Y19.CE       net (fanout=2)        0.639   f2_tdc_control/_n0319_inv
    SLICE_X7Y19.CLK      Tceck                 0.408   f2_tdc_control/time1_q[15]
                                                       f2_tdc_control/time1_q_14
    -------------------------------------------------  ---------------------------
    Total                                      8.199ns (2.123ns logic, 6.076ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f2_mems_control_mems_rom/Mram__n74351/CLKA
  Logical resource: f2_mems_control_mems_rom/Mram__n74351/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f2_mems_control_mems_rom/Mram__n74352/CLKA
  Logical resource: f2_mems_control_mems_rom/Mram__n74352/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f2_mems_control_mems_rom/Mram__n74353/CLKA
  Logical resource: f2_mems_control_mems_rom/Mram__n74353/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f2_mems_control_mems_rom/Mram__n74354/CLKA
  Logical resource: f2_mems_control_mems_rom/Mram__n74354/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f2_mems_control_mems_rom/Mram__n74355/CLKA
  Logical resource: f2_mems_control_mems_rom/Mram__n74355/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f2_mems_control_mems_rom/Mram__n74356/CLKA
  Logical resource: f2_mems_control_mems_rom/Mram__n74356/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f2_mems_control_mems_rom/Mram__n74357/CLKA
  Logical resource: f2_mems_control_mems_rom/Mram__n74357/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: f2_mems_control_mems_rom/Mram__n74358/CLKA
  Logical resource: f2_mems_control_mems_rom/Mram__n74358/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: my_clk_q/CLK0
  Logical resource: f2_tdc_ref_clk/my_clk_q/CK0
  Location pin: OLOGIC_X12Y32.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: my_clk_q_0/CLK0
  Logical resource: f2_FCLK/my_clk_q/CK0
  Location pin: OLOGIC_X0Y5.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X6Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/mosi_q/CLK0
  Logical resource: avr_interface/spi_slave/mosi_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[25]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem28/DP/CLK
  Location pin: SLICE_X4Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[25]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem26/DP/CLK
  Location pin: SLICE_X4Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[25]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem28/SP/CLK
  Location pin: SLICE_X4Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[25]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem26/SP/CLK
  Location pin: SLICE_X4Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[8]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem8/DP/CLK
  Location pin: SLICE_X4Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[8]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem9/DP/CLK
  Location pin: SLICE_X4Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[8]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem8/SP/CLK
  Location pin: SLICE_X4Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[8]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem9/SP/CLK
  Location pin: SLICE_X4Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[6]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem4/DP/CLK
  Location pin: SLICE_X4Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[6]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem7/DP/CLK
  Location pin: SLICE_X4Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[6]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem4/SP/CLK
  Location pin: SLICE_X4Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[6]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem7/SP/CLK
  Location pin: SLICE_X4Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[10]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem10/DP/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[10]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem11/DP/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[10]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem10/SP/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.000|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15408 paths, 0 nets, and 2957 connections

Design statistics:
   Minimum period:   9.000ns{1}   (Maximum frequency: 111.111MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan 31 04:42:11 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 404 MB



