
IOTSoptunna.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004400  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000026c  08004590  08004590  00014590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080047fc  080047fc  000200a4  2**0
                  CONTENTS
  4 .ARM          00000008  080047fc  080047fc  000147fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004804  08004804  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004804  08004804  00014804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004808  08004808  00014808  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  0800480c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001138  200000a4  080048b0  000200a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200011dc  080048b0  000211dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e5fd  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000020e0  00000000  00000000  0002e6d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a58  00000000  00000000  000307b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000930  00000000  00000000  00031210  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00026afb  00000000  00000000  00031b40  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a309  00000000  00000000  0005863b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e9fe1  00000000  00000000  00062944  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014c925  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b30  00000000  00000000  0014c9a0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000a4 	.word	0x200000a4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004578 	.word	0x08004578

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000a8 	.word	0x200000a8
 80001cc:	08004578 	.word	0x08004578

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <init_uart_interrupt>:
static bool error_flag = false;
static bool fail_flag = false;
static int retryConection = 0;


void init_uart_interrupt(void){
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart4, &rx_variable, 1);
 8000584:	2201      	movs	r2, #1
 8000586:	4903      	ldr	r1, [pc, #12]	; (8000594 <init_uart_interrupt+0x14>)
 8000588:	4803      	ldr	r0, [pc, #12]	; (8000598 <init_uart_interrupt+0x18>)
 800058a:	f002 fcb5 	bl	8002ef8 <HAL_UART_Receive_IT>
}
 800058e:	bf00      	nop
 8000590:	bd80      	pop	{r7, pc}
 8000592:	bf00      	nop
 8000594:	200000c0 	.word	0x200000c0
 8000598:	200010d4 	.word	0x200010d4

0800059c <HAL_UART_RxCpltCallback>:

/* Probably not the most efficient solution */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]

   if (huart->Instance == UART4) {
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	4a0b      	ldr	r2, [pc, #44]	; (80005d8 <HAL_UART_RxCpltCallback+0x3c>)
 80005aa:	4293      	cmp	r3, r2
 80005ac:	d10a      	bne.n	80005c4 <HAL_UART_RxCpltCallback+0x28>
      rx_buffer[rx_buffer_index++] = rx_variable;    // Add 1 byte to rx_Buffer
 80005ae:	4b0b      	ldr	r3, [pc, #44]	; (80005dc <HAL_UART_RxCpltCallback+0x40>)
 80005b0:	781b      	ldrb	r3, [r3, #0]
 80005b2:	1c5a      	adds	r2, r3, #1
 80005b4:	b2d1      	uxtb	r1, r2
 80005b6:	4a09      	ldr	r2, [pc, #36]	; (80005dc <HAL_UART_RxCpltCallback+0x40>)
 80005b8:	7011      	strb	r1, [r2, #0]
 80005ba:	461a      	mov	r2, r3
 80005bc:	4b08      	ldr	r3, [pc, #32]	; (80005e0 <HAL_UART_RxCpltCallback+0x44>)
 80005be:	7819      	ldrb	r1, [r3, #0]
 80005c0:	4b08      	ldr	r3, [pc, #32]	; (80005e4 <HAL_UART_RxCpltCallback+0x48>)
 80005c2:	5499      	strb	r1, [r3, r2]
    }
      HAL_UART_Receive_IT(&huart4, &rx_variable, 1); // Clear flags and read next byte
 80005c4:	2201      	movs	r2, #1
 80005c6:	4906      	ldr	r1, [pc, #24]	; (80005e0 <HAL_UART_RxCpltCallback+0x44>)
 80005c8:	4807      	ldr	r0, [pc, #28]	; (80005e8 <HAL_UART_RxCpltCallback+0x4c>)
 80005ca:	f002 fc95 	bl	8002ef8 <HAL_UART_Receive_IT>
}
 80005ce:	bf00      	nop
 80005d0:	3708      	adds	r7, #8
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	40004c00 	.word	0x40004c00
 80005dc:	200010c4 	.word	0x200010c4
 80005e0:	200000c0 	.word	0x200000c0
 80005e4:	200000c4 	.word	0x200000c4
 80005e8:	200010d4 	.word	0x200010d4

080005ec <hash>:

/* djb2 hashing algorithm which is used in mapping sent commands to the right ESP8266 response code */
const unsigned long hash(const char *str) {
 80005ec:	b480      	push	{r7}
 80005ee:	b085      	sub	sp, #20
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
    unsigned long hash = 5381;
 80005f4:	f241 5305 	movw	r3, #5381	; 0x1505
 80005f8:	60fb      	str	r3, [r7, #12]
    int c;

    while ((c = *str++))
 80005fa:	e006      	b.n	800060a <hash+0x1e>
        hash = ((hash << 5) + hash) + c;
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	015a      	lsls	r2, r3, #5
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	441a      	add	r2, r3
 8000604:	68bb      	ldr	r3, [r7, #8]
 8000606:	4413      	add	r3, r2
 8000608:	60fb      	str	r3, [r7, #12]
    while ((c = *str++))
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	1c5a      	adds	r2, r3, #1
 800060e:	607a      	str	r2, [r7, #4]
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	60bb      	str	r3, [r7, #8]
 8000614:	68bb      	ldr	r3, [r7, #8]
 8000616:	2b00      	cmp	r3, #0
 8000618:	d1f0      	bne.n	80005fc <hash+0x10>
    return hash;
 800061a:	68fb      	ldr	r3, [r7, #12]
}
 800061c:	4618      	mov	r0, r3
 800061e:	3714      	adds	r7, #20
 8000620:	46bd      	mov	sp, r7
 8000622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000626:	4770      	bx	lr

08000628 <esp8266_sendCommand>:

const char* esp8266_sendCommand(const char* command)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
	rx_buffer_index = 0;
 8000630:	4b1f      	ldr	r3, [pc, #124]	; (80006b0 <esp8266_sendCommand+0x88>)
 8000632:	2200      	movs	r2, #0
 8000634:	701a      	strb	r2, [r3, #0]
	error_flag = false;
 8000636:	4b1f      	ldr	r3, [pc, #124]	; (80006b4 <esp8266_sendCommand+0x8c>)
 8000638:	2200      	movs	r2, #0
 800063a:	701a      	strb	r2, [r3, #0]
	fail_flag = false;
 800063c:	4b1e      	ldr	r3, [pc, #120]	; (80006b8 <esp8266_sendCommand+0x90>)
 800063e:	2200      	movs	r2, #0
 8000640:	701a      	strb	r2, [r3, #0]

	memset(rx_buffer, 0, RX_BUFFER_SIZE);
 8000642:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000646:	2100      	movs	r1, #0
 8000648:	481c      	ldr	r0, [pc, #112]	; (80006bc <esp8266_sendCommand+0x94>)
 800064a:	f003 fb6d 	bl	8003d28 <memset>
	HAL_UART_Transmit(&huart4, (uint8_t*) command, strlen(command), 100);
 800064e:	6878      	ldr	r0, [r7, #4]
 8000650:	f7ff fdbe 	bl	80001d0 <strlen>
 8000654:	4603      	mov	r3, r0
 8000656:	b29a      	uxth	r2, r3
 8000658:	2364      	movs	r3, #100	; 0x64
 800065a:	6879      	ldr	r1, [r7, #4]
 800065c:	4818      	ldr	r0, [pc, #96]	; (80006c0 <esp8266_sendCommand+0x98>)
 800065e:	f002 fbb7 	bl	8002dd0 <HAL_UART_Transmit>

	// wait for OK or ERROR/FAIL
	while((strstr(rx_buffer, ESP8266_AT_OK_TERMINATOR) == NULL)){
 8000662:	e015      	b.n	8000690 <esp8266_sendCommand+0x68>
		if(strstr(rx_buffer, ESP8266_AT_ERROR) != NULL){
 8000664:	4917      	ldr	r1, [pc, #92]	; (80006c4 <esp8266_sendCommand+0x9c>)
 8000666:	4815      	ldr	r0, [pc, #84]	; (80006bc <esp8266_sendCommand+0x94>)
 8000668:	f003 fb86 	bl	8003d78 <strstr>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d003      	beq.n	800067a <esp8266_sendCommand+0x52>
			error_flag = true;
 8000672:	4b10      	ldr	r3, [pc, #64]	; (80006b4 <esp8266_sendCommand+0x8c>)
 8000674:	2201      	movs	r2, #1
 8000676:	701a      	strb	r2, [r3, #0]
			break;
 8000678:	e011      	b.n	800069e <esp8266_sendCommand+0x76>
		}
		if(strstr(rx_buffer, ESP8266_AT_FAIL) != NULL){
 800067a:	4913      	ldr	r1, [pc, #76]	; (80006c8 <esp8266_sendCommand+0xa0>)
 800067c:	480f      	ldr	r0, [pc, #60]	; (80006bc <esp8266_sendCommand+0x94>)
 800067e:	f003 fb7b 	bl	8003d78 <strstr>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d003      	beq.n	8000690 <esp8266_sendCommand+0x68>
			fail_flag = true;
 8000688:	4b0b      	ldr	r3, [pc, #44]	; (80006b8 <esp8266_sendCommand+0x90>)
 800068a:	2201      	movs	r2, #1
 800068c:	701a      	strb	r2, [r3, #0]
			break;
 800068e:	e006      	b.n	800069e <esp8266_sendCommand+0x76>
	while((strstr(rx_buffer, ESP8266_AT_OK_TERMINATOR) == NULL)){
 8000690:	490e      	ldr	r1, [pc, #56]	; (80006cc <esp8266_sendCommand+0xa4>)
 8000692:	480a      	ldr	r0, [pc, #40]	; (80006bc <esp8266_sendCommand+0x94>)
 8000694:	f003 fb70 	bl	8003d78 <strstr>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d0e2      	beq.n	8000664 <esp8266_sendCommand+0x3c>
		}
	}

	//HAL_UART_Transmit(&huart4, (uint8_t*) rx_buffer, strlen(rx_buffer), 100);
	//return evaluate(); would more efficient but not as clear in testing
	return get_return(command);
 800069e:	6878      	ldr	r0, [r7, #4]
 80006a0:	f000 f840 	bl	8000724 <get_return>
 80006a4:	4603      	mov	r3, r0
}
 80006a6:	4618      	mov	r0, r3
 80006a8:	3708      	adds	r7, #8
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	200010c4 	.word	0x200010c4
 80006b4:	200010c5 	.word	0x200010c5
 80006b8:	200010c6 	.word	0x200010c6
 80006bc:	200000c4 	.word	0x200000c4
 80006c0:	200010d4 	.word	0x200010d4
 80006c4:	0800463c 	.word	0x0800463c
 80006c8:	08004644 	.word	0x08004644
 80006cc:	08004630 	.word	0x08004630

080006d0 <esp8266_initialize>:
/*void esp8266_get_wifi_command(char* ref){
	sprintf (ref, "%s\"%s\",\"%s\"\r\n", ESP8266_AT_CWJAP_SET, SSID, PWD);
}*/

void esp8266_initialize()
{
 80006d0:	b590      	push	{r4, r7, lr}
 80006d2:	b08f      	sub	sp, #60	; 0x3c
 80006d4:	af02      	add	r7, sp, #8
	//Step 1, enable interrupts
	init_uart_interrupt();
 80006d6:	f7ff ff53 	bl	8000580 <init_uart_interrupt>

	//Step 2, initialize station mode
	char set_ESP8266_mode[] = "AT+CWMODE=1\r\n";
 80006da:	4b0d      	ldr	r3, [pc, #52]	; (8000710 <esp8266_initialize+0x40>)
 80006dc:	f107 0420 	add.w	r4, r7, #32
 80006e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006e2:	c407      	stmia	r4!, {r0, r1, r2}
 80006e4:	8023      	strh	r3, [r4, #0]
	//HAL_UART_Transmit(&huart2, (uint8_t *) set_ESP8266_mode, strlen(set_ESP8266_mode), 100); //For testing
	esp8266_sendCommand(set_ESP8266_mode);
 80006e6:	f107 0320 	add.w	r3, r7, #32
 80006ea:	4618      	mov	r0, r3
 80006ec:	f7ff ff9c 	bl	8000628 <esp8266_sendCommand>

	//Step 3, connect to wifi using "networkinfo.h"
	char connect_wifi[30];
	sprintf (connect_wifi, "%s\"%s\",\"%s\"\r\n", ESP8266_AT_CWJAP_SET, SSID, PWD);
 80006f0:	4638      	mov	r0, r7
 80006f2:	4b08      	ldr	r3, [pc, #32]	; (8000714 <esp8266_initialize+0x44>)
 80006f4:	9300      	str	r3, [sp, #0]
 80006f6:	4b08      	ldr	r3, [pc, #32]	; (8000718 <esp8266_initialize+0x48>)
 80006f8:	4a08      	ldr	r2, [pc, #32]	; (800071c <esp8266_initialize+0x4c>)
 80006fa:	4909      	ldr	r1, [pc, #36]	; (8000720 <esp8266_initialize+0x50>)
 80006fc:	f003 fb1c 	bl	8003d38 <siprintf>
	//HAL_UART_Transmit(&huart2, (uint8_t *) connect_wifi, strlen(connect_wifi), 100); //For testing
	esp8266_sendCommand(connect_wifi);
 8000700:	463b      	mov	r3, r7
 8000702:	4618      	mov	r0, r3
 8000704:	f7ff ff90 	bl	8000628 <esp8266_sendCommand>

	return;
 8000708:	bf00      	nop
}
 800070a:	3734      	adds	r7, #52	; 0x34
 800070c:	46bd      	mov	sp, r7
 800070e:	bd90      	pop	{r4, r7, pc}
 8000710:	080045a0 	.word	0x080045a0
 8000714:	2000000c 	.word	0x2000000c
 8000718:	20000000 	.word	0x20000000
 800071c:	0800474c 	.word	0x0800474c
 8000720:	08004590 	.word	0x08004590

08000724 <get_return>:

/* Returns the ESP8266 response code that is in the rx_buffer as a string,
 * this makes debugging and verification through testing easier, at the
 * cost of simplicity.
 */
const char* get_return(const char* command){
 8000724:	b580      	push	{r7, lr}
 8000726:	b084      	sub	sp, #16
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]

	if(strstr(command, ESP8266_AT_CWJAP_SET) != NULL)
 800072c:	497b      	ldr	r1, [pc, #492]	; (800091c <get_return+0x1f8>)
 800072e:	6878      	ldr	r0, [r7, #4]
 8000730:	f003 fb22 	bl	8003d78 <strstr>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d002      	beq.n	8000740 <get_return+0x1c>
		command = ESP8266_AT_CWJAP_SET;
 800073a:	4b78      	ldr	r3, [pc, #480]	; (800091c <get_return+0x1f8>)
 800073c:	607b      	str	r3, [r7, #4]
 800073e:	e012      	b.n	8000766 <get_return+0x42>
	else if(strstr(command, ESP8266_AT_START) != NULL)
 8000740:	4977      	ldr	r1, [pc, #476]	; (8000920 <get_return+0x1fc>)
 8000742:	6878      	ldr	r0, [r7, #4]
 8000744:	f003 fb18 	bl	8003d78 <strstr>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d002      	beq.n	8000754 <get_return+0x30>
		command = ESP8266_AT_START;
 800074e:	4b74      	ldr	r3, [pc, #464]	; (8000920 <get_return+0x1fc>)
 8000750:	607b      	str	r3, [r7, #4]
 8000752:	e008      	b.n	8000766 <get_return+0x42>
	else if(strstr(command, ESP8266_AT_SEND) != NULL)
 8000754:	4973      	ldr	r1, [pc, #460]	; (8000924 <get_return+0x200>)
 8000756:	6878      	ldr	r0, [r7, #4]
 8000758:	f003 fb0e 	bl	8003d78 <strstr>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <get_return+0x42>
		command = ESP8266_AT_SEND;
 8000762:	4b70      	ldr	r3, [pc, #448]	; (8000924 <get_return+0x200>)
 8000764:	607b      	str	r3, [r7, #4]

	KEYS return_type = hash(command);
 8000766:	6878      	ldr	r0, [r7, #4]
 8000768:	f7ff ff40 	bl	80005ec <hash>
 800076c:	60f8      	str	r0, [r7, #12]
	switch (return_type) {
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	4a6d      	ldr	r2, [pc, #436]	; (8000928 <get_return+0x204>)
 8000772:	4293      	cmp	r3, r2
 8000774:	f000 80c0 	beq.w	80008f8 <get_return+0x1d4>
 8000778:	4a6b      	ldr	r2, [pc, #428]	; (8000928 <get_return+0x204>)
 800077a:	4293      	cmp	r3, r2
 800077c:	d813      	bhi.n	80007a6 <get_return+0x82>
 800077e:	4a6b      	ldr	r2, [pc, #428]	; (800092c <get_return+0x208>)
 8000780:	4293      	cmp	r3, r2
 8000782:	d028      	beq.n	80007d6 <get_return+0xb2>
 8000784:	4a69      	ldr	r2, [pc, #420]	; (800092c <get_return+0x208>)
 8000786:	4293      	cmp	r3, r2
 8000788:	d806      	bhi.n	8000798 <get_return+0x74>
 800078a:	4a69      	ldr	r2, [pc, #420]	; (8000930 <get_return+0x20c>)
 800078c:	4293      	cmp	r3, r2
 800078e:	d022      	beq.n	80007d6 <get_return+0xb2>
 8000790:	4a68      	ldr	r2, [pc, #416]	; (8000934 <get_return+0x210>)
 8000792:	4293      	cmp	r3, r2
 8000794:	d01f      	beq.n	80007d6 <get_return+0xb2>
 8000796:	e0bb      	b.n	8000910 <get_return+0x1ec>
 8000798:	4a67      	ldr	r2, [pc, #412]	; (8000938 <get_return+0x214>)
 800079a:	4293      	cmp	r3, r2
 800079c:	d01b      	beq.n	80007d6 <get_return+0xb2>
 800079e:	4a67      	ldr	r2, [pc, #412]	; (800093c <get_return+0x218>)
 80007a0:	4293      	cmp	r3, r2
 80007a2:	d018      	beq.n	80007d6 <get_return+0xb2>
 80007a4:	e0b4      	b.n	8000910 <get_return+0x1ec>
 80007a6:	4a66      	ldr	r2, [pc, #408]	; (8000940 <get_return+0x21c>)
 80007a8:	4293      	cmp	r3, r2
 80007aa:	d054      	beq.n	8000856 <get_return+0x132>
 80007ac:	4a64      	ldr	r2, [pc, #400]	; (8000940 <get_return+0x21c>)
 80007ae:	4293      	cmp	r3, r2
 80007b0:	d806      	bhi.n	80007c0 <get_return+0x9c>
 80007b2:	4a64      	ldr	r2, [pc, #400]	; (8000944 <get_return+0x220>)
 80007b4:	4293      	cmp	r3, r2
 80007b6:	d039      	beq.n	800082c <get_return+0x108>
 80007b8:	4a63      	ldr	r2, [pc, #396]	; (8000948 <get_return+0x224>)
 80007ba:	4293      	cmp	r3, r2
 80007bc:	d00b      	beq.n	80007d6 <get_return+0xb2>
 80007be:	e0a7      	b.n	8000910 <get_return+0x1ec>
 80007c0:	4a62      	ldr	r2, [pc, #392]	; (800094c <get_return+0x228>)
 80007c2:	4293      	cmp	r3, r2
 80007c4:	f000 808c 	beq.w	80008e0 <get_return+0x1bc>
 80007c8:	4a61      	ldr	r2, [pc, #388]	; (8000950 <get_return+0x22c>)
 80007ca:	4293      	cmp	r3, r2
 80007cc:	d007      	beq.n	80007de <get_return+0xba>
 80007ce:	4a61      	ldr	r2, [pc, #388]	; (8000954 <get_return+0x230>)
 80007d0:	4293      	cmp	r3, r2
 80007d2:	d070      	beq.n	80008b6 <get_return+0x192>
 80007d4:	e09c      	b.n	8000910 <get_return+0x1ec>
		case ESP8266_AT_CWMODE_STATION_MODE_KEY:

		case ESP8266_AT_CIPMUX_KEY:

		case ESP8266_AT_CWQAP_KEY:
			return evaluate();
 80007d6:	f000 f8ef 	bl	80009b8 <evaluate>
 80007da:	4603      	mov	r3, r0
 80007dc:	e099      	b.n	8000912 <get_return+0x1ee>

		case ESP8266_AT_CWMODE_TEST_KEY:
			if(error_flag || fail_flag)
 80007de:	4b5e      	ldr	r3, [pc, #376]	; (8000958 <get_return+0x234>)
 80007e0:	781b      	ldrb	r3, [r3, #0]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d103      	bne.n	80007ee <get_return+0xca>
 80007e6:	4b5d      	ldr	r3, [pc, #372]	; (800095c <get_return+0x238>)
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <get_return+0xce>
				return ESP8266_AT_ERROR;
 80007ee:	4b5c      	ldr	r3, [pc, #368]	; (8000960 <get_return+0x23c>)
 80007f0:	e08f      	b.n	8000912 <get_return+0x1ee>
			else {
				if (strstr(rx_buffer, ESP8266_AT_CWMODE_1) != NULL)
 80007f2:	495c      	ldr	r1, [pc, #368]	; (8000964 <get_return+0x240>)
 80007f4:	485c      	ldr	r0, [pc, #368]	; (8000968 <get_return+0x244>)
 80007f6:	f003 fabf 	bl	8003d78 <strstr>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <get_return+0xe0>
					return ESP8266_AT_CWMODE_1;
 8000800:	4b58      	ldr	r3, [pc, #352]	; (8000964 <get_return+0x240>)
 8000802:	e086      	b.n	8000912 <get_return+0x1ee>
				else if(strstr(rx_buffer, ESP8266_AT_CWMODE_2) != NULL)
 8000804:	4959      	ldr	r1, [pc, #356]	; (800096c <get_return+0x248>)
 8000806:	4858      	ldr	r0, [pc, #352]	; (8000968 <get_return+0x244>)
 8000808:	f003 fab6 	bl	8003d78 <strstr>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <get_return+0xf2>
					return ESP8266_AT_CWMODE_2;
 8000812:	4b56      	ldr	r3, [pc, #344]	; (800096c <get_return+0x248>)
 8000814:	e07d      	b.n	8000912 <get_return+0x1ee>
				else if(strstr(rx_buffer, ESP8266_AT_CWMODE_3) != NULL)
 8000816:	4956      	ldr	r1, [pc, #344]	; (8000970 <get_return+0x24c>)
 8000818:	4853      	ldr	r0, [pc, #332]	; (8000968 <get_return+0x244>)
 800081a:	f003 faad 	bl	8003d78 <strstr>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <get_return+0x104>
					return ESP8266_AT_CWMODE_3;
 8000824:	4b52      	ldr	r3, [pc, #328]	; (8000970 <get_return+0x24c>)
 8000826:	e074      	b.n	8000912 <get_return+0x1ee>
				else
					return ESP8266_AT_UNKNOWN;
 8000828:	4b52      	ldr	r3, [pc, #328]	; (8000974 <get_return+0x250>)
 800082a:	e072      	b.n	8000912 <get_return+0x1ee>
			}

		case ESP8266_AT_CWJAP_TEST_KEY:
			if(error_flag || fail_flag)
 800082c:	4b4a      	ldr	r3, [pc, #296]	; (8000958 <get_return+0x234>)
 800082e:	781b      	ldrb	r3, [r3, #0]
 8000830:	2b00      	cmp	r3, #0
 8000832:	d103      	bne.n	800083c <get_return+0x118>
 8000834:	4b49      	ldr	r3, [pc, #292]	; (800095c <get_return+0x238>)
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <get_return+0x11c>
				return ESP8266_AT_ERROR;
 800083c:	4b48      	ldr	r3, [pc, #288]	; (8000960 <get_return+0x23c>)
 800083e:	e068      	b.n	8000912 <get_return+0x1ee>
			else {
				if(strstr(rx_buffer, ESP8266_AT_NO_AP))
 8000840:	494d      	ldr	r1, [pc, #308]	; (8000978 <get_return+0x254>)
 8000842:	4849      	ldr	r0, [pc, #292]	; (8000968 <get_return+0x244>)
 8000844:	f003 fa98 	bl	8003d78 <strstr>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <get_return+0x12e>
					return ESP8266_AT_WIFI_DISCONNECTED;
 800084e:	4b4b      	ldr	r3, [pc, #300]	; (800097c <get_return+0x258>)
 8000850:	e05f      	b.n	8000912 <get_return+0x1ee>
				else
					return ESP8266_AT_WIFI_CONNECTED;
 8000852:	4b4b      	ldr	r3, [pc, #300]	; (8000980 <get_return+0x25c>)
 8000854:	e05d      	b.n	8000912 <get_return+0x1ee>
			}

		case ESP8266_AT_CWJAP_SET_KEY:
			if(fail_flag || error_flag){
 8000856:	4b41      	ldr	r3, [pc, #260]	; (800095c <get_return+0x238>)
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d103      	bne.n	8000866 <get_return+0x142>
 800085e:	4b3e      	ldr	r3, [pc, #248]	; (8000958 <get_return+0x234>)
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d025      	beq.n	80008b2 <get_return+0x18e>
				if (strstr(rx_buffer, ESP8266_AT_CWJAP_1) != NULL)
 8000866:	4947      	ldr	r1, [pc, #284]	; (8000984 <get_return+0x260>)
 8000868:	483f      	ldr	r0, [pc, #252]	; (8000968 <get_return+0x244>)
 800086a:	f003 fa85 	bl	8003d78 <strstr>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d001      	beq.n	8000878 <get_return+0x154>
					return ESP8266_AT_TIMEOUT;
 8000874:	4b44      	ldr	r3, [pc, #272]	; (8000988 <get_return+0x264>)
 8000876:	e04c      	b.n	8000912 <get_return+0x1ee>
				else if((strstr(rx_buffer, ESP8266_AT_CWJAP_2) != NULL))
 8000878:	4944      	ldr	r1, [pc, #272]	; (800098c <get_return+0x268>)
 800087a:	483b      	ldr	r0, [pc, #236]	; (8000968 <get_return+0x244>)
 800087c:	f003 fa7c 	bl	8003d78 <strstr>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <get_return+0x166>
					return ESP8266_AT_WRONG_PWD;
 8000886:	4b42      	ldr	r3, [pc, #264]	; (8000990 <get_return+0x26c>)
 8000888:	e043      	b.n	8000912 <get_return+0x1ee>
				else if((strstr(rx_buffer, ESP8266_AT_CWJAP_3) != NULL))
 800088a:	4942      	ldr	r1, [pc, #264]	; (8000994 <get_return+0x270>)
 800088c:	4836      	ldr	r0, [pc, #216]	; (8000968 <get_return+0x244>)
 800088e:	f003 fa73 	bl	8003d78 <strstr>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <get_return+0x178>
					return ESP8266_AT_NO_TARGET;
 8000898:	4b3f      	ldr	r3, [pc, #252]	; (8000998 <get_return+0x274>)
 800089a:	e03a      	b.n	8000912 <get_return+0x1ee>
				else if((strstr(rx_buffer, ESP8266_AT_CWJAP_4) != NULL))
 800089c:	493f      	ldr	r1, [pc, #252]	; (800099c <get_return+0x278>)
 800089e:	4832      	ldr	r0, [pc, #200]	; (8000968 <get_return+0x244>)
 80008a0:	f003 fa6a 	bl	8003d78 <strstr>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <get_return+0x18a>
					return ESP8266_AT_CONNECTION_FAIL;
 80008aa:	4b3d      	ldr	r3, [pc, #244]	; (80009a0 <get_return+0x27c>)
 80008ac:	e031      	b.n	8000912 <get_return+0x1ee>
				else
					return ESP8266_AT_ERROR;
 80008ae:	4b2c      	ldr	r3, [pc, #176]	; (8000960 <get_return+0x23c>)
 80008b0:	e02f      	b.n	8000912 <get_return+0x1ee>
			}
			else
				return ESP8266_AT_WIFI_CONNECTED;
 80008b2:	4b33      	ldr	r3, [pc, #204]	; (8000980 <get_return+0x25c>)
 80008b4:	e02d      	b.n	8000912 <get_return+0x1ee>

		case ESP8266_AT_CIPMUX_TEST_KEY:
			if(error_flag || fail_flag)
 80008b6:	4b28      	ldr	r3, [pc, #160]	; (8000958 <get_return+0x234>)
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d103      	bne.n	80008c6 <get_return+0x1a2>
 80008be:	4b27      	ldr	r3, [pc, #156]	; (800095c <get_return+0x238>)
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <get_return+0x1a6>
				return ESP8266_AT_ERROR;
 80008c6:	4b26      	ldr	r3, [pc, #152]	; (8000960 <get_return+0x23c>)
 80008c8:	e023      	b.n	8000912 <get_return+0x1ee>
			else {
				if (strstr(rx_buffer, ESP8266_AT_CIPMUX_0) != NULL)
 80008ca:	4936      	ldr	r1, [pc, #216]	; (80009a4 <get_return+0x280>)
 80008cc:	4826      	ldr	r0, [pc, #152]	; (8000968 <get_return+0x244>)
 80008ce:	f003 fa53 	bl	8003d78 <strstr>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <get_return+0x1b8>
					return ESP8266_AT_CIPMUX_0;
 80008d8:	4b32      	ldr	r3, [pc, #200]	; (80009a4 <get_return+0x280>)
 80008da:	e01a      	b.n	8000912 <get_return+0x1ee>
				else
					return ESP8266_AT_CIPMUX_1;
 80008dc:	4b32      	ldr	r3, [pc, #200]	; (80009a8 <get_return+0x284>)
 80008de:	e018      	b.n	8000912 <get_return+0x1ee>
			}

		case ESP8266_AT_START_KEY:
			if(error_flag || fail_flag)
 80008e0:	4b1d      	ldr	r3, [pc, #116]	; (8000958 <get_return+0x234>)
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d103      	bne.n	80008f0 <get_return+0x1cc>
 80008e8:	4b1c      	ldr	r3, [pc, #112]	; (800095c <get_return+0x238>)
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d001      	beq.n	80008f4 <get_return+0x1d0>
				return ESP8266_AT_ERROR;
 80008f0:	4b1b      	ldr	r3, [pc, #108]	; (8000960 <get_return+0x23c>)
 80008f2:	e00e      	b.n	8000912 <get_return+0x1ee>
			return ESP8266_AT_CONNECT;
 80008f4:	4b2d      	ldr	r3, [pc, #180]	; (80009ac <get_return+0x288>)
 80008f6:	e00c      	b.n	8000912 <get_return+0x1ee>

		case ESP8266_AT_SEND_KEY:
			if(error_flag || fail_flag)
 80008f8:	4b17      	ldr	r3, [pc, #92]	; (8000958 <get_return+0x234>)
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d103      	bne.n	8000908 <get_return+0x1e4>
 8000900:	4b16      	ldr	r3, [pc, #88]	; (800095c <get_return+0x238>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	2b00      	cmp	r3, #0
 8000906:	d001      	beq.n	800090c <get_return+0x1e8>
				return ESP8266_AT_ERROR;
 8000908:	4b15      	ldr	r3, [pc, #84]	; (8000960 <get_return+0x23c>)
 800090a:	e002      	b.n	8000912 <get_return+0x1ee>
			return ESP8266_AT_SEND_OK;
 800090c:	4b28      	ldr	r3, [pc, #160]	; (80009b0 <get_return+0x28c>)
 800090e:	e000      	b.n	8000912 <get_return+0x1ee>

		default:
			return ESP8266_NOT_IMPLEMENTED;
 8000910:	4b28      	ldr	r3, [pc, #160]	; (80009b4 <get_return+0x290>)
			break;
	}
}
 8000912:	4618      	mov	r0, r3
 8000914:	3710      	adds	r7, #16
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	0800474c 	.word	0x0800474c
 8000920:	08004758 	.word	0x08004758
 8000924:	08004768 	.word	0x08004768
 8000928:	358a4068 	.word	0x358a4068
 800092c:	24047d02 	.word	0x24047d02
 8000930:	194200bf 	.word	0x194200bf
 8000934:	1a8dff78 	.word	0x1a8dff78
 8000938:	243fa9a9 	.word	0x243fa9a9
 800093c:	24cedd55 	.word	0x24cedd55
 8000940:	9bf0f337 	.word	0x9bf0f337
 8000944:	5bfaa730 	.word	0x5bfaa730
 8000948:	7c821b31 	.word	0x7c821b31
 800094c:	e7dadacc 	.word	0xe7dadacc
 8000950:	f5600f43 	.word	0xf5600f43
 8000954:	d9fa4211 	.word	0xd9fa4211
 8000958:	200010c5 	.word	0x200010c5
 800095c:	200010c6 	.word	0x200010c6
 8000960:	0800463c 	.word	0x0800463c
 8000964:	08004690 	.word	0x08004690
 8000968:	200000c4 	.word	0x200000c4
 800096c:	080046a0 	.word	0x080046a0
 8000970:	080046b0 	.word	0x080046b0
 8000974:	08004688 	.word	0x08004688
 8000978:	08004680 	.word	0x08004680
 800097c:	0800465c 	.word	0x0800465c
 8000980:	0800464c 	.word	0x0800464c
 8000984:	080046c0 	.word	0x080046c0
 8000988:	080046e0 	.word	0x080046e0
 800098c:	080046c8 	.word	0x080046c8
 8000990:	080046f4 	.word	0x080046f4
 8000994:	080046d0 	.word	0x080046d0
 8000998:	08004704 	.word	0x08004704
 800099c:	080046d8 	.word	0x080046d8
 80009a0:	08004720 	.word	0x08004720
 80009a4:	08004734 	.word	0x08004734
 80009a8:	08004740 	.word	0x08004740
 80009ac:	08004670 	.word	0x08004670
 80009b0:	08004678 	.word	0x08004678
 80009b4:	08004620 	.word	0x08004620

080009b8 <evaluate>:

const char* evaluate(void){
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0
	if(error_flag || fail_flag)
 80009bc:	4b07      	ldr	r3, [pc, #28]	; (80009dc <evaluate+0x24>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d103      	bne.n	80009cc <evaluate+0x14>
 80009c4:	4b06      	ldr	r3, [pc, #24]	; (80009e0 <evaluate+0x28>)
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <evaluate+0x18>
		return ESP8266_AT_ERROR;
 80009cc:	4b05      	ldr	r3, [pc, #20]	; (80009e4 <evaluate+0x2c>)
 80009ce:	e000      	b.n	80009d2 <evaluate+0x1a>
	return ESP8266_AT_OK;
 80009d0:	4b05      	ldr	r3, [pc, #20]	; (80009e8 <evaluate+0x30>)
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr
 80009dc:	200010c5 	.word	0x200010c5
 80009e0:	200010c6 	.word	0x200010c6
 80009e4:	0800463c 	.word	0x0800463c
 80009e8:	08004638 	.word	0x08004638

080009ec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b08a      	sub	sp, #40	; 0x28
 80009f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f2:	f107 0314 	add.w	r3, r7, #20
 80009f6:	2200      	movs	r2, #0
 80009f8:	601a      	str	r2, [r3, #0]
 80009fa:	605a      	str	r2, [r3, #4]
 80009fc:	609a      	str	r2, [r3, #8]
 80009fe:	60da      	str	r2, [r3, #12]
 8000a00:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a02:	4b2b      	ldr	r3, [pc, #172]	; (8000ab0 <MX_GPIO_Init+0xc4>)
 8000a04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a06:	4a2a      	ldr	r2, [pc, #168]	; (8000ab0 <MX_GPIO_Init+0xc4>)
 8000a08:	f043 0304 	orr.w	r3, r3, #4
 8000a0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a0e:	4b28      	ldr	r3, [pc, #160]	; (8000ab0 <MX_GPIO_Init+0xc4>)
 8000a10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a12:	f003 0304 	and.w	r3, r3, #4
 8000a16:	613b      	str	r3, [r7, #16]
 8000a18:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a1a:	4b25      	ldr	r3, [pc, #148]	; (8000ab0 <MX_GPIO_Init+0xc4>)
 8000a1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a1e:	4a24      	ldr	r2, [pc, #144]	; (8000ab0 <MX_GPIO_Init+0xc4>)
 8000a20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a26:	4b22      	ldr	r3, [pc, #136]	; (8000ab0 <MX_GPIO_Init+0xc4>)
 8000a28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a2e:	60fb      	str	r3, [r7, #12]
 8000a30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a32:	4b1f      	ldr	r3, [pc, #124]	; (8000ab0 <MX_GPIO_Init+0xc4>)
 8000a34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a36:	4a1e      	ldr	r2, [pc, #120]	; (8000ab0 <MX_GPIO_Init+0xc4>)
 8000a38:	f043 0301 	orr.w	r3, r3, #1
 8000a3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a3e:	4b1c      	ldr	r3, [pc, #112]	; (8000ab0 <MX_GPIO_Init+0xc4>)
 8000a40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a42:	f003 0301 	and.w	r3, r3, #1
 8000a46:	60bb      	str	r3, [r7, #8]
 8000a48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a4a:	4b19      	ldr	r3, [pc, #100]	; (8000ab0 <MX_GPIO_Init+0xc4>)
 8000a4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a4e:	4a18      	ldr	r2, [pc, #96]	; (8000ab0 <MX_GPIO_Init+0xc4>)
 8000a50:	f043 0302 	orr.w	r3, r3, #2
 8000a54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a56:	4b16      	ldr	r3, [pc, #88]	; (8000ab0 <MX_GPIO_Init+0xc4>)
 8000a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a5a:	f003 0302 	and.w	r3, r3, #2
 8000a5e:	607b      	str	r3, [r7, #4]
 8000a60:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a62:	2200      	movs	r2, #0
 8000a64:	2120      	movs	r1, #32
 8000a66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a6a:	f000 fe4d 	bl	8001708 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a6e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a74:	4b0f      	ldr	r3, [pc, #60]	; (8000ab4 <MX_GPIO_Init+0xc8>)
 8000a76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	4619      	mov	r1, r3
 8000a82:	480d      	ldr	r0, [pc, #52]	; (8000ab8 <MX_GPIO_Init+0xcc>)
 8000a84:	f000 fc98 	bl	80013b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000a88:	2320      	movs	r3, #32
 8000a8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a90:	2300      	movs	r3, #0
 8000a92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a94:	2300      	movs	r3, #0
 8000a96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a98:	f107 0314 	add.w	r3, r7, #20
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000aa2:	f000 fc89 	bl	80013b8 <HAL_GPIO_Init>

}
 8000aa6:	bf00      	nop
 8000aa8:	3728      	adds	r7, #40	; 0x28
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	40021000 	.word	0x40021000
 8000ab4:	10210000 	.word	0x10210000
 8000ab8:	48000800 	.word	0x48000800

08000abc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ac0:	f000 faac 	bl	800101c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ac4:	f000 f809 	bl	8000ada <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ac8:	f7ff ff90 	bl	80009ec <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000acc:	f000 f9d0 	bl	8000e70 <MX_USART2_UART_Init>
  MX_UART4_Init();
 8000ad0:	f000 f99e 	bl	8000e10 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  Test_program();
 8000ad4:	f000 f948 	bl	8000d68 <Test_program>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ad8:	e7fe      	b.n	8000ad8 <main+0x1c>

08000ada <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ada:	b580      	push	{r7, lr}
 8000adc:	b0b8      	sub	sp, #224	; 0xe0
 8000ade:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ae0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000ae4:	2244      	movs	r2, #68	; 0x44
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f003 f91d 	bl	8003d28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aee:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000af2:	2200      	movs	r2, #0
 8000af4:	601a      	str	r2, [r3, #0]
 8000af6:	605a      	str	r2, [r3, #4]
 8000af8:	609a      	str	r2, [r3, #8]
 8000afa:	60da      	str	r2, [r3, #12]
 8000afc:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000afe:	463b      	mov	r3, r7
 8000b00:	2288      	movs	r2, #136	; 0x88
 8000b02:	2100      	movs	r1, #0
 8000b04:	4618      	mov	r0, r3
 8000b06:	f003 f90f 	bl	8003d28 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b0a:	2302      	movs	r3, #2
 8000b0c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b10:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b14:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b18:	2310      	movs	r3, #16
 8000b1a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b1e:	2302      	movs	r3, #2
 8000b20:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b24:	2302      	movs	r3, #2
 8000b26:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000b2a:	2301      	movs	r3, #1
 8000b2c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000b30:	230a      	movs	r3, #10
 8000b32:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000b36:	2307      	movs	r3, #7
 8000b38:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b3c:	2302      	movs	r3, #2
 8000b3e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b42:	2302      	movs	r3, #2
 8000b44:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b48:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f000 fe57 	bl	8001800 <HAL_RCC_OscConfig>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000b58:	f000 f836 	bl	8000bc8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b5c:	230f      	movs	r3, #15
 8000b5e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b62:	2303      	movs	r3, #3
 8000b64:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b74:	2300      	movs	r3, #0
 8000b76:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b7a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000b7e:	2104      	movs	r1, #4
 8000b80:	4618      	mov	r0, r3
 8000b82:	f001 fa23 	bl	8001fcc <HAL_RCC_ClockConfig>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d001      	beq.n	8000b90 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000b8c:	f000 f81c 	bl	8000bc8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_UART4;
 8000b90:	230a      	movs	r3, #10
 8000b92:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b94:	2300      	movs	r3, #0
 8000b96:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b9c:	463b      	mov	r3, r7
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f001 fc18 	bl	80023d4 <HAL_RCCEx_PeriphCLKConfig>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000baa:	f000 f80d 	bl	8000bc8 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000bae:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000bb2:	f000 fdcf 	bl	8001754 <HAL_PWREx_ControlVoltageScaling>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8000bbc:	f000 f804 	bl	8000bc8 <Error_Handler>
  }
}
 8000bc0:	bf00      	nop
 8000bc2:	37e0      	adds	r7, #224	; 0xe0
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000bcc:	bf00      	nop
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr
	...

08000bd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b083      	sub	sp, #12
 8000bdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bde:	4b0f      	ldr	r3, [pc, #60]	; (8000c1c <HAL_MspInit+0x44>)
 8000be0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000be2:	4a0e      	ldr	r2, [pc, #56]	; (8000c1c <HAL_MspInit+0x44>)
 8000be4:	f043 0301 	orr.w	r3, r3, #1
 8000be8:	6613      	str	r3, [r2, #96]	; 0x60
 8000bea:	4b0c      	ldr	r3, [pc, #48]	; (8000c1c <HAL_MspInit+0x44>)
 8000bec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bee:	f003 0301 	and.w	r3, r3, #1
 8000bf2:	607b      	str	r3, [r7, #4]
 8000bf4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bf6:	4b09      	ldr	r3, [pc, #36]	; (8000c1c <HAL_MspInit+0x44>)
 8000bf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bfa:	4a08      	ldr	r2, [pc, #32]	; (8000c1c <HAL_MspInit+0x44>)
 8000bfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c00:	6593      	str	r3, [r2, #88]	; 0x58
 8000c02:	4b06      	ldr	r3, [pc, #24]	; (8000c1c <HAL_MspInit+0x44>)
 8000c04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c0a:	603b      	str	r3, [r7, #0]
 8000c0c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c0e:	bf00      	nop
 8000c10:	370c      	adds	r7, #12
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	40021000 	.word	0x40021000

08000c20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000c24:	bf00      	nop
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr

08000c2e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c2e:	b480      	push	{r7}
 8000c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c32:	e7fe      	b.n	8000c32 <HardFault_Handler+0x4>

08000c34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c38:	e7fe      	b.n	8000c38 <MemManage_Handler+0x4>

08000c3a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c3a:	b480      	push	{r7}
 8000c3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c3e:	e7fe      	b.n	8000c3e <BusFault_Handler+0x4>

08000c40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c44:	e7fe      	b.n	8000c44 <UsageFault_Handler+0x4>

08000c46 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c46:	b480      	push	{r7}
 8000c48:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c4a:	bf00      	nop
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr

08000c54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c58:	bf00      	nop
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr

08000c62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c62:	b480      	push	{r7}
 8000c64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c66:	bf00      	nop
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6e:	4770      	bx	lr

08000c70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c74:	f000 fa2e 	bl	80010d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c78:	bf00      	nop
 8000c7a:	bd80      	pop	{r7, pc}

08000c7c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8000c80:	4802      	ldr	r0, [pc, #8]	; (8000c8c <UART4_IRQHandler+0x10>)
 8000c82:	f002 f9db 	bl	800303c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8000c86:	bf00      	nop
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	200010d4 	.word	0x200010d4

08000c90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b086      	sub	sp, #24
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c98:	4a14      	ldr	r2, [pc, #80]	; (8000cec <_sbrk+0x5c>)
 8000c9a:	4b15      	ldr	r3, [pc, #84]	; (8000cf0 <_sbrk+0x60>)
 8000c9c:	1ad3      	subs	r3, r2, r3
 8000c9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ca4:	4b13      	ldr	r3, [pc, #76]	; (8000cf4 <_sbrk+0x64>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d102      	bne.n	8000cb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cac:	4b11      	ldr	r3, [pc, #68]	; (8000cf4 <_sbrk+0x64>)
 8000cae:	4a12      	ldr	r2, [pc, #72]	; (8000cf8 <_sbrk+0x68>)
 8000cb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cb2:	4b10      	ldr	r3, [pc, #64]	; (8000cf4 <_sbrk+0x64>)
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	4413      	add	r3, r2
 8000cba:	693a      	ldr	r2, [r7, #16]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	d207      	bcs.n	8000cd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cc0:	f003 f808 	bl	8003cd4 <__errno>
 8000cc4:	4602      	mov	r2, r0
 8000cc6:	230c      	movs	r3, #12
 8000cc8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000cca:	f04f 33ff 	mov.w	r3, #4294967295
 8000cce:	e009      	b.n	8000ce4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cd0:	4b08      	ldr	r3, [pc, #32]	; (8000cf4 <_sbrk+0x64>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cd6:	4b07      	ldr	r3, [pc, #28]	; (8000cf4 <_sbrk+0x64>)
 8000cd8:	681a      	ldr	r2, [r3, #0]
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	4413      	add	r3, r2
 8000cde:	4a05      	ldr	r2, [pc, #20]	; (8000cf4 <_sbrk+0x64>)
 8000ce0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ce2:	68fb      	ldr	r3, [r7, #12]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3718      	adds	r7, #24
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	20018000 	.word	0x20018000
 8000cf0:	00000400 	.word	0x00000400
 8000cf4:	200010c8 	.word	0x200010c8
 8000cf8:	200011e0 	.word	0x200011e0

08000cfc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d00:	4b17      	ldr	r3, [pc, #92]	; (8000d60 <SystemInit+0x64>)
 8000d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d06:	4a16      	ldr	r2, [pc, #88]	; (8000d60 <SystemInit+0x64>)
 8000d08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000d10:	4b14      	ldr	r3, [pc, #80]	; (8000d64 <SystemInit+0x68>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a13      	ldr	r2, [pc, #76]	; (8000d64 <SystemInit+0x68>)
 8000d16:	f043 0301 	orr.w	r3, r3, #1
 8000d1a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000d1c:	4b11      	ldr	r3, [pc, #68]	; (8000d64 <SystemInit+0x68>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000d22:	4b10      	ldr	r3, [pc, #64]	; (8000d64 <SystemInit+0x68>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	4a0f      	ldr	r2, [pc, #60]	; (8000d64 <SystemInit+0x68>)
 8000d28:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000d2c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000d30:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000d32:	4b0c      	ldr	r3, [pc, #48]	; (8000d64 <SystemInit+0x68>)
 8000d34:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d38:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000d3a:	4b0a      	ldr	r3, [pc, #40]	; (8000d64 <SystemInit+0x68>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	4a09      	ldr	r2, [pc, #36]	; (8000d64 <SystemInit+0x68>)
 8000d40:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d44:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000d46:	4b07      	ldr	r3, [pc, #28]	; (8000d64 <SystemInit+0x68>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d4c:	4b04      	ldr	r3, [pc, #16]	; (8000d60 <SystemInit+0x64>)
 8000d4e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d52:	609a      	str	r2, [r3, #8]
#endif
}
 8000d54:	bf00      	nop
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	e000ed00 	.word	0xe000ed00
 8000d64:	40021000 	.word	0x40021000

08000d68 <Test_program>:
static uint8_t rx_buffer_index = 0;
static bool error_flag = false;
static bool fail_flag = false;*/

void Test_program()
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
	Test_wifi_connect();
 8000d6c:	f000 f804 	bl	8000d78 <Test_wifi_connect>
	Test_connection();
 8000d70:	f000 f808 	bl	8000d84 <Test_connection>
	//Test_sendData();
}
 8000d74:	bf00      	nop
 8000d76:	bd80      	pop	{r7, pc}

08000d78 <Test_wifi_connect>:

void Test_wifi_connect()
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0

	HAL_UART_Transmit(&huart4, (uint8_t*) send_mode, strlen(send_mode), 100);

	esp8266_send_data("hej");*/

	esp8266_initialize();
 8000d7c:	f7ff fca8 	bl	80006d0 <esp8266_initialize>
	return;
 8000d80:	bf00      	nop
}
 8000d82:	bd80      	pop	{r7, pc}

08000d84 <Test_connection>:

void Test_connection()
{
 8000d84:	b590      	push	{r4, r7, lr}
 8000d86:	b093      	sub	sp, #76	; 0x4c
 8000d88:	af02      	add	r7, sp, #8
	/*eps8266_connection();
	return;*/
	char tcp_connect[30];
	sprintf(tcp_connect, "%s\"%s\",\"%s\",%s\r\n", ESP8266_AT_START, connection_type, remote_ip, remote_port);
 8000d8a:	f107 0020 	add.w	r0, r7, #32
 8000d8e:	4b17      	ldr	r3, [pc, #92]	; (8000dec <Test_connection+0x68>)
 8000d90:	9301      	str	r3, [sp, #4]
 8000d92:	4b17      	ldr	r3, [pc, #92]	; (8000df0 <Test_connection+0x6c>)
 8000d94:	9300      	str	r3, [sp, #0]
 8000d96:	4b17      	ldr	r3, [pc, #92]	; (8000df4 <Test_connection+0x70>)
 8000d98:	4a17      	ldr	r2, [pc, #92]	; (8000df8 <Test_connection+0x74>)
 8000d9a:	4918      	ldr	r1, [pc, #96]	; (8000dfc <Test_connection+0x78>)
 8000d9c:	f002 ffcc 	bl	8003d38 <siprintf>
	//HAL_UART_Transmit(&huart2, (uint8_t *) tcp_connect, strlen(tcp_connect), 100); //For testing
	esp8266_sendCommand(tcp_connect);
 8000da0:	f107 0320 	add.w	r3, r7, #32
 8000da4:	4618      	mov	r0, r3
 8000da6:	f7ff fc3f 	bl	8000628 <esp8266_sendCommand>

	char send_mode[] = "AT+CIPSEND=7\r\n";
 8000daa:	4b15      	ldr	r3, [pc, #84]	; (8000e00 <Test_connection+0x7c>)
 8000dac:	f107 0410 	add.w	r4, r7, #16
 8000db0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000db2:	c407      	stmia	r4!, {r0, r1, r2}
 8000db4:	8023      	strh	r3, [r4, #0]
 8000db6:	3402      	adds	r4, #2
 8000db8:	0c1b      	lsrs	r3, r3, #16
 8000dba:	7023      	strb	r3, [r4, #0]
	esp8266_sendCommand(send_mode);
 8000dbc:	f107 0310 	add.w	r3, r7, #16
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f7ff fc31 	bl	8000628 <esp8266_sendCommand>
	HAL_UART_Transmit(&huart4, (uint8_t*) "hej\r\n", strlen("hej\r\n"), 100);
 8000dc6:	2364      	movs	r3, #100	; 0x64
 8000dc8:	2205      	movs	r2, #5
 8000dca:	490e      	ldr	r1, [pc, #56]	; (8000e04 <Test_connection+0x80>)
 8000dcc:	480e      	ldr	r0, [pc, #56]	; (8000e08 <Test_connection+0x84>)
 8000dce:	f001 ffff 	bl	8002dd0 <HAL_UART_Transmit>

	char send_stop[] = "AT+CIPCLOSE=0\r\n";
 8000dd2:	4b0e      	ldr	r3, [pc, #56]	; (8000e0c <Test_connection+0x88>)
 8000dd4:	463c      	mov	r4, r7
 8000dd6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000dd8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	esp8266_sendCommand(send_stop);
 8000ddc:	463b      	mov	r3, r7
 8000dde:	4618      	mov	r0, r3
 8000de0:	f7ff fc22 	bl	8000628 <esp8266_sendCommand>
	return;
 8000de4:	bf00      	nop
}
 8000de6:	3744      	adds	r7, #68	; 0x44
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd90      	pop	{r4, r7, pc}
 8000dec:	20000030 	.word	0x20000030
 8000df0:	20000020 	.word	0x20000020
 8000df4:	2000001c 	.word	0x2000001c
 8000df8:	080047bc 	.word	0x080047bc
 8000dfc:	080045e4 	.word	0x080045e4
 8000e00:	08004600 	.word	0x08004600
 8000e04:	080045f8 	.word	0x080045f8
 8000e08:	200010d4 	.word	0x200010d4
 8000e0c:	08004610 	.word	0x08004610

08000e10 <MX_UART4_Init>:
UART_HandleTypeDef huart4;
UART_HandleTypeDef huart2;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 8000e14:	4b14      	ldr	r3, [pc, #80]	; (8000e68 <MX_UART4_Init+0x58>)
 8000e16:	4a15      	ldr	r2, [pc, #84]	; (8000e6c <MX_UART4_Init+0x5c>)
 8000e18:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000e1a:	4b13      	ldr	r3, [pc, #76]	; (8000e68 <MX_UART4_Init+0x58>)
 8000e1c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e20:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000e22:	4b11      	ldr	r3, [pc, #68]	; (8000e68 <MX_UART4_Init+0x58>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000e28:	4b0f      	ldr	r3, [pc, #60]	; (8000e68 <MX_UART4_Init+0x58>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000e2e:	4b0e      	ldr	r3, [pc, #56]	; (8000e68 <MX_UART4_Init+0x58>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000e34:	4b0c      	ldr	r3, [pc, #48]	; (8000e68 <MX_UART4_Init+0x58>)
 8000e36:	220c      	movs	r2, #12
 8000e38:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e3a:	4b0b      	ldr	r3, [pc, #44]	; (8000e68 <MX_UART4_Init+0x58>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e40:	4b09      	ldr	r3, [pc, #36]	; (8000e68 <MX_UART4_Init+0x58>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e46:	4b08      	ldr	r3, [pc, #32]	; (8000e68 <MX_UART4_Init+0x58>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e4c:	4b06      	ldr	r3, [pc, #24]	; (8000e68 <MX_UART4_Init+0x58>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000e52:	4805      	ldr	r0, [pc, #20]	; (8000e68 <MX_UART4_Init+0x58>)
 8000e54:	f001 ff6e 	bl	8002d34 <HAL_UART_Init>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d001      	beq.n	8000e62 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8000e5e:	f7ff feb3 	bl	8000bc8 <Error_Handler>
  }

}
 8000e62:	bf00      	nop
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	200010d4 	.word	0x200010d4
 8000e6c:	40004c00 	.word	0x40004c00

08000e70 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8000e74:	4b14      	ldr	r3, [pc, #80]	; (8000ec8 <MX_USART2_UART_Init+0x58>)
 8000e76:	4a15      	ldr	r2, [pc, #84]	; (8000ecc <MX_USART2_UART_Init+0x5c>)
 8000e78:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e7a:	4b13      	ldr	r3, [pc, #76]	; (8000ec8 <MX_USART2_UART_Init+0x58>)
 8000e7c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e80:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e82:	4b11      	ldr	r3, [pc, #68]	; (8000ec8 <MX_USART2_UART_Init+0x58>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e88:	4b0f      	ldr	r3, [pc, #60]	; (8000ec8 <MX_USART2_UART_Init+0x58>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e8e:	4b0e      	ldr	r3, [pc, #56]	; (8000ec8 <MX_USART2_UART_Init+0x58>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e94:	4b0c      	ldr	r3, [pc, #48]	; (8000ec8 <MX_USART2_UART_Init+0x58>)
 8000e96:	220c      	movs	r2, #12
 8000e98:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e9a:	4b0b      	ldr	r3, [pc, #44]	; (8000ec8 <MX_USART2_UART_Init+0x58>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ea0:	4b09      	ldr	r3, [pc, #36]	; (8000ec8 <MX_USART2_UART_Init+0x58>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ea6:	4b08      	ldr	r3, [pc, #32]	; (8000ec8 <MX_USART2_UART_Init+0x58>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000eac:	4b06      	ldr	r3, [pc, #24]	; (8000ec8 <MX_USART2_UART_Init+0x58>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000eb2:	4805      	ldr	r0, [pc, #20]	; (8000ec8 <MX_USART2_UART_Init+0x58>)
 8000eb4:	f001 ff3e 	bl	8002d34 <HAL_UART_Init>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000ebe:	f7ff fe83 	bl	8000bc8 <Error_Handler>
  }

}
 8000ec2:	bf00      	nop
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	20001154 	.word	0x20001154
 8000ecc:	40004400 	.word	0x40004400

08000ed0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b08c      	sub	sp, #48	; 0x30
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed8:	f107 031c 	add.w	r3, r7, #28
 8000edc:	2200      	movs	r2, #0
 8000ede:	601a      	str	r2, [r3, #0]
 8000ee0:	605a      	str	r2, [r3, #4]
 8000ee2:	609a      	str	r2, [r3, #8]
 8000ee4:	60da      	str	r2, [r3, #12]
 8000ee6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a33      	ldr	r2, [pc, #204]	; (8000fbc <HAL_UART_MspInit+0xec>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d131      	bne.n	8000f56 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000ef2:	4b33      	ldr	r3, [pc, #204]	; (8000fc0 <HAL_UART_MspInit+0xf0>)
 8000ef4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ef6:	4a32      	ldr	r2, [pc, #200]	; (8000fc0 <HAL_UART_MspInit+0xf0>)
 8000ef8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000efc:	6593      	str	r3, [r2, #88]	; 0x58
 8000efe:	4b30      	ldr	r3, [pc, #192]	; (8000fc0 <HAL_UART_MspInit+0xf0>)
 8000f00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f02:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000f06:	61bb      	str	r3, [r7, #24]
 8000f08:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f0a:	4b2d      	ldr	r3, [pc, #180]	; (8000fc0 <HAL_UART_MspInit+0xf0>)
 8000f0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f0e:	4a2c      	ldr	r2, [pc, #176]	; (8000fc0 <HAL_UART_MspInit+0xf0>)
 8000f10:	f043 0301 	orr.w	r3, r3, #1
 8000f14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f16:	4b2a      	ldr	r3, [pc, #168]	; (8000fc0 <HAL_UART_MspInit+0xf0>)
 8000f18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f1a:	f003 0301 	and.w	r3, r3, #1
 8000f1e:	617b      	str	r3, [r7, #20]
 8000f20:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000f22:	2303      	movs	r3, #3
 8000f24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f26:	2302      	movs	r3, #2
 8000f28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f2e:	2303      	movs	r3, #3
 8000f30:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000f32:	2308      	movs	r3, #8
 8000f34:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f36:	f107 031c 	add.w	r3, r7, #28
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f40:	f000 fa3a 	bl	80013b8 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8000f44:	2200      	movs	r2, #0
 8000f46:	2100      	movs	r1, #0
 8000f48:	2034      	movs	r0, #52	; 0x34
 8000f4a:	f000 f9be 	bl	80012ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8000f4e:	2034      	movs	r0, #52	; 0x34
 8000f50:	f000 f9d7 	bl	8001302 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000f54:	e02d      	b.n	8000fb2 <HAL_UART_MspInit+0xe2>
  else if(uartHandle->Instance==USART2)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4a1a      	ldr	r2, [pc, #104]	; (8000fc4 <HAL_UART_MspInit+0xf4>)
 8000f5c:	4293      	cmp	r3, r2
 8000f5e:	d128      	bne.n	8000fb2 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f60:	4b17      	ldr	r3, [pc, #92]	; (8000fc0 <HAL_UART_MspInit+0xf0>)
 8000f62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f64:	4a16      	ldr	r2, [pc, #88]	; (8000fc0 <HAL_UART_MspInit+0xf0>)
 8000f66:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f6a:	6593      	str	r3, [r2, #88]	; 0x58
 8000f6c:	4b14      	ldr	r3, [pc, #80]	; (8000fc0 <HAL_UART_MspInit+0xf0>)
 8000f6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f74:	613b      	str	r3, [r7, #16]
 8000f76:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f78:	4b11      	ldr	r3, [pc, #68]	; (8000fc0 <HAL_UART_MspInit+0xf0>)
 8000f7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f7c:	4a10      	ldr	r2, [pc, #64]	; (8000fc0 <HAL_UART_MspInit+0xf0>)
 8000f7e:	f043 0301 	orr.w	r3, r3, #1
 8000f82:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f84:	4b0e      	ldr	r3, [pc, #56]	; (8000fc0 <HAL_UART_MspInit+0xf0>)
 8000f86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f88:	f003 0301 	and.w	r3, r3, #1
 8000f8c:	60fb      	str	r3, [r7, #12]
 8000f8e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000f90:	230c      	movs	r3, #12
 8000f92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f94:	2302      	movs	r3, #2
 8000f96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f9c:	2303      	movs	r3, #3
 8000f9e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000fa0:	2307      	movs	r3, #7
 8000fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa4:	f107 031c 	add.w	r3, r7, #28
 8000fa8:	4619      	mov	r1, r3
 8000faa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fae:	f000 fa03 	bl	80013b8 <HAL_GPIO_Init>
}
 8000fb2:	bf00      	nop
 8000fb4:	3730      	adds	r7, #48	; 0x30
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	40004c00 	.word	0x40004c00
 8000fc0:	40021000 	.word	0x40021000
 8000fc4:	40004400 	.word	0x40004400

08000fc8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000fc8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001000 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000fcc:	f7ff fe96 	bl	8000cfc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000fd0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000fd2:	e003      	b.n	8000fdc <LoopCopyDataInit>

08000fd4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000fd4:	4b0b      	ldr	r3, [pc, #44]	; (8001004 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000fd6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000fd8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000fda:	3104      	adds	r1, #4

08000fdc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000fdc:	480a      	ldr	r0, [pc, #40]	; (8001008 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000fde:	4b0b      	ldr	r3, [pc, #44]	; (800100c <LoopForever+0xe>)
	adds	r2, r0, r1
 8000fe0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000fe2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000fe4:	d3f6      	bcc.n	8000fd4 <CopyDataInit>
	ldr	r2, =_sbss
 8000fe6:	4a0a      	ldr	r2, [pc, #40]	; (8001010 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000fe8:	e002      	b.n	8000ff0 <LoopFillZerobss>

08000fea <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000fea:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000fec:	f842 3b04 	str.w	r3, [r2], #4

08000ff0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000ff0:	4b08      	ldr	r3, [pc, #32]	; (8001014 <LoopForever+0x16>)
	cmp	r2, r3
 8000ff2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000ff4:	d3f9      	bcc.n	8000fea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ff6:	f002 fe73 	bl	8003ce0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ffa:	f7ff fd5f 	bl	8000abc <main>

08000ffe <LoopForever>:

LoopForever:
    b LoopForever
 8000ffe:	e7fe      	b.n	8000ffe <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001000:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001004:	0800480c 	.word	0x0800480c
	ldr	r0, =_sdata
 8001008:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800100c:	200000a4 	.word	0x200000a4
	ldr	r2, =_sbss
 8001010:	200000a4 	.word	0x200000a4
	ldr	r3, = _ebss
 8001014:	200011dc 	.word	0x200011dc

08001018 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001018:	e7fe      	b.n	8001018 <ADC1_2_IRQHandler>
	...

0800101c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001022:	2300      	movs	r3, #0
 8001024:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001026:	4b0c      	ldr	r3, [pc, #48]	; (8001058 <HAL_Init+0x3c>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4a0b      	ldr	r2, [pc, #44]	; (8001058 <HAL_Init+0x3c>)
 800102c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001030:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001032:	2003      	movs	r0, #3
 8001034:	f000 f93e 	bl	80012b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001038:	2000      	movs	r0, #0
 800103a:	f000 f80f 	bl	800105c <HAL_InitTick>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d002      	beq.n	800104a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001044:	2301      	movs	r3, #1
 8001046:	71fb      	strb	r3, [r7, #7]
 8001048:	e001      	b.n	800104e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800104a:	f7ff fdc5 	bl	8000bd8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800104e:	79fb      	ldrb	r3, [r7, #7]
}
 8001050:	4618      	mov	r0, r3
 8001052:	3708      	adds	r7, #8
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	40022000 	.word	0x40022000

0800105c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001064:	2300      	movs	r3, #0
 8001066:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001068:	4b17      	ldr	r3, [pc, #92]	; (80010c8 <HAL_InitTick+0x6c>)
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d023      	beq.n	80010b8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001070:	4b16      	ldr	r3, [pc, #88]	; (80010cc <HAL_InitTick+0x70>)
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	4b14      	ldr	r3, [pc, #80]	; (80010c8 <HAL_InitTick+0x6c>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	4619      	mov	r1, r3
 800107a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800107e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001082:	fbb2 f3f3 	udiv	r3, r2, r3
 8001086:	4618      	mov	r0, r3
 8001088:	f000 f949 	bl	800131e <HAL_SYSTICK_Config>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d10f      	bne.n	80010b2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2b0f      	cmp	r3, #15
 8001096:	d809      	bhi.n	80010ac <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001098:	2200      	movs	r2, #0
 800109a:	6879      	ldr	r1, [r7, #4]
 800109c:	f04f 30ff 	mov.w	r0, #4294967295
 80010a0:	f000 f913 	bl	80012ca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010a4:	4a0a      	ldr	r2, [pc, #40]	; (80010d0 <HAL_InitTick+0x74>)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6013      	str	r3, [r2, #0]
 80010aa:	e007      	b.n	80010bc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80010ac:	2301      	movs	r3, #1
 80010ae:	73fb      	strb	r3, [r7, #15]
 80010b0:	e004      	b.n	80010bc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80010b2:	2301      	movs	r3, #1
 80010b4:	73fb      	strb	r3, [r7, #15]
 80010b6:	e001      	b.n	80010bc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80010b8:	2301      	movs	r3, #1
 80010ba:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80010bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3710      	adds	r7, #16
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	2000003c 	.word	0x2000003c
 80010cc:	20000018 	.word	0x20000018
 80010d0:	20000038 	.word	0x20000038

080010d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80010d8:	4b06      	ldr	r3, [pc, #24]	; (80010f4 <HAL_IncTick+0x20>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	461a      	mov	r2, r3
 80010de:	4b06      	ldr	r3, [pc, #24]	; (80010f8 <HAL_IncTick+0x24>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4413      	add	r3, r2
 80010e4:	4a04      	ldr	r2, [pc, #16]	; (80010f8 <HAL_IncTick+0x24>)
 80010e6:	6013      	str	r3, [r2, #0]
}
 80010e8:	bf00      	nop
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	2000003c 	.word	0x2000003c
 80010f8:	200011d4 	.word	0x200011d4

080010fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001100:	4b03      	ldr	r3, [pc, #12]	; (8001110 <HAL_GetTick+0x14>)
 8001102:	681b      	ldr	r3, [r3, #0]
}
 8001104:	4618      	mov	r0, r3
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	200011d4 	.word	0x200011d4

08001114 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001114:	b480      	push	{r7}
 8001116:	b085      	sub	sp, #20
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	f003 0307 	and.w	r3, r3, #7
 8001122:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001124:	4b0c      	ldr	r3, [pc, #48]	; (8001158 <__NVIC_SetPriorityGrouping+0x44>)
 8001126:	68db      	ldr	r3, [r3, #12]
 8001128:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800112a:	68ba      	ldr	r2, [r7, #8]
 800112c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001130:	4013      	ands	r3, r2
 8001132:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001138:	68bb      	ldr	r3, [r7, #8]
 800113a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800113c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001140:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001144:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001146:	4a04      	ldr	r2, [pc, #16]	; (8001158 <__NVIC_SetPriorityGrouping+0x44>)
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	60d3      	str	r3, [r2, #12]
}
 800114c:	bf00      	nop
 800114e:	3714      	adds	r7, #20
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr
 8001158:	e000ed00 	.word	0xe000ed00

0800115c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001160:	4b04      	ldr	r3, [pc, #16]	; (8001174 <__NVIC_GetPriorityGrouping+0x18>)
 8001162:	68db      	ldr	r3, [r3, #12]
 8001164:	0a1b      	lsrs	r3, r3, #8
 8001166:	f003 0307 	and.w	r3, r3, #7
}
 800116a:	4618      	mov	r0, r3
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr
 8001174:	e000ed00 	.word	0xe000ed00

08001178 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001186:	2b00      	cmp	r3, #0
 8001188:	db0b      	blt.n	80011a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800118a:	79fb      	ldrb	r3, [r7, #7]
 800118c:	f003 021f 	and.w	r2, r3, #31
 8001190:	4907      	ldr	r1, [pc, #28]	; (80011b0 <__NVIC_EnableIRQ+0x38>)
 8001192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001196:	095b      	lsrs	r3, r3, #5
 8001198:	2001      	movs	r0, #1
 800119a:	fa00 f202 	lsl.w	r2, r0, r2
 800119e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80011a2:	bf00      	nop
 80011a4:	370c      	adds	r7, #12
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	e000e100 	.word	0xe000e100

080011b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	4603      	mov	r3, r0
 80011bc:	6039      	str	r1, [r7, #0]
 80011be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	db0a      	blt.n	80011de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	b2da      	uxtb	r2, r3
 80011cc:	490c      	ldr	r1, [pc, #48]	; (8001200 <__NVIC_SetPriority+0x4c>)
 80011ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011d2:	0112      	lsls	r2, r2, #4
 80011d4:	b2d2      	uxtb	r2, r2
 80011d6:	440b      	add	r3, r1
 80011d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011dc:	e00a      	b.n	80011f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	b2da      	uxtb	r2, r3
 80011e2:	4908      	ldr	r1, [pc, #32]	; (8001204 <__NVIC_SetPriority+0x50>)
 80011e4:	79fb      	ldrb	r3, [r7, #7]
 80011e6:	f003 030f 	and.w	r3, r3, #15
 80011ea:	3b04      	subs	r3, #4
 80011ec:	0112      	lsls	r2, r2, #4
 80011ee:	b2d2      	uxtb	r2, r2
 80011f0:	440b      	add	r3, r1
 80011f2:	761a      	strb	r2, [r3, #24]
}
 80011f4:	bf00      	nop
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr
 8001200:	e000e100 	.word	0xe000e100
 8001204:	e000ed00 	.word	0xe000ed00

08001208 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001208:	b480      	push	{r7}
 800120a:	b089      	sub	sp, #36	; 0x24
 800120c:	af00      	add	r7, sp, #0
 800120e:	60f8      	str	r0, [r7, #12]
 8001210:	60b9      	str	r1, [r7, #8]
 8001212:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	f003 0307 	and.w	r3, r3, #7
 800121a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800121c:	69fb      	ldr	r3, [r7, #28]
 800121e:	f1c3 0307 	rsb	r3, r3, #7
 8001222:	2b04      	cmp	r3, #4
 8001224:	bf28      	it	cs
 8001226:	2304      	movcs	r3, #4
 8001228:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800122a:	69fb      	ldr	r3, [r7, #28]
 800122c:	3304      	adds	r3, #4
 800122e:	2b06      	cmp	r3, #6
 8001230:	d902      	bls.n	8001238 <NVIC_EncodePriority+0x30>
 8001232:	69fb      	ldr	r3, [r7, #28]
 8001234:	3b03      	subs	r3, #3
 8001236:	e000      	b.n	800123a <NVIC_EncodePriority+0x32>
 8001238:	2300      	movs	r3, #0
 800123a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800123c:	f04f 32ff 	mov.w	r2, #4294967295
 8001240:	69bb      	ldr	r3, [r7, #24]
 8001242:	fa02 f303 	lsl.w	r3, r2, r3
 8001246:	43da      	mvns	r2, r3
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	401a      	ands	r2, r3
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001250:	f04f 31ff 	mov.w	r1, #4294967295
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	fa01 f303 	lsl.w	r3, r1, r3
 800125a:	43d9      	mvns	r1, r3
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001260:	4313      	orrs	r3, r2
         );
}
 8001262:	4618      	mov	r0, r3
 8001264:	3724      	adds	r7, #36	; 0x24
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
	...

08001270 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	3b01      	subs	r3, #1
 800127c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001280:	d301      	bcc.n	8001286 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001282:	2301      	movs	r3, #1
 8001284:	e00f      	b.n	80012a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001286:	4a0a      	ldr	r2, [pc, #40]	; (80012b0 <SysTick_Config+0x40>)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	3b01      	subs	r3, #1
 800128c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800128e:	210f      	movs	r1, #15
 8001290:	f04f 30ff 	mov.w	r0, #4294967295
 8001294:	f7ff ff8e 	bl	80011b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001298:	4b05      	ldr	r3, [pc, #20]	; (80012b0 <SysTick_Config+0x40>)
 800129a:	2200      	movs	r2, #0
 800129c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800129e:	4b04      	ldr	r3, [pc, #16]	; (80012b0 <SysTick_Config+0x40>)
 80012a0:	2207      	movs	r2, #7
 80012a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012a4:	2300      	movs	r3, #0
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	3708      	adds	r7, #8
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	e000e010 	.word	0xe000e010

080012b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	f7ff ff29 	bl	8001114 <__NVIC_SetPriorityGrouping>
}
 80012c2:	bf00      	nop
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}

080012ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012ca:	b580      	push	{r7, lr}
 80012cc:	b086      	sub	sp, #24
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	4603      	mov	r3, r0
 80012d2:	60b9      	str	r1, [r7, #8]
 80012d4:	607a      	str	r2, [r7, #4]
 80012d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80012d8:	2300      	movs	r3, #0
 80012da:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012dc:	f7ff ff3e 	bl	800115c <__NVIC_GetPriorityGrouping>
 80012e0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012e2:	687a      	ldr	r2, [r7, #4]
 80012e4:	68b9      	ldr	r1, [r7, #8]
 80012e6:	6978      	ldr	r0, [r7, #20]
 80012e8:	f7ff ff8e 	bl	8001208 <NVIC_EncodePriority>
 80012ec:	4602      	mov	r2, r0
 80012ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012f2:	4611      	mov	r1, r2
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff ff5d 	bl	80011b4 <__NVIC_SetPriority>
}
 80012fa:	bf00      	nop
 80012fc:	3718      	adds	r7, #24
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}

08001302 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001302:	b580      	push	{r7, lr}
 8001304:	b082      	sub	sp, #8
 8001306:	af00      	add	r7, sp, #0
 8001308:	4603      	mov	r3, r0
 800130a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800130c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001310:	4618      	mov	r0, r3
 8001312:	f7ff ff31 	bl	8001178 <__NVIC_EnableIRQ>
}
 8001316:	bf00      	nop
 8001318:	3708      	adds	r7, #8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}

0800131e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800131e:	b580      	push	{r7, lr}
 8001320:	b082      	sub	sp, #8
 8001322:	af00      	add	r7, sp, #0
 8001324:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001326:	6878      	ldr	r0, [r7, #4]
 8001328:	f7ff ffa2 	bl	8001270 <SysTick_Config>
 800132c:	4603      	mov	r3, r0
}
 800132e:	4618      	mov	r0, r3
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}

08001336 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001336:	b580      	push	{r7, lr}
 8001338:	b084      	sub	sp, #16
 800133a:	af00      	add	r7, sp, #0
 800133c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800133e:	2300      	movs	r3, #0
 8001340:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001348:	b2db      	uxtb	r3, r3
 800134a:	2b02      	cmp	r3, #2
 800134c:	d005      	beq.n	800135a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2204      	movs	r2, #4
 8001352:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001354:	2301      	movs	r3, #1
 8001356:	73fb      	strb	r3, [r7, #15]
 8001358:	e029      	b.n	80013ae <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f022 020e 	bic.w	r2, r2, #14
 8001368:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f022 0201 	bic.w	r2, r2, #1
 8001378:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800137e:	f003 021c 	and.w	r2, r3, #28
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001386:	2101      	movs	r1, #1
 8001388:	fa01 f202 	lsl.w	r2, r1, r2
 800138c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2201      	movs	r2, #1
 8001392:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2200      	movs	r2, #0
 800139a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d003      	beq.n	80013ae <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013aa:	6878      	ldr	r0, [r7, #4]
 80013ac:	4798      	blx	r3
    }
  }
  return status;
 80013ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	3710      	adds	r7, #16
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}

080013b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b087      	sub	sp, #28
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013c2:	2300      	movs	r3, #0
 80013c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013c6:	e17f      	b.n	80016c8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	2101      	movs	r1, #1
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	fa01 f303 	lsl.w	r3, r1, r3
 80013d4:	4013      	ands	r3, r2
 80013d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	f000 8171 	beq.w	80016c2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d00b      	beq.n	8001400 <HAL_GPIO_Init+0x48>
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	2b02      	cmp	r3, #2
 80013ee:	d007      	beq.n	8001400 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013f4:	2b11      	cmp	r3, #17
 80013f6:	d003      	beq.n	8001400 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	2b12      	cmp	r3, #18
 80013fe:	d130      	bne.n	8001462 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	689b      	ldr	r3, [r3, #8]
 8001404:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	005b      	lsls	r3, r3, #1
 800140a:	2203      	movs	r2, #3
 800140c:	fa02 f303 	lsl.w	r3, r2, r3
 8001410:	43db      	mvns	r3, r3
 8001412:	693a      	ldr	r2, [r7, #16]
 8001414:	4013      	ands	r3, r2
 8001416:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	68da      	ldr	r2, [r3, #12]
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	005b      	lsls	r3, r3, #1
 8001420:	fa02 f303 	lsl.w	r3, r2, r3
 8001424:	693a      	ldr	r2, [r7, #16]
 8001426:	4313      	orrs	r3, r2
 8001428:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	693a      	ldr	r2, [r7, #16]
 800142e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001436:	2201      	movs	r2, #1
 8001438:	697b      	ldr	r3, [r7, #20]
 800143a:	fa02 f303 	lsl.w	r3, r2, r3
 800143e:	43db      	mvns	r3, r3
 8001440:	693a      	ldr	r2, [r7, #16]
 8001442:	4013      	ands	r3, r2
 8001444:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	091b      	lsrs	r3, r3, #4
 800144c:	f003 0201 	and.w	r2, r3, #1
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	fa02 f303 	lsl.w	r3, r2, r3
 8001456:	693a      	ldr	r2, [r7, #16]
 8001458:	4313      	orrs	r3, r2
 800145a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	693a      	ldr	r2, [r7, #16]
 8001460:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	f003 0303 	and.w	r3, r3, #3
 800146a:	2b03      	cmp	r3, #3
 800146c:	d118      	bne.n	80014a0 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001472:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001474:	2201      	movs	r2, #1
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	fa02 f303 	lsl.w	r3, r2, r3
 800147c:	43db      	mvns	r3, r3
 800147e:	693a      	ldr	r2, [r7, #16]
 8001480:	4013      	ands	r3, r2
 8001482:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	08db      	lsrs	r3, r3, #3
 800148a:	f003 0201 	and.w	r2, r3, #1
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	fa02 f303 	lsl.w	r3, r2, r3
 8001494:	693a      	ldr	r2, [r7, #16]
 8001496:	4313      	orrs	r3, r2
 8001498:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	693a      	ldr	r2, [r7, #16]
 800149e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	68db      	ldr	r3, [r3, #12]
 80014a4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	2203      	movs	r2, #3
 80014ac:	fa02 f303 	lsl.w	r3, r2, r3
 80014b0:	43db      	mvns	r3, r3
 80014b2:	693a      	ldr	r2, [r7, #16]
 80014b4:	4013      	ands	r3, r2
 80014b6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	689a      	ldr	r2, [r3, #8]
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	005b      	lsls	r3, r3, #1
 80014c0:	fa02 f303 	lsl.w	r3, r2, r3
 80014c4:	693a      	ldr	r2, [r7, #16]
 80014c6:	4313      	orrs	r3, r2
 80014c8:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	693a      	ldr	r2, [r7, #16]
 80014ce:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	2b02      	cmp	r3, #2
 80014d6:	d003      	beq.n	80014e0 <HAL_GPIO_Init+0x128>
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	2b12      	cmp	r3, #18
 80014de:	d123      	bne.n	8001528 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	08da      	lsrs	r2, r3, #3
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	3208      	adds	r2, #8
 80014e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014ec:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	f003 0307 	and.w	r3, r3, #7
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	220f      	movs	r2, #15
 80014f8:	fa02 f303 	lsl.w	r3, r2, r3
 80014fc:	43db      	mvns	r3, r3
 80014fe:	693a      	ldr	r2, [r7, #16]
 8001500:	4013      	ands	r3, r2
 8001502:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	691a      	ldr	r2, [r3, #16]
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	f003 0307 	and.w	r3, r3, #7
 800150e:	009b      	lsls	r3, r3, #2
 8001510:	fa02 f303 	lsl.w	r3, r2, r3
 8001514:	693a      	ldr	r2, [r7, #16]
 8001516:	4313      	orrs	r3, r2
 8001518:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	08da      	lsrs	r2, r3, #3
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	3208      	adds	r2, #8
 8001522:	6939      	ldr	r1, [r7, #16]
 8001524:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	2203      	movs	r2, #3
 8001534:	fa02 f303 	lsl.w	r3, r2, r3
 8001538:	43db      	mvns	r3, r3
 800153a:	693a      	ldr	r2, [r7, #16]
 800153c:	4013      	ands	r3, r2
 800153e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	f003 0203 	and.w	r2, r3, #3
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	005b      	lsls	r3, r3, #1
 800154c:	fa02 f303 	lsl.w	r3, r2, r3
 8001550:	693a      	ldr	r2, [r7, #16]
 8001552:	4313      	orrs	r3, r2
 8001554:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	693a      	ldr	r2, [r7, #16]
 800155a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001564:	2b00      	cmp	r3, #0
 8001566:	f000 80ac 	beq.w	80016c2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800156a:	4b5e      	ldr	r3, [pc, #376]	; (80016e4 <HAL_GPIO_Init+0x32c>)
 800156c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800156e:	4a5d      	ldr	r2, [pc, #372]	; (80016e4 <HAL_GPIO_Init+0x32c>)
 8001570:	f043 0301 	orr.w	r3, r3, #1
 8001574:	6613      	str	r3, [r2, #96]	; 0x60
 8001576:	4b5b      	ldr	r3, [pc, #364]	; (80016e4 <HAL_GPIO_Init+0x32c>)
 8001578:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800157a:	f003 0301 	and.w	r3, r3, #1
 800157e:	60bb      	str	r3, [r7, #8]
 8001580:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001582:	4a59      	ldr	r2, [pc, #356]	; (80016e8 <HAL_GPIO_Init+0x330>)
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	089b      	lsrs	r3, r3, #2
 8001588:	3302      	adds	r3, #2
 800158a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800158e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	f003 0303 	and.w	r3, r3, #3
 8001596:	009b      	lsls	r3, r3, #2
 8001598:	220f      	movs	r2, #15
 800159a:	fa02 f303 	lsl.w	r3, r2, r3
 800159e:	43db      	mvns	r3, r3
 80015a0:	693a      	ldr	r2, [r7, #16]
 80015a2:	4013      	ands	r3, r2
 80015a4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80015ac:	d025      	beq.n	80015fa <HAL_GPIO_Init+0x242>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4a4e      	ldr	r2, [pc, #312]	; (80016ec <HAL_GPIO_Init+0x334>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d01f      	beq.n	80015f6 <HAL_GPIO_Init+0x23e>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4a4d      	ldr	r2, [pc, #308]	; (80016f0 <HAL_GPIO_Init+0x338>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d019      	beq.n	80015f2 <HAL_GPIO_Init+0x23a>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4a4c      	ldr	r2, [pc, #304]	; (80016f4 <HAL_GPIO_Init+0x33c>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d013      	beq.n	80015ee <HAL_GPIO_Init+0x236>
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	4a4b      	ldr	r2, [pc, #300]	; (80016f8 <HAL_GPIO_Init+0x340>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d00d      	beq.n	80015ea <HAL_GPIO_Init+0x232>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	4a4a      	ldr	r2, [pc, #296]	; (80016fc <HAL_GPIO_Init+0x344>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d007      	beq.n	80015e6 <HAL_GPIO_Init+0x22e>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	4a49      	ldr	r2, [pc, #292]	; (8001700 <HAL_GPIO_Init+0x348>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d101      	bne.n	80015e2 <HAL_GPIO_Init+0x22a>
 80015de:	2306      	movs	r3, #6
 80015e0:	e00c      	b.n	80015fc <HAL_GPIO_Init+0x244>
 80015e2:	2307      	movs	r3, #7
 80015e4:	e00a      	b.n	80015fc <HAL_GPIO_Init+0x244>
 80015e6:	2305      	movs	r3, #5
 80015e8:	e008      	b.n	80015fc <HAL_GPIO_Init+0x244>
 80015ea:	2304      	movs	r3, #4
 80015ec:	e006      	b.n	80015fc <HAL_GPIO_Init+0x244>
 80015ee:	2303      	movs	r3, #3
 80015f0:	e004      	b.n	80015fc <HAL_GPIO_Init+0x244>
 80015f2:	2302      	movs	r3, #2
 80015f4:	e002      	b.n	80015fc <HAL_GPIO_Init+0x244>
 80015f6:	2301      	movs	r3, #1
 80015f8:	e000      	b.n	80015fc <HAL_GPIO_Init+0x244>
 80015fa:	2300      	movs	r3, #0
 80015fc:	697a      	ldr	r2, [r7, #20]
 80015fe:	f002 0203 	and.w	r2, r2, #3
 8001602:	0092      	lsls	r2, r2, #2
 8001604:	4093      	lsls	r3, r2
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	4313      	orrs	r3, r2
 800160a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800160c:	4936      	ldr	r1, [pc, #216]	; (80016e8 <HAL_GPIO_Init+0x330>)
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	089b      	lsrs	r3, r3, #2
 8001612:	3302      	adds	r3, #2
 8001614:	693a      	ldr	r2, [r7, #16]
 8001616:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800161a:	4b3a      	ldr	r3, [pc, #232]	; (8001704 <HAL_GPIO_Init+0x34c>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	43db      	mvns	r3, r3
 8001624:	693a      	ldr	r2, [r7, #16]
 8001626:	4013      	ands	r3, r2
 8001628:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d003      	beq.n	800163e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001636:	693a      	ldr	r2, [r7, #16]
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	4313      	orrs	r3, r2
 800163c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800163e:	4a31      	ldr	r2, [pc, #196]	; (8001704 <HAL_GPIO_Init+0x34c>)
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001644:	4b2f      	ldr	r3, [pc, #188]	; (8001704 <HAL_GPIO_Init+0x34c>)
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	43db      	mvns	r3, r3
 800164e:	693a      	ldr	r2, [r7, #16]
 8001650:	4013      	ands	r3, r2
 8001652:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800165c:	2b00      	cmp	r3, #0
 800165e:	d003      	beq.n	8001668 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001660:	693a      	ldr	r2, [r7, #16]
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	4313      	orrs	r3, r2
 8001666:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001668:	4a26      	ldr	r2, [pc, #152]	; (8001704 <HAL_GPIO_Init+0x34c>)
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800166e:	4b25      	ldr	r3, [pc, #148]	; (8001704 <HAL_GPIO_Init+0x34c>)
 8001670:	689b      	ldr	r3, [r3, #8]
 8001672:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	43db      	mvns	r3, r3
 8001678:	693a      	ldr	r2, [r7, #16]
 800167a:	4013      	ands	r3, r2
 800167c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001686:	2b00      	cmp	r3, #0
 8001688:	d003      	beq.n	8001692 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800168a:	693a      	ldr	r2, [r7, #16]
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	4313      	orrs	r3, r2
 8001690:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001692:	4a1c      	ldr	r2, [pc, #112]	; (8001704 <HAL_GPIO_Init+0x34c>)
 8001694:	693b      	ldr	r3, [r7, #16]
 8001696:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001698:	4b1a      	ldr	r3, [pc, #104]	; (8001704 <HAL_GPIO_Init+0x34c>)
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	43db      	mvns	r3, r3
 80016a2:	693a      	ldr	r2, [r7, #16]
 80016a4:	4013      	ands	r3, r2
 80016a6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d003      	beq.n	80016bc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80016b4:	693a      	ldr	r2, [r7, #16]
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	4313      	orrs	r3, r2
 80016ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80016bc:	4a11      	ldr	r2, [pc, #68]	; (8001704 <HAL_GPIO_Init+0x34c>)
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	3301      	adds	r3, #1
 80016c6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	fa22 f303 	lsr.w	r3, r2, r3
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	f47f ae78 	bne.w	80013c8 <HAL_GPIO_Init+0x10>
  }
}
 80016d8:	bf00      	nop
 80016da:	371c      	adds	r7, #28
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr
 80016e4:	40021000 	.word	0x40021000
 80016e8:	40010000 	.word	0x40010000
 80016ec:	48000400 	.word	0x48000400
 80016f0:	48000800 	.word	0x48000800
 80016f4:	48000c00 	.word	0x48000c00
 80016f8:	48001000 	.word	0x48001000
 80016fc:	48001400 	.word	0x48001400
 8001700:	48001800 	.word	0x48001800
 8001704:	40010400 	.word	0x40010400

08001708 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	460b      	mov	r3, r1
 8001712:	807b      	strh	r3, [r7, #2]
 8001714:	4613      	mov	r3, r2
 8001716:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001718:	787b      	ldrb	r3, [r7, #1]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d003      	beq.n	8001726 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800171e:	887a      	ldrh	r2, [r7, #2]
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001724:	e002      	b.n	800172c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001726:	887a      	ldrh	r2, [r7, #2]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800172c:	bf00      	nop
 800172e:	370c      	adds	r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr

08001738 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800173c:	4b04      	ldr	r3, [pc, #16]	; (8001750 <HAL_PWREx_GetVoltageRange+0x18>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001744:	4618      	mov	r0, r3
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	40007000 	.word	0x40007000

08001754 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001754:	b480      	push	{r7}
 8001756:	b085      	sub	sp, #20
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001762:	d130      	bne.n	80017c6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001764:	4b23      	ldr	r3, [pc, #140]	; (80017f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800176c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001770:	d038      	beq.n	80017e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001772:	4b20      	ldr	r3, [pc, #128]	; (80017f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800177a:	4a1e      	ldr	r2, [pc, #120]	; (80017f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800177c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001780:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001782:	4b1d      	ldr	r3, [pc, #116]	; (80017f8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2232      	movs	r2, #50	; 0x32
 8001788:	fb02 f303 	mul.w	r3, r2, r3
 800178c:	4a1b      	ldr	r2, [pc, #108]	; (80017fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800178e:	fba2 2303 	umull	r2, r3, r2, r3
 8001792:	0c9b      	lsrs	r3, r3, #18
 8001794:	3301      	adds	r3, #1
 8001796:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001798:	e002      	b.n	80017a0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	3b01      	subs	r3, #1
 800179e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80017a0:	4b14      	ldr	r3, [pc, #80]	; (80017f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017a2:	695b      	ldr	r3, [r3, #20]
 80017a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017ac:	d102      	bne.n	80017b4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d1f2      	bne.n	800179a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80017b4:	4b0f      	ldr	r3, [pc, #60]	; (80017f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017b6:	695b      	ldr	r3, [r3, #20]
 80017b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017c0:	d110      	bne.n	80017e4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80017c2:	2303      	movs	r3, #3
 80017c4:	e00f      	b.n	80017e6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80017c6:	4b0b      	ldr	r3, [pc, #44]	; (80017f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80017ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017d2:	d007      	beq.n	80017e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80017d4:	4b07      	ldr	r3, [pc, #28]	; (80017f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80017dc:	4a05      	ldr	r2, [pc, #20]	; (80017f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017e2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80017e4:	2300      	movs	r3, #0
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3714      	adds	r7, #20
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop
 80017f4:	40007000 	.word	0x40007000
 80017f8:	20000018 	.word	0x20000018
 80017fc:	431bde83 	.word	0x431bde83

08001800 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b088      	sub	sp, #32
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d101      	bne.n	8001812 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e3d4      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001812:	4ba1      	ldr	r3, [pc, #644]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	f003 030c 	and.w	r3, r3, #12
 800181a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800181c:	4b9e      	ldr	r3, [pc, #632]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	f003 0303 	and.w	r3, r3, #3
 8001824:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 0310 	and.w	r3, r3, #16
 800182e:	2b00      	cmp	r3, #0
 8001830:	f000 80e4 	beq.w	80019fc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001834:	69bb      	ldr	r3, [r7, #24]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d007      	beq.n	800184a <HAL_RCC_OscConfig+0x4a>
 800183a:	69bb      	ldr	r3, [r7, #24]
 800183c:	2b0c      	cmp	r3, #12
 800183e:	f040 808b 	bne.w	8001958 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	2b01      	cmp	r3, #1
 8001846:	f040 8087 	bne.w	8001958 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800184a:	4b93      	ldr	r3, [pc, #588]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f003 0302 	and.w	r3, r3, #2
 8001852:	2b00      	cmp	r3, #0
 8001854:	d005      	beq.n	8001862 <HAL_RCC_OscConfig+0x62>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	699b      	ldr	r3, [r3, #24]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d101      	bne.n	8001862 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	e3ac      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6a1a      	ldr	r2, [r3, #32]
 8001866:	4b8c      	ldr	r3, [pc, #560]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 0308 	and.w	r3, r3, #8
 800186e:	2b00      	cmp	r3, #0
 8001870:	d004      	beq.n	800187c <HAL_RCC_OscConfig+0x7c>
 8001872:	4b89      	ldr	r3, [pc, #548]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800187a:	e005      	b.n	8001888 <HAL_RCC_OscConfig+0x88>
 800187c:	4b86      	ldr	r3, [pc, #536]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 800187e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001882:	091b      	lsrs	r3, r3, #4
 8001884:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001888:	4293      	cmp	r3, r2
 800188a:	d223      	bcs.n	80018d4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6a1b      	ldr	r3, [r3, #32]
 8001890:	4618      	mov	r0, r3
 8001892:	f000 fd3f 	bl	8002314 <RCC_SetFlashLatencyFromMSIRange>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d001      	beq.n	80018a0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800189c:	2301      	movs	r3, #1
 800189e:	e38d      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80018a0:	4b7d      	ldr	r3, [pc, #500]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a7c      	ldr	r2, [pc, #496]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 80018a6:	f043 0308 	orr.w	r3, r3, #8
 80018aa:	6013      	str	r3, [r2, #0]
 80018ac:	4b7a      	ldr	r3, [pc, #488]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6a1b      	ldr	r3, [r3, #32]
 80018b8:	4977      	ldr	r1, [pc, #476]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 80018ba:	4313      	orrs	r3, r2
 80018bc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80018be:	4b76      	ldr	r3, [pc, #472]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	69db      	ldr	r3, [r3, #28]
 80018ca:	021b      	lsls	r3, r3, #8
 80018cc:	4972      	ldr	r1, [pc, #456]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 80018ce:	4313      	orrs	r3, r2
 80018d0:	604b      	str	r3, [r1, #4]
 80018d2:	e025      	b.n	8001920 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80018d4:	4b70      	ldr	r3, [pc, #448]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a6f      	ldr	r2, [pc, #444]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 80018da:	f043 0308 	orr.w	r3, r3, #8
 80018de:	6013      	str	r3, [r2, #0]
 80018e0:	4b6d      	ldr	r3, [pc, #436]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6a1b      	ldr	r3, [r3, #32]
 80018ec:	496a      	ldr	r1, [pc, #424]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 80018ee:	4313      	orrs	r3, r2
 80018f0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80018f2:	4b69      	ldr	r3, [pc, #420]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	69db      	ldr	r3, [r3, #28]
 80018fe:	021b      	lsls	r3, r3, #8
 8001900:	4965      	ldr	r1, [pc, #404]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 8001902:	4313      	orrs	r3, r2
 8001904:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001906:	69bb      	ldr	r3, [r7, #24]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d109      	bne.n	8001920 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6a1b      	ldr	r3, [r3, #32]
 8001910:	4618      	mov	r0, r3
 8001912:	f000 fcff 	bl	8002314 <RCC_SetFlashLatencyFromMSIRange>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800191c:	2301      	movs	r3, #1
 800191e:	e34d      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001920:	f000 fc36 	bl	8002190 <HAL_RCC_GetSysClockFreq>
 8001924:	4601      	mov	r1, r0
 8001926:	4b5c      	ldr	r3, [pc, #368]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 8001928:	689b      	ldr	r3, [r3, #8]
 800192a:	091b      	lsrs	r3, r3, #4
 800192c:	f003 030f 	and.w	r3, r3, #15
 8001930:	4a5a      	ldr	r2, [pc, #360]	; (8001a9c <HAL_RCC_OscConfig+0x29c>)
 8001932:	5cd3      	ldrb	r3, [r2, r3]
 8001934:	f003 031f 	and.w	r3, r3, #31
 8001938:	fa21 f303 	lsr.w	r3, r1, r3
 800193c:	4a58      	ldr	r2, [pc, #352]	; (8001aa0 <HAL_RCC_OscConfig+0x2a0>)
 800193e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001940:	4b58      	ldr	r3, [pc, #352]	; (8001aa4 <HAL_RCC_OscConfig+0x2a4>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4618      	mov	r0, r3
 8001946:	f7ff fb89 	bl	800105c <HAL_InitTick>
 800194a:	4603      	mov	r3, r0
 800194c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800194e:	7bfb      	ldrb	r3, [r7, #15]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d052      	beq.n	80019fa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001954:	7bfb      	ldrb	r3, [r7, #15]
 8001956:	e331      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	699b      	ldr	r3, [r3, #24]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d032      	beq.n	80019c6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001960:	4b4d      	ldr	r3, [pc, #308]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a4c      	ldr	r2, [pc, #304]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 8001966:	f043 0301 	orr.w	r3, r3, #1
 800196a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800196c:	f7ff fbc6 	bl	80010fc <HAL_GetTick>
 8001970:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001972:	e008      	b.n	8001986 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001974:	f7ff fbc2 	bl	80010fc <HAL_GetTick>
 8001978:	4602      	mov	r2, r0
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	2b02      	cmp	r3, #2
 8001980:	d901      	bls.n	8001986 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001982:	2303      	movs	r3, #3
 8001984:	e31a      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001986:	4b44      	ldr	r3, [pc, #272]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 0302 	and.w	r3, r3, #2
 800198e:	2b00      	cmp	r3, #0
 8001990:	d0f0      	beq.n	8001974 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001992:	4b41      	ldr	r3, [pc, #260]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a40      	ldr	r2, [pc, #256]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 8001998:	f043 0308 	orr.w	r3, r3, #8
 800199c:	6013      	str	r3, [r2, #0]
 800199e:	4b3e      	ldr	r3, [pc, #248]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6a1b      	ldr	r3, [r3, #32]
 80019aa:	493b      	ldr	r1, [pc, #236]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 80019ac:	4313      	orrs	r3, r2
 80019ae:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019b0:	4b39      	ldr	r3, [pc, #228]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	69db      	ldr	r3, [r3, #28]
 80019bc:	021b      	lsls	r3, r3, #8
 80019be:	4936      	ldr	r1, [pc, #216]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 80019c0:	4313      	orrs	r3, r2
 80019c2:	604b      	str	r3, [r1, #4]
 80019c4:	e01a      	b.n	80019fc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80019c6:	4b34      	ldr	r3, [pc, #208]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a33      	ldr	r2, [pc, #204]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 80019cc:	f023 0301 	bic.w	r3, r3, #1
 80019d0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80019d2:	f7ff fb93 	bl	80010fc <HAL_GetTick>
 80019d6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80019d8:	e008      	b.n	80019ec <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80019da:	f7ff fb8f 	bl	80010fc <HAL_GetTick>
 80019de:	4602      	mov	r2, r0
 80019e0:	693b      	ldr	r3, [r7, #16]
 80019e2:	1ad3      	subs	r3, r2, r3
 80019e4:	2b02      	cmp	r3, #2
 80019e6:	d901      	bls.n	80019ec <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80019e8:	2303      	movs	r3, #3
 80019ea:	e2e7      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80019ec:	4b2a      	ldr	r3, [pc, #168]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f003 0302 	and.w	r3, r3, #2
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d1f0      	bne.n	80019da <HAL_RCC_OscConfig+0x1da>
 80019f8:	e000      	b.n	80019fc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80019fa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f003 0301 	and.w	r3, r3, #1
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d074      	beq.n	8001af2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001a08:	69bb      	ldr	r3, [r7, #24]
 8001a0a:	2b08      	cmp	r3, #8
 8001a0c:	d005      	beq.n	8001a1a <HAL_RCC_OscConfig+0x21a>
 8001a0e:	69bb      	ldr	r3, [r7, #24]
 8001a10:	2b0c      	cmp	r3, #12
 8001a12:	d10e      	bne.n	8001a32 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	2b03      	cmp	r3, #3
 8001a18:	d10b      	bne.n	8001a32 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a1a:	4b1f      	ldr	r3, [pc, #124]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d064      	beq.n	8001af0 <HAL_RCC_OscConfig+0x2f0>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d160      	bne.n	8001af0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e2c4      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a3a:	d106      	bne.n	8001a4a <HAL_RCC_OscConfig+0x24a>
 8001a3c:	4b16      	ldr	r3, [pc, #88]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a15      	ldr	r2, [pc, #84]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 8001a42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a46:	6013      	str	r3, [r2, #0]
 8001a48:	e01d      	b.n	8001a86 <HAL_RCC_OscConfig+0x286>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a52:	d10c      	bne.n	8001a6e <HAL_RCC_OscConfig+0x26e>
 8001a54:	4b10      	ldr	r3, [pc, #64]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a0f      	ldr	r2, [pc, #60]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 8001a5a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a5e:	6013      	str	r3, [r2, #0]
 8001a60:	4b0d      	ldr	r3, [pc, #52]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a0c      	ldr	r2, [pc, #48]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 8001a66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a6a:	6013      	str	r3, [r2, #0]
 8001a6c:	e00b      	b.n	8001a86 <HAL_RCC_OscConfig+0x286>
 8001a6e:	4b0a      	ldr	r3, [pc, #40]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a09      	ldr	r2, [pc, #36]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 8001a74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a78:	6013      	str	r3, [r2, #0]
 8001a7a:	4b07      	ldr	r3, [pc, #28]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a06      	ldr	r2, [pc, #24]	; (8001a98 <HAL_RCC_OscConfig+0x298>)
 8001a80:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a84:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d01c      	beq.n	8001ac8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a8e:	f7ff fb35 	bl	80010fc <HAL_GetTick>
 8001a92:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a94:	e011      	b.n	8001aba <HAL_RCC_OscConfig+0x2ba>
 8001a96:	bf00      	nop
 8001a98:	40021000 	.word	0x40021000
 8001a9c:	08004774 	.word	0x08004774
 8001aa0:	20000018 	.word	0x20000018
 8001aa4:	20000038 	.word	0x20000038
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001aa8:	f7ff fb28 	bl	80010fc <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b64      	cmp	r3, #100	; 0x64
 8001ab4:	d901      	bls.n	8001aba <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e280      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001aba:	4baf      	ldr	r3, [pc, #700]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d0f0      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x2a8>
 8001ac6:	e014      	b.n	8001af2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ac8:	f7ff fb18 	bl	80010fc <HAL_GetTick>
 8001acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ace:	e008      	b.n	8001ae2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ad0:	f7ff fb14 	bl	80010fc <HAL_GetTick>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	2b64      	cmp	r3, #100	; 0x64
 8001adc:	d901      	bls.n	8001ae2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	e26c      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ae2:	4ba5      	ldr	r3, [pc, #660]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d1f0      	bne.n	8001ad0 <HAL_RCC_OscConfig+0x2d0>
 8001aee:	e000      	b.n	8001af2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001af0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f003 0302 	and.w	r3, r3, #2
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d060      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001afe:	69bb      	ldr	r3, [r7, #24]
 8001b00:	2b04      	cmp	r3, #4
 8001b02:	d005      	beq.n	8001b10 <HAL_RCC_OscConfig+0x310>
 8001b04:	69bb      	ldr	r3, [r7, #24]
 8001b06:	2b0c      	cmp	r3, #12
 8001b08:	d119      	bne.n	8001b3e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	d116      	bne.n	8001b3e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b10:	4b99      	ldr	r3, [pc, #612]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d005      	beq.n	8001b28 <HAL_RCC_OscConfig+0x328>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d101      	bne.n	8001b28 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001b24:	2301      	movs	r3, #1
 8001b26:	e249      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b28:	4b93      	ldr	r3, [pc, #588]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	691b      	ldr	r3, [r3, #16]
 8001b34:	061b      	lsls	r3, r3, #24
 8001b36:	4990      	ldr	r1, [pc, #576]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b3c:	e040      	b.n	8001bc0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	68db      	ldr	r3, [r3, #12]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d023      	beq.n	8001b8e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b46:	4b8c      	ldr	r3, [pc, #560]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a8b      	ldr	r2, [pc, #556]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001b4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b52:	f7ff fad3 	bl	80010fc <HAL_GetTick>
 8001b56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b58:	e008      	b.n	8001b6c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b5a:	f7ff facf 	bl	80010fc <HAL_GetTick>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	1ad3      	subs	r3, r2, r3
 8001b64:	2b02      	cmp	r3, #2
 8001b66:	d901      	bls.n	8001b6c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	e227      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b6c:	4b82      	ldr	r3, [pc, #520]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d0f0      	beq.n	8001b5a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b78:	4b7f      	ldr	r3, [pc, #508]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	691b      	ldr	r3, [r3, #16]
 8001b84:	061b      	lsls	r3, r3, #24
 8001b86:	497c      	ldr	r1, [pc, #496]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	604b      	str	r3, [r1, #4]
 8001b8c:	e018      	b.n	8001bc0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b8e:	4b7a      	ldr	r3, [pc, #488]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a79      	ldr	r2, [pc, #484]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001b94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001b98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b9a:	f7ff faaf 	bl	80010fc <HAL_GetTick>
 8001b9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ba0:	e008      	b.n	8001bb4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ba2:	f7ff faab 	bl	80010fc <HAL_GetTick>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	2b02      	cmp	r3, #2
 8001bae:	d901      	bls.n	8001bb4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001bb0:	2303      	movs	r3, #3
 8001bb2:	e203      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001bb4:	4b70      	ldr	r3, [pc, #448]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d1f0      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f003 0308 	and.w	r3, r3, #8
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d03c      	beq.n	8001c46 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	695b      	ldr	r3, [r3, #20]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d01c      	beq.n	8001c0e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bd4:	4b68      	ldr	r3, [pc, #416]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001bd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bda:	4a67      	ldr	r2, [pc, #412]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001bdc:	f043 0301 	orr.w	r3, r3, #1
 8001be0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001be4:	f7ff fa8a 	bl	80010fc <HAL_GetTick>
 8001be8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001bea:	e008      	b.n	8001bfe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bec:	f7ff fa86 	bl	80010fc <HAL_GetTick>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d901      	bls.n	8001bfe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e1de      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001bfe:	4b5e      	ldr	r3, [pc, #376]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001c00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c04:	f003 0302 	and.w	r3, r3, #2
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d0ef      	beq.n	8001bec <HAL_RCC_OscConfig+0x3ec>
 8001c0c:	e01b      	b.n	8001c46 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c0e:	4b5a      	ldr	r3, [pc, #360]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001c10:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c14:	4a58      	ldr	r2, [pc, #352]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001c16:	f023 0301 	bic.w	r3, r3, #1
 8001c1a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c1e:	f7ff fa6d 	bl	80010fc <HAL_GetTick>
 8001c22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c24:	e008      	b.n	8001c38 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c26:	f7ff fa69 	bl	80010fc <HAL_GetTick>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d901      	bls.n	8001c38 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	e1c1      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c38:	4b4f      	ldr	r3, [pc, #316]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001c3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c3e:	f003 0302 	and.w	r3, r3, #2
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d1ef      	bne.n	8001c26 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f003 0304 	and.w	r3, r3, #4
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	f000 80a6 	beq.w	8001da0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c54:	2300      	movs	r3, #0
 8001c56:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001c58:	4b47      	ldr	r3, [pc, #284]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001c5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d10d      	bne.n	8001c80 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c64:	4b44      	ldr	r3, [pc, #272]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001c66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c68:	4a43      	ldr	r2, [pc, #268]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001c6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c6e:	6593      	str	r3, [r2, #88]	; 0x58
 8001c70:	4b41      	ldr	r3, [pc, #260]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001c72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c78:	60bb      	str	r3, [r7, #8]
 8001c7a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c80:	4b3e      	ldr	r3, [pc, #248]	; (8001d7c <HAL_RCC_OscConfig+0x57c>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d118      	bne.n	8001cbe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c8c:	4b3b      	ldr	r3, [pc, #236]	; (8001d7c <HAL_RCC_OscConfig+0x57c>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a3a      	ldr	r2, [pc, #232]	; (8001d7c <HAL_RCC_OscConfig+0x57c>)
 8001c92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c96:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c98:	f7ff fa30 	bl	80010fc <HAL_GetTick>
 8001c9c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c9e:	e008      	b.n	8001cb2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ca0:	f7ff fa2c 	bl	80010fc <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e184      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cb2:	4b32      	ldr	r3, [pc, #200]	; (8001d7c <HAL_RCC_OscConfig+0x57c>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d0f0      	beq.n	8001ca0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	d108      	bne.n	8001cd8 <HAL_RCC_OscConfig+0x4d8>
 8001cc6:	4b2c      	ldr	r3, [pc, #176]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001cc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ccc:	4a2a      	ldr	r2, [pc, #168]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001cce:	f043 0301 	orr.w	r3, r3, #1
 8001cd2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001cd6:	e024      	b.n	8001d22 <HAL_RCC_OscConfig+0x522>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	2b05      	cmp	r3, #5
 8001cde:	d110      	bne.n	8001d02 <HAL_RCC_OscConfig+0x502>
 8001ce0:	4b25      	ldr	r3, [pc, #148]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ce6:	4a24      	ldr	r2, [pc, #144]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001ce8:	f043 0304 	orr.w	r3, r3, #4
 8001cec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001cf0:	4b21      	ldr	r3, [pc, #132]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001cf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cf6:	4a20      	ldr	r2, [pc, #128]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001cf8:	f043 0301 	orr.w	r3, r3, #1
 8001cfc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d00:	e00f      	b.n	8001d22 <HAL_RCC_OscConfig+0x522>
 8001d02:	4b1d      	ldr	r3, [pc, #116]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001d04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d08:	4a1b      	ldr	r2, [pc, #108]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001d0a:	f023 0301 	bic.w	r3, r3, #1
 8001d0e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d12:	4b19      	ldr	r3, [pc, #100]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d18:	4a17      	ldr	r2, [pc, #92]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001d1a:	f023 0304 	bic.w	r3, r3, #4
 8001d1e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d016      	beq.n	8001d58 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d2a:	f7ff f9e7 	bl	80010fc <HAL_GetTick>
 8001d2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d30:	e00a      	b.n	8001d48 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d32:	f7ff f9e3 	bl	80010fc <HAL_GetTick>
 8001d36:	4602      	mov	r2, r0
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	1ad3      	subs	r3, r2, r3
 8001d3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d901      	bls.n	8001d48 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8001d44:	2303      	movs	r3, #3
 8001d46:	e139      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d48:	4b0b      	ldr	r3, [pc, #44]	; (8001d78 <HAL_RCC_OscConfig+0x578>)
 8001d4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d4e:	f003 0302 	and.w	r3, r3, #2
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d0ed      	beq.n	8001d32 <HAL_RCC_OscConfig+0x532>
 8001d56:	e01a      	b.n	8001d8e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d58:	f7ff f9d0 	bl	80010fc <HAL_GetTick>
 8001d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d5e:	e00f      	b.n	8001d80 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d60:	f7ff f9cc 	bl	80010fc <HAL_GetTick>
 8001d64:	4602      	mov	r2, r0
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d906      	bls.n	8001d80 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001d72:	2303      	movs	r3, #3
 8001d74:	e122      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
 8001d76:	bf00      	nop
 8001d78:	40021000 	.word	0x40021000
 8001d7c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d80:	4b90      	ldr	r3, [pc, #576]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d86:	f003 0302 	and.w	r3, r3, #2
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d1e8      	bne.n	8001d60 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d8e:	7ffb      	ldrb	r3, [r7, #31]
 8001d90:	2b01      	cmp	r3, #1
 8001d92:	d105      	bne.n	8001da0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d94:	4b8b      	ldr	r3, [pc, #556]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001d96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d98:	4a8a      	ldr	r2, [pc, #552]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001d9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d9e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	f000 8108 	beq.w	8001fba <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dae:	2b02      	cmp	r3, #2
 8001db0:	f040 80d0 	bne.w	8001f54 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001db4:	4b83      	ldr	r3, [pc, #524]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	f003 0203 	and.w	r2, r3, #3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d130      	bne.n	8001e2a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd2:	3b01      	subs	r3, #1
 8001dd4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d127      	bne.n	8001e2a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001de4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d11f      	bne.n	8001e2a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001df4:	2a07      	cmp	r2, #7
 8001df6:	bf14      	ite	ne
 8001df8:	2201      	movne	r2, #1
 8001dfa:	2200      	moveq	r2, #0
 8001dfc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d113      	bne.n	8001e2a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e0c:	085b      	lsrs	r3, r3, #1
 8001e0e:	3b01      	subs	r3, #1
 8001e10:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d109      	bne.n	8001e2a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e20:	085b      	lsrs	r3, r3, #1
 8001e22:	3b01      	subs	r3, #1
 8001e24:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d06e      	beq.n	8001f08 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001e2a:	69bb      	ldr	r3, [r7, #24]
 8001e2c:	2b0c      	cmp	r3, #12
 8001e2e:	d069      	beq.n	8001f04 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001e30:	4b64      	ldr	r3, [pc, #400]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d105      	bne.n	8001e48 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001e3c:	4b61      	ldr	r3, [pc, #388]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d001      	beq.n	8001e4c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e0b7      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001e4c:	4b5d      	ldr	r3, [pc, #372]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a5c      	ldr	r2, [pc, #368]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001e52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e56:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001e58:	f7ff f950 	bl	80010fc <HAL_GetTick>
 8001e5c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e5e:	e008      	b.n	8001e72 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e60:	f7ff f94c 	bl	80010fc <HAL_GetTick>
 8001e64:	4602      	mov	r2, r0
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	d901      	bls.n	8001e72 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e0a4      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e72:	4b54      	ldr	r3, [pc, #336]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d1f0      	bne.n	8001e60 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e7e:	4b51      	ldr	r3, [pc, #324]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001e80:	68da      	ldr	r2, [r3, #12]
 8001e82:	4b51      	ldr	r3, [pc, #324]	; (8001fc8 <HAL_RCC_OscConfig+0x7c8>)
 8001e84:	4013      	ands	r3, r2
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001e8e:	3a01      	subs	r2, #1
 8001e90:	0112      	lsls	r2, r2, #4
 8001e92:	4311      	orrs	r1, r2
 8001e94:	687a      	ldr	r2, [r7, #4]
 8001e96:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001e98:	0212      	lsls	r2, r2, #8
 8001e9a:	4311      	orrs	r1, r2
 8001e9c:	687a      	ldr	r2, [r7, #4]
 8001e9e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001ea0:	0852      	lsrs	r2, r2, #1
 8001ea2:	3a01      	subs	r2, #1
 8001ea4:	0552      	lsls	r2, r2, #21
 8001ea6:	4311      	orrs	r1, r2
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001eac:	0852      	lsrs	r2, r2, #1
 8001eae:	3a01      	subs	r2, #1
 8001eb0:	0652      	lsls	r2, r2, #25
 8001eb2:	4311      	orrs	r1, r2
 8001eb4:	687a      	ldr	r2, [r7, #4]
 8001eb6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001eb8:	0912      	lsrs	r2, r2, #4
 8001eba:	0452      	lsls	r2, r2, #17
 8001ebc:	430a      	orrs	r2, r1
 8001ebe:	4941      	ldr	r1, [pc, #260]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001ec4:	4b3f      	ldr	r3, [pc, #252]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a3e      	ldr	r2, [pc, #248]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001eca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ece:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ed0:	4b3c      	ldr	r3, [pc, #240]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001ed2:	68db      	ldr	r3, [r3, #12]
 8001ed4:	4a3b      	ldr	r2, [pc, #236]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001ed6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001eda:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001edc:	f7ff f90e 	bl	80010fc <HAL_GetTick>
 8001ee0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ee2:	e008      	b.n	8001ef6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ee4:	f7ff f90a 	bl	80010fc <HAL_GetTick>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	1ad3      	subs	r3, r2, r3
 8001eee:	2b02      	cmp	r3, #2
 8001ef0:	d901      	bls.n	8001ef6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	e062      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ef6:	4b33      	ldr	r3, [pc, #204]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d0f0      	beq.n	8001ee4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f02:	e05a      	b.n	8001fba <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e059      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f08:	4b2e      	ldr	r3, [pc, #184]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d152      	bne.n	8001fba <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001f14:	4b2b      	ldr	r3, [pc, #172]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a2a      	ldr	r2, [pc, #168]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001f1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f1e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001f20:	4b28      	ldr	r3, [pc, #160]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	4a27      	ldr	r2, [pc, #156]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001f26:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f2a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001f2c:	f7ff f8e6 	bl	80010fc <HAL_GetTick>
 8001f30:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f32:	e008      	b.n	8001f46 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f34:	f7ff f8e2 	bl	80010fc <HAL_GetTick>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	1ad3      	subs	r3, r2, r3
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d901      	bls.n	8001f46 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001f42:	2303      	movs	r3, #3
 8001f44:	e03a      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f46:	4b1f      	ldr	r3, [pc, #124]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d0f0      	beq.n	8001f34 <HAL_RCC_OscConfig+0x734>
 8001f52:	e032      	b.n	8001fba <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f54:	69bb      	ldr	r3, [r7, #24]
 8001f56:	2b0c      	cmp	r3, #12
 8001f58:	d02d      	beq.n	8001fb6 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f5a:	4b1a      	ldr	r3, [pc, #104]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4a19      	ldr	r2, [pc, #100]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001f60:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f64:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001f66:	4b17      	ldr	r3, [pc, #92]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d105      	bne.n	8001f7e <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001f72:	4b14      	ldr	r3, [pc, #80]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001f74:	68db      	ldr	r3, [r3, #12]
 8001f76:	4a13      	ldr	r2, [pc, #76]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001f78:	f023 0303 	bic.w	r3, r3, #3
 8001f7c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001f7e:	4b11      	ldr	r3, [pc, #68]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001f80:	68db      	ldr	r3, [r3, #12]
 8001f82:	4a10      	ldr	r2, [pc, #64]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001f84:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001f88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f8c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f8e:	f7ff f8b5 	bl	80010fc <HAL_GetTick>
 8001f92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f94:	e008      	b.n	8001fa8 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f96:	f7ff f8b1 	bl	80010fc <HAL_GetTick>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	693b      	ldr	r3, [r7, #16]
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	2b02      	cmp	r3, #2
 8001fa2:	d901      	bls.n	8001fa8 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8001fa4:	2303      	movs	r3, #3
 8001fa6:	e009      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fa8:	4b06      	ldr	r3, [pc, #24]	; (8001fc4 <HAL_RCC_OscConfig+0x7c4>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d1f0      	bne.n	8001f96 <HAL_RCC_OscConfig+0x796>
 8001fb4:	e001      	b.n	8001fba <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e000      	b.n	8001fbc <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8001fba:	2300      	movs	r3, #0
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3720      	adds	r7, #32
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	40021000 	.word	0x40021000
 8001fc8:	f99d808c 	.word	0xf99d808c

08001fcc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d101      	bne.n	8001fe0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	e0c8      	b.n	8002172 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001fe0:	4b66      	ldr	r3, [pc, #408]	; (800217c <HAL_RCC_ClockConfig+0x1b0>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 0307 	and.w	r3, r3, #7
 8001fe8:	683a      	ldr	r2, [r7, #0]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d910      	bls.n	8002010 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fee:	4b63      	ldr	r3, [pc, #396]	; (800217c <HAL_RCC_ClockConfig+0x1b0>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f023 0207 	bic.w	r2, r3, #7
 8001ff6:	4961      	ldr	r1, [pc, #388]	; (800217c <HAL_RCC_ClockConfig+0x1b0>)
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ffe:	4b5f      	ldr	r3, [pc, #380]	; (800217c <HAL_RCC_ClockConfig+0x1b0>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 0307 	and.w	r3, r3, #7
 8002006:	683a      	ldr	r2, [r7, #0]
 8002008:	429a      	cmp	r2, r3
 800200a:	d001      	beq.n	8002010 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e0b0      	b.n	8002172 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0301 	and.w	r3, r3, #1
 8002018:	2b00      	cmp	r3, #0
 800201a:	d04c      	beq.n	80020b6 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	2b03      	cmp	r3, #3
 8002022:	d107      	bne.n	8002034 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002024:	4b56      	ldr	r3, [pc, #344]	; (8002180 <HAL_RCC_ClockConfig+0x1b4>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800202c:	2b00      	cmp	r3, #0
 800202e:	d121      	bne.n	8002074 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	e09e      	b.n	8002172 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	2b02      	cmp	r3, #2
 800203a:	d107      	bne.n	800204c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800203c:	4b50      	ldr	r3, [pc, #320]	; (8002180 <HAL_RCC_ClockConfig+0x1b4>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002044:	2b00      	cmp	r3, #0
 8002046:	d115      	bne.n	8002074 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002048:	2301      	movs	r3, #1
 800204a:	e092      	b.n	8002172 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d107      	bne.n	8002064 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002054:	4b4a      	ldr	r3, [pc, #296]	; (8002180 <HAL_RCC_ClockConfig+0x1b4>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0302 	and.w	r3, r3, #2
 800205c:	2b00      	cmp	r3, #0
 800205e:	d109      	bne.n	8002074 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002060:	2301      	movs	r3, #1
 8002062:	e086      	b.n	8002172 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002064:	4b46      	ldr	r3, [pc, #280]	; (8002180 <HAL_RCC_ClockConfig+0x1b4>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800206c:	2b00      	cmp	r3, #0
 800206e:	d101      	bne.n	8002074 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002070:	2301      	movs	r3, #1
 8002072:	e07e      	b.n	8002172 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002074:	4b42      	ldr	r3, [pc, #264]	; (8002180 <HAL_RCC_ClockConfig+0x1b4>)
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	f023 0203 	bic.w	r2, r3, #3
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	493f      	ldr	r1, [pc, #252]	; (8002180 <HAL_RCC_ClockConfig+0x1b4>)
 8002082:	4313      	orrs	r3, r2
 8002084:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002086:	f7ff f839 	bl	80010fc <HAL_GetTick>
 800208a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800208c:	e00a      	b.n	80020a4 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800208e:	f7ff f835 	bl	80010fc <HAL_GetTick>
 8002092:	4602      	mov	r2, r0
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	1ad3      	subs	r3, r2, r3
 8002098:	f241 3288 	movw	r2, #5000	; 0x1388
 800209c:	4293      	cmp	r3, r2
 800209e:	d901      	bls.n	80020a4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80020a0:	2303      	movs	r3, #3
 80020a2:	e066      	b.n	8002172 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020a4:	4b36      	ldr	r3, [pc, #216]	; (8002180 <HAL_RCC_ClockConfig+0x1b4>)
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	f003 020c 	and.w	r2, r3, #12
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d1eb      	bne.n	800208e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 0302 	and.w	r3, r3, #2
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d008      	beq.n	80020d4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020c2:	4b2f      	ldr	r3, [pc, #188]	; (8002180 <HAL_RCC_ClockConfig+0x1b4>)
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	492c      	ldr	r1, [pc, #176]	; (8002180 <HAL_RCC_ClockConfig+0x1b4>)
 80020d0:	4313      	orrs	r3, r2
 80020d2:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020d4:	4b29      	ldr	r3, [pc, #164]	; (800217c <HAL_RCC_ClockConfig+0x1b0>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f003 0307 	and.w	r3, r3, #7
 80020dc:	683a      	ldr	r2, [r7, #0]
 80020de:	429a      	cmp	r2, r3
 80020e0:	d210      	bcs.n	8002104 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020e2:	4b26      	ldr	r3, [pc, #152]	; (800217c <HAL_RCC_ClockConfig+0x1b0>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f023 0207 	bic.w	r2, r3, #7
 80020ea:	4924      	ldr	r1, [pc, #144]	; (800217c <HAL_RCC_ClockConfig+0x1b0>)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020f2:	4b22      	ldr	r3, [pc, #136]	; (800217c <HAL_RCC_ClockConfig+0x1b0>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 0307 	and.w	r3, r3, #7
 80020fa:	683a      	ldr	r2, [r7, #0]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d001      	beq.n	8002104 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e036      	b.n	8002172 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f003 0304 	and.w	r3, r3, #4
 800210c:	2b00      	cmp	r3, #0
 800210e:	d008      	beq.n	8002122 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002110:	4b1b      	ldr	r3, [pc, #108]	; (8002180 <HAL_RCC_ClockConfig+0x1b4>)
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	4918      	ldr	r1, [pc, #96]	; (8002180 <HAL_RCC_ClockConfig+0x1b4>)
 800211e:	4313      	orrs	r3, r2
 8002120:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 0308 	and.w	r3, r3, #8
 800212a:	2b00      	cmp	r3, #0
 800212c:	d009      	beq.n	8002142 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800212e:	4b14      	ldr	r3, [pc, #80]	; (8002180 <HAL_RCC_ClockConfig+0x1b4>)
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	691b      	ldr	r3, [r3, #16]
 800213a:	00db      	lsls	r3, r3, #3
 800213c:	4910      	ldr	r1, [pc, #64]	; (8002180 <HAL_RCC_ClockConfig+0x1b4>)
 800213e:	4313      	orrs	r3, r2
 8002140:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002142:	f000 f825 	bl	8002190 <HAL_RCC_GetSysClockFreq>
 8002146:	4601      	mov	r1, r0
 8002148:	4b0d      	ldr	r3, [pc, #52]	; (8002180 <HAL_RCC_ClockConfig+0x1b4>)
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	091b      	lsrs	r3, r3, #4
 800214e:	f003 030f 	and.w	r3, r3, #15
 8002152:	4a0c      	ldr	r2, [pc, #48]	; (8002184 <HAL_RCC_ClockConfig+0x1b8>)
 8002154:	5cd3      	ldrb	r3, [r2, r3]
 8002156:	f003 031f 	and.w	r3, r3, #31
 800215a:	fa21 f303 	lsr.w	r3, r1, r3
 800215e:	4a0a      	ldr	r2, [pc, #40]	; (8002188 <HAL_RCC_ClockConfig+0x1bc>)
 8002160:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002162:	4b0a      	ldr	r3, [pc, #40]	; (800218c <HAL_RCC_ClockConfig+0x1c0>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4618      	mov	r0, r3
 8002168:	f7fe ff78 	bl	800105c <HAL_InitTick>
 800216c:	4603      	mov	r3, r0
 800216e:	72fb      	strb	r3, [r7, #11]

  return status;
 8002170:	7afb      	ldrb	r3, [r7, #11]
}
 8002172:	4618      	mov	r0, r3
 8002174:	3710      	adds	r7, #16
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	40022000 	.word	0x40022000
 8002180:	40021000 	.word	0x40021000
 8002184:	08004774 	.word	0x08004774
 8002188:	20000018 	.word	0x20000018
 800218c:	20000038 	.word	0x20000038

08002190 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002190:	b480      	push	{r7}
 8002192:	b089      	sub	sp, #36	; 0x24
 8002194:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002196:	2300      	movs	r3, #0
 8002198:	61fb      	str	r3, [r7, #28]
 800219a:	2300      	movs	r3, #0
 800219c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800219e:	4b3d      	ldr	r3, [pc, #244]	; (8002294 <HAL_RCC_GetSysClockFreq+0x104>)
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	f003 030c 	and.w	r3, r3, #12
 80021a6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021a8:	4b3a      	ldr	r3, [pc, #232]	; (8002294 <HAL_RCC_GetSysClockFreq+0x104>)
 80021aa:	68db      	ldr	r3, [r3, #12]
 80021ac:	f003 0303 	and.w	r3, r3, #3
 80021b0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d005      	beq.n	80021c4 <HAL_RCC_GetSysClockFreq+0x34>
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	2b0c      	cmp	r3, #12
 80021bc:	d121      	bne.n	8002202 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d11e      	bne.n	8002202 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80021c4:	4b33      	ldr	r3, [pc, #204]	; (8002294 <HAL_RCC_GetSysClockFreq+0x104>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f003 0308 	and.w	r3, r3, #8
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d107      	bne.n	80021e0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80021d0:	4b30      	ldr	r3, [pc, #192]	; (8002294 <HAL_RCC_GetSysClockFreq+0x104>)
 80021d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021d6:	0a1b      	lsrs	r3, r3, #8
 80021d8:	f003 030f 	and.w	r3, r3, #15
 80021dc:	61fb      	str	r3, [r7, #28]
 80021de:	e005      	b.n	80021ec <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80021e0:	4b2c      	ldr	r3, [pc, #176]	; (8002294 <HAL_RCC_GetSysClockFreq+0x104>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	091b      	lsrs	r3, r3, #4
 80021e6:	f003 030f 	and.w	r3, r3, #15
 80021ea:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80021ec:	4a2a      	ldr	r2, [pc, #168]	; (8002298 <HAL_RCC_GetSysClockFreq+0x108>)
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021f4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d10d      	bne.n	8002218 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80021fc:	69fb      	ldr	r3, [r7, #28]
 80021fe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002200:	e00a      	b.n	8002218 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002202:	693b      	ldr	r3, [r7, #16]
 8002204:	2b04      	cmp	r3, #4
 8002206:	d102      	bne.n	800220e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002208:	4b24      	ldr	r3, [pc, #144]	; (800229c <HAL_RCC_GetSysClockFreq+0x10c>)
 800220a:	61bb      	str	r3, [r7, #24]
 800220c:	e004      	b.n	8002218 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	2b08      	cmp	r3, #8
 8002212:	d101      	bne.n	8002218 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002214:	4b22      	ldr	r3, [pc, #136]	; (80022a0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002216:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	2b0c      	cmp	r3, #12
 800221c:	d133      	bne.n	8002286 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800221e:	4b1d      	ldr	r3, [pc, #116]	; (8002294 <HAL_RCC_GetSysClockFreq+0x104>)
 8002220:	68db      	ldr	r3, [r3, #12]
 8002222:	f003 0303 	and.w	r3, r3, #3
 8002226:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	2b02      	cmp	r3, #2
 800222c:	d002      	beq.n	8002234 <HAL_RCC_GetSysClockFreq+0xa4>
 800222e:	2b03      	cmp	r3, #3
 8002230:	d003      	beq.n	800223a <HAL_RCC_GetSysClockFreq+0xaa>
 8002232:	e005      	b.n	8002240 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002234:	4b19      	ldr	r3, [pc, #100]	; (800229c <HAL_RCC_GetSysClockFreq+0x10c>)
 8002236:	617b      	str	r3, [r7, #20]
      break;
 8002238:	e005      	b.n	8002246 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800223a:	4b19      	ldr	r3, [pc, #100]	; (80022a0 <HAL_RCC_GetSysClockFreq+0x110>)
 800223c:	617b      	str	r3, [r7, #20]
      break;
 800223e:	e002      	b.n	8002246 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	617b      	str	r3, [r7, #20]
      break;
 8002244:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002246:	4b13      	ldr	r3, [pc, #76]	; (8002294 <HAL_RCC_GetSysClockFreq+0x104>)
 8002248:	68db      	ldr	r3, [r3, #12]
 800224a:	091b      	lsrs	r3, r3, #4
 800224c:	f003 0307 	and.w	r3, r3, #7
 8002250:	3301      	adds	r3, #1
 8002252:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002254:	4b0f      	ldr	r3, [pc, #60]	; (8002294 <HAL_RCC_GetSysClockFreq+0x104>)
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	0a1b      	lsrs	r3, r3, #8
 800225a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800225e:	697a      	ldr	r2, [r7, #20]
 8002260:	fb02 f203 	mul.w	r2, r2, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	fbb2 f3f3 	udiv	r3, r2, r3
 800226a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800226c:	4b09      	ldr	r3, [pc, #36]	; (8002294 <HAL_RCC_GetSysClockFreq+0x104>)
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	0e5b      	lsrs	r3, r3, #25
 8002272:	f003 0303 	and.w	r3, r3, #3
 8002276:	3301      	adds	r3, #1
 8002278:	005b      	lsls	r3, r3, #1
 800227a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800227c:	697a      	ldr	r2, [r7, #20]
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	fbb2 f3f3 	udiv	r3, r2, r3
 8002284:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002286:	69bb      	ldr	r3, [r7, #24]
}
 8002288:	4618      	mov	r0, r3
 800228a:	3724      	adds	r7, #36	; 0x24
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr
 8002294:	40021000 	.word	0x40021000
 8002298:	0800478c 	.word	0x0800478c
 800229c:	00f42400 	.word	0x00f42400
 80022a0:	007a1200 	.word	0x007a1200

080022a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022a8:	4b03      	ldr	r3, [pc, #12]	; (80022b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80022aa:	681b      	ldr	r3, [r3, #0]
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	20000018 	.word	0x20000018

080022bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80022c0:	f7ff fff0 	bl	80022a4 <HAL_RCC_GetHCLKFreq>
 80022c4:	4601      	mov	r1, r0
 80022c6:	4b06      	ldr	r3, [pc, #24]	; (80022e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	0a1b      	lsrs	r3, r3, #8
 80022cc:	f003 0307 	and.w	r3, r3, #7
 80022d0:	4a04      	ldr	r2, [pc, #16]	; (80022e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80022d2:	5cd3      	ldrb	r3, [r2, r3]
 80022d4:	f003 031f 	and.w	r3, r3, #31
 80022d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80022dc:	4618      	mov	r0, r3
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	40021000 	.word	0x40021000
 80022e4:	08004784 	.word	0x08004784

080022e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80022ec:	f7ff ffda 	bl	80022a4 <HAL_RCC_GetHCLKFreq>
 80022f0:	4601      	mov	r1, r0
 80022f2:	4b06      	ldr	r3, [pc, #24]	; (800230c <HAL_RCC_GetPCLK2Freq+0x24>)
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	0adb      	lsrs	r3, r3, #11
 80022f8:	f003 0307 	and.w	r3, r3, #7
 80022fc:	4a04      	ldr	r2, [pc, #16]	; (8002310 <HAL_RCC_GetPCLK2Freq+0x28>)
 80022fe:	5cd3      	ldrb	r3, [r2, r3]
 8002300:	f003 031f 	and.w	r3, r3, #31
 8002304:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002308:	4618      	mov	r0, r3
 800230a:	bd80      	pop	{r7, pc}
 800230c:	40021000 	.word	0x40021000
 8002310:	08004784 	.word	0x08004784

08002314 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b086      	sub	sp, #24
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800231c:	2300      	movs	r3, #0
 800231e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002320:	4b2a      	ldr	r3, [pc, #168]	; (80023cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002322:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002324:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002328:	2b00      	cmp	r3, #0
 800232a:	d003      	beq.n	8002334 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800232c:	f7ff fa04 	bl	8001738 <HAL_PWREx_GetVoltageRange>
 8002330:	6178      	str	r0, [r7, #20]
 8002332:	e014      	b.n	800235e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002334:	4b25      	ldr	r3, [pc, #148]	; (80023cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002336:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002338:	4a24      	ldr	r2, [pc, #144]	; (80023cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800233a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800233e:	6593      	str	r3, [r2, #88]	; 0x58
 8002340:	4b22      	ldr	r3, [pc, #136]	; (80023cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002342:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002344:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002348:	60fb      	str	r3, [r7, #12]
 800234a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800234c:	f7ff f9f4 	bl	8001738 <HAL_PWREx_GetVoltageRange>
 8002350:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002352:	4b1e      	ldr	r3, [pc, #120]	; (80023cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002354:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002356:	4a1d      	ldr	r2, [pc, #116]	; (80023cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002358:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800235c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002364:	d10b      	bne.n	800237e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2b80      	cmp	r3, #128	; 0x80
 800236a:	d919      	bls.n	80023a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2ba0      	cmp	r3, #160	; 0xa0
 8002370:	d902      	bls.n	8002378 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002372:	2302      	movs	r3, #2
 8002374:	613b      	str	r3, [r7, #16]
 8002376:	e013      	b.n	80023a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002378:	2301      	movs	r3, #1
 800237a:	613b      	str	r3, [r7, #16]
 800237c:	e010      	b.n	80023a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2b80      	cmp	r3, #128	; 0x80
 8002382:	d902      	bls.n	800238a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002384:	2303      	movs	r3, #3
 8002386:	613b      	str	r3, [r7, #16]
 8002388:	e00a      	b.n	80023a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2b80      	cmp	r3, #128	; 0x80
 800238e:	d102      	bne.n	8002396 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002390:	2302      	movs	r3, #2
 8002392:	613b      	str	r3, [r7, #16]
 8002394:	e004      	b.n	80023a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2b70      	cmp	r3, #112	; 0x70
 800239a:	d101      	bne.n	80023a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800239c:	2301      	movs	r3, #1
 800239e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80023a0:	4b0b      	ldr	r3, [pc, #44]	; (80023d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f023 0207 	bic.w	r2, r3, #7
 80023a8:	4909      	ldr	r1, [pc, #36]	; (80023d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	4313      	orrs	r3, r2
 80023ae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80023b0:	4b07      	ldr	r3, [pc, #28]	; (80023d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0307 	and.w	r3, r3, #7
 80023b8:	693a      	ldr	r2, [r7, #16]
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d001      	beq.n	80023c2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e000      	b.n	80023c4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80023c2:	2300      	movs	r3, #0
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3718      	adds	r7, #24
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	40021000 	.word	0x40021000
 80023d0:	40022000 	.word	0x40022000

080023d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b086      	sub	sp, #24
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80023dc:	2300      	movs	r3, #0
 80023de:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80023e0:	2300      	movs	r3, #0
 80023e2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d03f      	beq.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80023f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80023f8:	d01c      	beq.n	8002434 <HAL_RCCEx_PeriphCLKConfig+0x60>
 80023fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80023fe:	d802      	bhi.n	8002406 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002400:	2b00      	cmp	r3, #0
 8002402:	d00e      	beq.n	8002422 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8002404:	e01f      	b.n	8002446 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8002406:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800240a:	d003      	beq.n	8002414 <HAL_RCCEx_PeriphCLKConfig+0x40>
 800240c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002410:	d01c      	beq.n	800244c <HAL_RCCEx_PeriphCLKConfig+0x78>
 8002412:	e018      	b.n	8002446 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002414:	4b85      	ldr	r3, [pc, #532]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	4a84      	ldr	r2, [pc, #528]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800241a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800241e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002420:	e015      	b.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	3304      	adds	r3, #4
 8002426:	2100      	movs	r1, #0
 8002428:	4618      	mov	r0, r3
 800242a:	f000 fab9 	bl	80029a0 <RCCEx_PLLSAI1_Config>
 800242e:	4603      	mov	r3, r0
 8002430:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002432:	e00c      	b.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	3320      	adds	r3, #32
 8002438:	2100      	movs	r1, #0
 800243a:	4618      	mov	r0, r3
 800243c:	f000 fba0 	bl	8002b80 <RCCEx_PLLSAI2_Config>
 8002440:	4603      	mov	r3, r0
 8002442:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002444:	e003      	b.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	74fb      	strb	r3, [r7, #19]
      break;
 800244a:	e000      	b.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 800244c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800244e:	7cfb      	ldrb	r3, [r7, #19]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d10b      	bne.n	800246c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002454:	4b75      	ldr	r3, [pc, #468]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002456:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800245a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002462:	4972      	ldr	r1, [pc, #456]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002464:	4313      	orrs	r3, r2
 8002466:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800246a:	e001      	b.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800246c:	7cfb      	ldrb	r3, [r7, #19]
 800246e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002478:	2b00      	cmp	r3, #0
 800247a:	d03f      	beq.n	80024fc <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002480:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002484:	d01c      	beq.n	80024c0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002486:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800248a:	d802      	bhi.n	8002492 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 800248c:	2b00      	cmp	r3, #0
 800248e:	d00e      	beq.n	80024ae <HAL_RCCEx_PeriphCLKConfig+0xda>
 8002490:	e01f      	b.n	80024d2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002492:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002496:	d003      	beq.n	80024a0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8002498:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800249c:	d01c      	beq.n	80024d8 <HAL_RCCEx_PeriphCLKConfig+0x104>
 800249e:	e018      	b.n	80024d2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80024a0:	4b62      	ldr	r3, [pc, #392]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	4a61      	ldr	r2, [pc, #388]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024aa:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80024ac:	e015      	b.n	80024da <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	3304      	adds	r3, #4
 80024b2:	2100      	movs	r1, #0
 80024b4:	4618      	mov	r0, r3
 80024b6:	f000 fa73 	bl	80029a0 <RCCEx_PLLSAI1_Config>
 80024ba:	4603      	mov	r3, r0
 80024bc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80024be:	e00c      	b.n	80024da <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	3320      	adds	r3, #32
 80024c4:	2100      	movs	r1, #0
 80024c6:	4618      	mov	r0, r3
 80024c8:	f000 fb5a 	bl	8002b80 <RCCEx_PLLSAI2_Config>
 80024cc:	4603      	mov	r3, r0
 80024ce:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80024d0:	e003      	b.n	80024da <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	74fb      	strb	r3, [r7, #19]
      break;
 80024d6:	e000      	b.n	80024da <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80024d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80024da:	7cfb      	ldrb	r3, [r7, #19]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d10b      	bne.n	80024f8 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80024e0:	4b52      	ldr	r3, [pc, #328]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024e6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80024ee:	494f      	ldr	r1, [pc, #316]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024f0:	4313      	orrs	r3, r2
 80024f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80024f6:	e001      	b.n	80024fc <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80024f8:	7cfb      	ldrb	r3, [r7, #19]
 80024fa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002504:	2b00      	cmp	r3, #0
 8002506:	f000 80a0 	beq.w	800264a <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 800250a:	2300      	movs	r3, #0
 800250c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800250e:	4b47      	ldr	r3, [pc, #284]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002510:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002512:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002516:	2b00      	cmp	r3, #0
 8002518:	d101      	bne.n	800251e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 800251a:	2301      	movs	r3, #1
 800251c:	e000      	b.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800251e:	2300      	movs	r3, #0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d00d      	beq.n	8002540 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002524:	4b41      	ldr	r3, [pc, #260]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002526:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002528:	4a40      	ldr	r2, [pc, #256]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800252a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800252e:	6593      	str	r3, [r2, #88]	; 0x58
 8002530:	4b3e      	ldr	r3, [pc, #248]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002532:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002534:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002538:	60bb      	str	r3, [r7, #8]
 800253a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800253c:	2301      	movs	r3, #1
 800253e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002540:	4b3b      	ldr	r3, [pc, #236]	; (8002630 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a3a      	ldr	r2, [pc, #232]	; (8002630 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002546:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800254a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800254c:	f7fe fdd6 	bl	80010fc <HAL_GetTick>
 8002550:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002552:	e009      	b.n	8002568 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002554:	f7fe fdd2 	bl	80010fc <HAL_GetTick>
 8002558:	4602      	mov	r2, r0
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	1ad3      	subs	r3, r2, r3
 800255e:	2b02      	cmp	r3, #2
 8002560:	d902      	bls.n	8002568 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8002562:	2303      	movs	r3, #3
 8002564:	74fb      	strb	r3, [r7, #19]
        break;
 8002566:	e005      	b.n	8002574 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002568:	4b31      	ldr	r3, [pc, #196]	; (8002630 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002570:	2b00      	cmp	r3, #0
 8002572:	d0ef      	beq.n	8002554 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8002574:	7cfb      	ldrb	r3, [r7, #19]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d15c      	bne.n	8002634 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800257a:	4b2c      	ldr	r3, [pc, #176]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800257c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002580:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002584:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d01f      	beq.n	80025cc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002592:	697a      	ldr	r2, [r7, #20]
 8002594:	429a      	cmp	r2, r3
 8002596:	d019      	beq.n	80025cc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002598:	4b24      	ldr	r3, [pc, #144]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800259a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800259e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025a2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80025a4:	4b21      	ldr	r3, [pc, #132]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025aa:	4a20      	ldr	r2, [pc, #128]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80025b4:	4b1d      	ldr	r3, [pc, #116]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025ba:	4a1c      	ldr	r2, [pc, #112]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80025c4:	4a19      	ldr	r2, [pc, #100]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	f003 0301 	and.w	r3, r3, #1
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d016      	beq.n	8002604 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d6:	f7fe fd91 	bl	80010fc <HAL_GetTick>
 80025da:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025dc:	e00b      	b.n	80025f6 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025de:	f7fe fd8d 	bl	80010fc <HAL_GetTick>
 80025e2:	4602      	mov	r2, r0
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	1ad3      	subs	r3, r2, r3
 80025e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d902      	bls.n	80025f6 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	74fb      	strb	r3, [r7, #19]
            break;
 80025f4:	e006      	b.n	8002604 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025f6:	4b0d      	ldr	r3, [pc, #52]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025fc:	f003 0302 	and.w	r3, r3, #2
 8002600:	2b00      	cmp	r3, #0
 8002602:	d0ec      	beq.n	80025de <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8002604:	7cfb      	ldrb	r3, [r7, #19]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d10c      	bne.n	8002624 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800260a:	4b08      	ldr	r3, [pc, #32]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800260c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002610:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800261a:	4904      	ldr	r1, [pc, #16]	; (800262c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800261c:	4313      	orrs	r3, r2
 800261e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002622:	e009      	b.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002624:	7cfb      	ldrb	r3, [r7, #19]
 8002626:	74bb      	strb	r3, [r7, #18]
 8002628:	e006      	b.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0x264>
 800262a:	bf00      	nop
 800262c:	40021000 	.word	0x40021000
 8002630:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002634:	7cfb      	ldrb	r3, [r7, #19]
 8002636:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002638:	7c7b      	ldrb	r3, [r7, #17]
 800263a:	2b01      	cmp	r3, #1
 800263c:	d105      	bne.n	800264a <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800263e:	4b9e      	ldr	r3, [pc, #632]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002640:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002642:	4a9d      	ldr	r2, [pc, #628]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002644:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002648:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f003 0301 	and.w	r3, r3, #1
 8002652:	2b00      	cmp	r3, #0
 8002654:	d00a      	beq.n	800266c <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002656:	4b98      	ldr	r3, [pc, #608]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002658:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800265c:	f023 0203 	bic.w	r2, r3, #3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002664:	4994      	ldr	r1, [pc, #592]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002666:	4313      	orrs	r3, r2
 8002668:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 0302 	and.w	r3, r3, #2
 8002674:	2b00      	cmp	r3, #0
 8002676:	d00a      	beq.n	800268e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002678:	4b8f      	ldr	r3, [pc, #572]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800267a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800267e:	f023 020c 	bic.w	r2, r3, #12
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002686:	498c      	ldr	r1, [pc, #560]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002688:	4313      	orrs	r3, r2
 800268a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 0304 	and.w	r3, r3, #4
 8002696:	2b00      	cmp	r3, #0
 8002698:	d00a      	beq.n	80026b0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800269a:	4b87      	ldr	r3, [pc, #540]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800269c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026a0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a8:	4983      	ldr	r1, [pc, #524]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026aa:	4313      	orrs	r3, r2
 80026ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 0308 	and.w	r3, r3, #8
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d00a      	beq.n	80026d2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80026bc:	4b7e      	ldr	r3, [pc, #504]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026c2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ca:	497b      	ldr	r1, [pc, #492]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026cc:	4313      	orrs	r3, r2
 80026ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 0310 	and.w	r3, r3, #16
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d00a      	beq.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80026de:	4b76      	ldr	r3, [pc, #472]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026e4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026ec:	4972      	ldr	r1, [pc, #456]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026ee:	4313      	orrs	r3, r2
 80026f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 0320 	and.w	r3, r3, #32
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d00a      	beq.n	8002716 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002700:	4b6d      	ldr	r3, [pc, #436]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002702:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002706:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800270e:	496a      	ldr	r1, [pc, #424]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002710:	4313      	orrs	r3, r2
 8002712:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800271e:	2b00      	cmp	r3, #0
 8002720:	d00a      	beq.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002722:	4b65      	ldr	r3, [pc, #404]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002724:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002728:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002730:	4961      	ldr	r1, [pc, #388]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002732:	4313      	orrs	r3, r2
 8002734:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002740:	2b00      	cmp	r3, #0
 8002742:	d00a      	beq.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002744:	4b5c      	ldr	r3, [pc, #368]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002746:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800274a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002752:	4959      	ldr	r1, [pc, #356]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002754:	4313      	orrs	r3, r2
 8002756:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002762:	2b00      	cmp	r3, #0
 8002764:	d00a      	beq.n	800277c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002766:	4b54      	ldr	r3, [pc, #336]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002768:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800276c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002774:	4950      	ldr	r1, [pc, #320]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002776:	4313      	orrs	r3, r2
 8002778:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002784:	2b00      	cmp	r3, #0
 8002786:	d00a      	beq.n	800279e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002788:	4b4b      	ldr	r3, [pc, #300]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800278a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800278e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002796:	4948      	ldr	r1, [pc, #288]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002798:	4313      	orrs	r3, r2
 800279a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d00a      	beq.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80027aa:	4b43      	ldr	r3, [pc, #268]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027b0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027b8:	493f      	ldr	r1, [pc, #252]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027ba:	4313      	orrs	r3, r2
 80027bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d028      	beq.n	800281e <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80027cc:	4b3a      	ldr	r3, [pc, #232]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027d2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80027da:	4937      	ldr	r1, [pc, #220]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027dc:	4313      	orrs	r3, r2
 80027de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80027e6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80027ea:	d106      	bne.n	80027fa <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80027ec:	4b32      	ldr	r3, [pc, #200]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027ee:	68db      	ldr	r3, [r3, #12]
 80027f0:	4a31      	ldr	r2, [pc, #196]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80027f6:	60d3      	str	r3, [r2, #12]
 80027f8:	e011      	b.n	800281e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80027fe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002802:	d10c      	bne.n	800281e <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	3304      	adds	r3, #4
 8002808:	2101      	movs	r1, #1
 800280a:	4618      	mov	r0, r3
 800280c:	f000 f8c8 	bl	80029a0 <RCCEx_PLLSAI1_Config>
 8002810:	4603      	mov	r3, r0
 8002812:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002814:	7cfb      	ldrb	r3, [r7, #19]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d001      	beq.n	800281e <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 800281a:	7cfb      	ldrb	r3, [r7, #19]
 800281c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d028      	beq.n	800287c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800282a:	4b23      	ldr	r3, [pc, #140]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800282c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002830:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002838:	491f      	ldr	r1, [pc, #124]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800283a:	4313      	orrs	r3, r2
 800283c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002844:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002848:	d106      	bne.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800284a:	4b1b      	ldr	r3, [pc, #108]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800284c:	68db      	ldr	r3, [r3, #12]
 800284e:	4a1a      	ldr	r2, [pc, #104]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002850:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002854:	60d3      	str	r3, [r2, #12]
 8002856:	e011      	b.n	800287c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800285c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002860:	d10c      	bne.n	800287c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	3304      	adds	r3, #4
 8002866:	2101      	movs	r1, #1
 8002868:	4618      	mov	r0, r3
 800286a:	f000 f899 	bl	80029a0 <RCCEx_PLLSAI1_Config>
 800286e:	4603      	mov	r3, r0
 8002870:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002872:	7cfb      	ldrb	r3, [r7, #19]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d001      	beq.n	800287c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8002878:	7cfb      	ldrb	r3, [r7, #19]
 800287a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d02b      	beq.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002888:	4b0b      	ldr	r3, [pc, #44]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800288a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800288e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002896:	4908      	ldr	r1, [pc, #32]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002898:	4313      	orrs	r3, r2
 800289a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80028a6:	d109      	bne.n	80028bc <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028a8:	4b03      	ldr	r3, [pc, #12]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	4a02      	ldr	r2, [pc, #8]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80028ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80028b2:	60d3      	str	r3, [r2, #12]
 80028b4:	e014      	b.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80028b6:	bf00      	nop
 80028b8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028c0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80028c4:	d10c      	bne.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	3304      	adds	r3, #4
 80028ca:	2101      	movs	r1, #1
 80028cc:	4618      	mov	r0, r3
 80028ce:	f000 f867 	bl	80029a0 <RCCEx_PLLSAI1_Config>
 80028d2:	4603      	mov	r3, r0
 80028d4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80028d6:	7cfb      	ldrb	r3, [r7, #19]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d001      	beq.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80028dc:	7cfb      	ldrb	r3, [r7, #19]
 80028de:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d02f      	beq.n	800294c <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80028ec:	4b2b      	ldr	r3, [pc, #172]	; (800299c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028f2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80028fa:	4928      	ldr	r1, [pc, #160]	; (800299c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028fc:	4313      	orrs	r3, r2
 80028fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002906:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800290a:	d10d      	bne.n	8002928 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	3304      	adds	r3, #4
 8002910:	2102      	movs	r1, #2
 8002912:	4618      	mov	r0, r3
 8002914:	f000 f844 	bl	80029a0 <RCCEx_PLLSAI1_Config>
 8002918:	4603      	mov	r3, r0
 800291a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800291c:	7cfb      	ldrb	r3, [r7, #19]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d014      	beq.n	800294c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002922:	7cfb      	ldrb	r3, [r7, #19]
 8002924:	74bb      	strb	r3, [r7, #18]
 8002926:	e011      	b.n	800294c <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800292c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002930:	d10c      	bne.n	800294c <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	3320      	adds	r3, #32
 8002936:	2102      	movs	r1, #2
 8002938:	4618      	mov	r0, r3
 800293a:	f000 f921 	bl	8002b80 <RCCEx_PLLSAI2_Config>
 800293e:	4603      	mov	r3, r0
 8002940:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002942:	7cfb      	ldrb	r3, [r7, #19]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d001      	beq.n	800294c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002948:	7cfb      	ldrb	r3, [r7, #19]
 800294a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d00a      	beq.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002958:	4b10      	ldr	r3, [pc, #64]	; (800299c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800295a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800295e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002966:	490d      	ldr	r1, [pc, #52]	; (800299c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002968:	4313      	orrs	r3, r2
 800296a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d00b      	beq.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800297a:	4b08      	ldr	r3, [pc, #32]	; (800299c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800297c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002980:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800298a:	4904      	ldr	r1, [pc, #16]	; (800299c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800298c:	4313      	orrs	r3, r2
 800298e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002992:	7cbb      	ldrb	r3, [r7, #18]
}
 8002994:	4618      	mov	r0, r3
 8002996:	3718      	adds	r7, #24
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	40021000 	.word	0x40021000

080029a0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80029aa:	2300      	movs	r3, #0
 80029ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80029ae:	4b73      	ldr	r3, [pc, #460]	; (8002b7c <RCCEx_PLLSAI1_Config+0x1dc>)
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	f003 0303 	and.w	r3, r3, #3
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d018      	beq.n	80029ec <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80029ba:	4b70      	ldr	r3, [pc, #448]	; (8002b7c <RCCEx_PLLSAI1_Config+0x1dc>)
 80029bc:	68db      	ldr	r3, [r3, #12]
 80029be:	f003 0203 	and.w	r2, r3, #3
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d10d      	bne.n	80029e6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
       ||
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d009      	beq.n	80029e6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80029d2:	4b6a      	ldr	r3, [pc, #424]	; (8002b7c <RCCEx_PLLSAI1_Config+0x1dc>)
 80029d4:	68db      	ldr	r3, [r3, #12]
 80029d6:	091b      	lsrs	r3, r3, #4
 80029d8:	f003 0307 	and.w	r3, r3, #7
 80029dc:	1c5a      	adds	r2, r3, #1
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	685b      	ldr	r3, [r3, #4]
       ||
 80029e2:	429a      	cmp	r2, r3
 80029e4:	d044      	beq.n	8002a70 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	73fb      	strb	r3, [r7, #15]
 80029ea:	e041      	b.n	8002a70 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	2b02      	cmp	r3, #2
 80029f2:	d00c      	beq.n	8002a0e <RCCEx_PLLSAI1_Config+0x6e>
 80029f4:	2b03      	cmp	r3, #3
 80029f6:	d013      	beq.n	8002a20 <RCCEx_PLLSAI1_Config+0x80>
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d120      	bne.n	8002a3e <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80029fc:	4b5f      	ldr	r3, [pc, #380]	; (8002b7c <RCCEx_PLLSAI1_Config+0x1dc>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 0302 	and.w	r3, r3, #2
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d11d      	bne.n	8002a44 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a0c:	e01a      	b.n	8002a44 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002a0e:	4b5b      	ldr	r3, [pc, #364]	; (8002b7c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d116      	bne.n	8002a48 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a1e:	e013      	b.n	8002a48 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002a20:	4b56      	ldr	r3, [pc, #344]	; (8002b7c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d10f      	bne.n	8002a4c <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002a2c:	4b53      	ldr	r3, [pc, #332]	; (8002b7c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d109      	bne.n	8002a4c <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002a3c:	e006      	b.n	8002a4c <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	73fb      	strb	r3, [r7, #15]
      break;
 8002a42:	e004      	b.n	8002a4e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002a44:	bf00      	nop
 8002a46:	e002      	b.n	8002a4e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002a48:	bf00      	nop
 8002a4a:	e000      	b.n	8002a4e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002a4c:	bf00      	nop
    }

    if(status == HAL_OK)
 8002a4e:	7bfb      	ldrb	r3, [r7, #15]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d10d      	bne.n	8002a70 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002a54:	4b49      	ldr	r3, [pc, #292]	; (8002b7c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6819      	ldr	r1, [r3, #0]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	3b01      	subs	r3, #1
 8002a66:	011b      	lsls	r3, r3, #4
 8002a68:	430b      	orrs	r3, r1
 8002a6a:	4944      	ldr	r1, [pc, #272]	; (8002b7c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002a70:	7bfb      	ldrb	r3, [r7, #15]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d17d      	bne.n	8002b72 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002a76:	4b41      	ldr	r3, [pc, #260]	; (8002b7c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a40      	ldr	r2, [pc, #256]	; (8002b7c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a7c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002a80:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a82:	f7fe fb3b 	bl	80010fc <HAL_GetTick>
 8002a86:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002a88:	e009      	b.n	8002a9e <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002a8a:	f7fe fb37 	bl	80010fc <HAL_GetTick>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d902      	bls.n	8002a9e <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002a98:	2303      	movs	r3, #3
 8002a9a:	73fb      	strb	r3, [r7, #15]
        break;
 8002a9c:	e005      	b.n	8002aaa <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002a9e:	4b37      	ldr	r3, [pc, #220]	; (8002b7c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d1ef      	bne.n	8002a8a <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002aaa:	7bfb      	ldrb	r3, [r7, #15]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d160      	bne.n	8002b72 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d111      	bne.n	8002ada <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ab6:	4b31      	ldr	r3, [pc, #196]	; (8002b7c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ab8:	691b      	ldr	r3, [r3, #16]
 8002aba:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002abe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ac2:	687a      	ldr	r2, [r7, #4]
 8002ac4:	6892      	ldr	r2, [r2, #8]
 8002ac6:	0211      	lsls	r1, r2, #8
 8002ac8:	687a      	ldr	r2, [r7, #4]
 8002aca:	68d2      	ldr	r2, [r2, #12]
 8002acc:	0912      	lsrs	r2, r2, #4
 8002ace:	0452      	lsls	r2, r2, #17
 8002ad0:	430a      	orrs	r2, r1
 8002ad2:	492a      	ldr	r1, [pc, #168]	; (8002b7c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	610b      	str	r3, [r1, #16]
 8002ad8:	e027      	b.n	8002b2a <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	d112      	bne.n	8002b06 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ae0:	4b26      	ldr	r3, [pc, #152]	; (8002b7c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ae2:	691b      	ldr	r3, [r3, #16]
 8002ae4:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002ae8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002aec:	687a      	ldr	r2, [r7, #4]
 8002aee:	6892      	ldr	r2, [r2, #8]
 8002af0:	0211      	lsls	r1, r2, #8
 8002af2:	687a      	ldr	r2, [r7, #4]
 8002af4:	6912      	ldr	r2, [r2, #16]
 8002af6:	0852      	lsrs	r2, r2, #1
 8002af8:	3a01      	subs	r2, #1
 8002afa:	0552      	lsls	r2, r2, #21
 8002afc:	430a      	orrs	r2, r1
 8002afe:	491f      	ldr	r1, [pc, #124]	; (8002b7c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b00:	4313      	orrs	r3, r2
 8002b02:	610b      	str	r3, [r1, #16]
 8002b04:	e011      	b.n	8002b2a <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b06:	4b1d      	ldr	r3, [pc, #116]	; (8002b7c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b08:	691b      	ldr	r3, [r3, #16]
 8002b0a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002b0e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002b12:	687a      	ldr	r2, [r7, #4]
 8002b14:	6892      	ldr	r2, [r2, #8]
 8002b16:	0211      	lsls	r1, r2, #8
 8002b18:	687a      	ldr	r2, [r7, #4]
 8002b1a:	6952      	ldr	r2, [r2, #20]
 8002b1c:	0852      	lsrs	r2, r2, #1
 8002b1e:	3a01      	subs	r2, #1
 8002b20:	0652      	lsls	r2, r2, #25
 8002b22:	430a      	orrs	r2, r1
 8002b24:	4915      	ldr	r1, [pc, #84]	; (8002b7c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b26:	4313      	orrs	r3, r2
 8002b28:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002b2a:	4b14      	ldr	r3, [pc, #80]	; (8002b7c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a13      	ldr	r2, [pc, #76]	; (8002b7c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b30:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002b34:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b36:	f7fe fae1 	bl	80010fc <HAL_GetTick>
 8002b3a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002b3c:	e009      	b.n	8002b52 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002b3e:	f7fe fadd 	bl	80010fc <HAL_GetTick>
 8002b42:	4602      	mov	r2, r0
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	d902      	bls.n	8002b52 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	73fb      	strb	r3, [r7, #15]
          break;
 8002b50:	e005      	b.n	8002b5e <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002b52:	4b0a      	ldr	r3, [pc, #40]	; (8002b7c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d0ef      	beq.n	8002b3e <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8002b5e:	7bfb      	ldrb	r3, [r7, #15]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d106      	bne.n	8002b72 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002b64:	4b05      	ldr	r3, [pc, #20]	; (8002b7c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b66:	691a      	ldr	r2, [r3, #16]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	699b      	ldr	r3, [r3, #24]
 8002b6c:	4903      	ldr	r1, [pc, #12]	; (8002b7c <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002b72:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3710      	adds	r7, #16
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	40021000 	.word	0x40021000

08002b80 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b084      	sub	sp, #16
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
 8002b88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002b8e:	4b68      	ldr	r3, [pc, #416]	; (8002d30 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b90:	68db      	ldr	r3, [r3, #12]
 8002b92:	f003 0303 	and.w	r3, r3, #3
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d018      	beq.n	8002bcc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002b9a:	4b65      	ldr	r3, [pc, #404]	; (8002d30 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b9c:	68db      	ldr	r3, [r3, #12]
 8002b9e:	f003 0203 	and.w	r2, r3, #3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	429a      	cmp	r2, r3
 8002ba8:	d10d      	bne.n	8002bc6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
       ||
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d009      	beq.n	8002bc6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002bb2:	4b5f      	ldr	r3, [pc, #380]	; (8002d30 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002bb4:	68db      	ldr	r3, [r3, #12]
 8002bb6:	091b      	lsrs	r3, r3, #4
 8002bb8:	f003 0307 	and.w	r3, r3, #7
 8002bbc:	1c5a      	adds	r2, r3, #1
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	685b      	ldr	r3, [r3, #4]
       ||
 8002bc2:	429a      	cmp	r2, r3
 8002bc4:	d044      	beq.n	8002c50 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	73fb      	strb	r3, [r7, #15]
 8002bca:	e041      	b.n	8002c50 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2b02      	cmp	r3, #2
 8002bd2:	d00c      	beq.n	8002bee <RCCEx_PLLSAI2_Config+0x6e>
 8002bd4:	2b03      	cmp	r3, #3
 8002bd6:	d013      	beq.n	8002c00 <RCCEx_PLLSAI2_Config+0x80>
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d120      	bne.n	8002c1e <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002bdc:	4b54      	ldr	r3, [pc, #336]	; (8002d30 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0302 	and.w	r3, r3, #2
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d11d      	bne.n	8002c24 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bec:	e01a      	b.n	8002c24 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002bee:	4b50      	ldr	r3, [pc, #320]	; (8002d30 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d116      	bne.n	8002c28 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bfe:	e013      	b.n	8002c28 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002c00:	4b4b      	ldr	r3, [pc, #300]	; (8002d30 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d10f      	bne.n	8002c2c <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002c0c:	4b48      	ldr	r3, [pc, #288]	; (8002d30 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d109      	bne.n	8002c2c <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002c1c:	e006      	b.n	8002c2c <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	73fb      	strb	r3, [r7, #15]
      break;
 8002c22:	e004      	b.n	8002c2e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002c24:	bf00      	nop
 8002c26:	e002      	b.n	8002c2e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002c28:	bf00      	nop
 8002c2a:	e000      	b.n	8002c2e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002c2c:	bf00      	nop
    }

    if(status == HAL_OK)
 8002c2e:	7bfb      	ldrb	r3, [r7, #15]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d10d      	bne.n	8002c50 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002c34:	4b3e      	ldr	r3, [pc, #248]	; (8002d30 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6819      	ldr	r1, [r3, #0]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	3b01      	subs	r3, #1
 8002c46:	011b      	lsls	r3, r3, #4
 8002c48:	430b      	orrs	r3, r1
 8002c4a:	4939      	ldr	r1, [pc, #228]	; (8002d30 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002c50:	7bfb      	ldrb	r3, [r7, #15]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d167      	bne.n	8002d26 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002c56:	4b36      	ldr	r3, [pc, #216]	; (8002d30 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a35      	ldr	r2, [pc, #212]	; (8002d30 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c5c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c60:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c62:	f7fe fa4b 	bl	80010fc <HAL_GetTick>
 8002c66:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002c68:	e009      	b.n	8002c7e <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002c6a:	f7fe fa47 	bl	80010fc <HAL_GetTick>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	1ad3      	subs	r3, r2, r3
 8002c74:	2b02      	cmp	r3, #2
 8002c76:	d902      	bls.n	8002c7e <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	73fb      	strb	r3, [r7, #15]
        break;
 8002c7c:	e005      	b.n	8002c8a <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002c7e:	4b2c      	ldr	r3, [pc, #176]	; (8002d30 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d1ef      	bne.n	8002c6a <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002c8a:	7bfb      	ldrb	r3, [r7, #15]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d14a      	bne.n	8002d26 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d111      	bne.n	8002cba <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002c96:	4b26      	ldr	r3, [pc, #152]	; (8002d30 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c98:	695b      	ldr	r3, [r3, #20]
 8002c9a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002c9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	6892      	ldr	r2, [r2, #8]
 8002ca6:	0211      	lsls	r1, r2, #8
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	68d2      	ldr	r2, [r2, #12]
 8002cac:	0912      	lsrs	r2, r2, #4
 8002cae:	0452      	lsls	r2, r2, #17
 8002cb0:	430a      	orrs	r2, r1
 8002cb2:	491f      	ldr	r1, [pc, #124]	; (8002d30 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	614b      	str	r3, [r1, #20]
 8002cb8:	e011      	b.n	8002cde <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002cba:	4b1d      	ldr	r3, [pc, #116]	; (8002d30 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002cbc:	695b      	ldr	r3, [r3, #20]
 8002cbe:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002cc2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002cc6:	687a      	ldr	r2, [r7, #4]
 8002cc8:	6892      	ldr	r2, [r2, #8]
 8002cca:	0211      	lsls	r1, r2, #8
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	6912      	ldr	r2, [r2, #16]
 8002cd0:	0852      	lsrs	r2, r2, #1
 8002cd2:	3a01      	subs	r2, #1
 8002cd4:	0652      	lsls	r2, r2, #25
 8002cd6:	430a      	orrs	r2, r1
 8002cd8:	4915      	ldr	r1, [pc, #84]	; (8002d30 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002cde:	4b14      	ldr	r3, [pc, #80]	; (8002d30 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a13      	ldr	r2, [pc, #76]	; (8002d30 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ce4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ce8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cea:	f7fe fa07 	bl	80010fc <HAL_GetTick>
 8002cee:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002cf0:	e009      	b.n	8002d06 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002cf2:	f7fe fa03 	bl	80010fc <HAL_GetTick>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	2b02      	cmp	r3, #2
 8002cfe:	d902      	bls.n	8002d06 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8002d00:	2303      	movs	r3, #3
 8002d02:	73fb      	strb	r3, [r7, #15]
          break;
 8002d04:	e005      	b.n	8002d12 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002d06:	4b0a      	ldr	r3, [pc, #40]	; (8002d30 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d0ef      	beq.n	8002cf2 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8002d12:	7bfb      	ldrb	r3, [r7, #15]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d106      	bne.n	8002d26 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002d18:	4b05      	ldr	r3, [pc, #20]	; (8002d30 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d1a:	695a      	ldr	r2, [r3, #20]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	695b      	ldr	r3, [r3, #20]
 8002d20:	4903      	ldr	r1, [pc, #12]	; (8002d30 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d22:	4313      	orrs	r3, r2
 8002d24:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002d26:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3710      	adds	r7, #16
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	40021000 	.word	0x40021000

08002d34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d101      	bne.n	8002d46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e040      	b.n	8002dc8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d106      	bne.n	8002d5c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f7fe f8ba 	bl	8000ed0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2224      	movs	r2, #36	; 0x24
 8002d60:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f022 0201 	bic.w	r2, r2, #1
 8002d70:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f000 fabe 	bl	80032f4 <UART_SetConfig>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d101      	bne.n	8002d82 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e022      	b.n	8002dc8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d002      	beq.n	8002d90 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f000 fd3c 	bl	8003808 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	685a      	ldr	r2, [r3, #4]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d9e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	689a      	ldr	r2, [r3, #8]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002dae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f042 0201 	orr.w	r2, r2, #1
 8002dbe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002dc0:	6878      	ldr	r0, [r7, #4]
 8002dc2:	f000 fdc3 	bl	800394c <UART_CheckIdleState>
 8002dc6:	4603      	mov	r3, r0
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3708      	adds	r7, #8
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}

08002dd0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b08a      	sub	sp, #40	; 0x28
 8002dd4:	af02      	add	r7, sp, #8
 8002dd6:	60f8      	str	r0, [r7, #12]
 8002dd8:	60b9      	str	r1, [r7, #8]
 8002dda:	603b      	str	r3, [r7, #0]
 8002ddc:	4613      	mov	r3, r2
 8002dde:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002de4:	2b20      	cmp	r3, #32
 8002de6:	f040 8081 	bne.w	8002eec <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d002      	beq.n	8002df6 <HAL_UART_Transmit+0x26>
 8002df0:	88fb      	ldrh	r3, [r7, #6]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d101      	bne.n	8002dfa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e079      	b.n	8002eee <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d101      	bne.n	8002e08 <HAL_UART_Transmit+0x38>
 8002e04:	2302      	movs	r3, #2
 8002e06:	e072      	b.n	8002eee <HAL_UART_Transmit+0x11e>
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2200      	movs	r2, #0
 8002e14:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2221      	movs	r2, #33	; 0x21
 8002e1a:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002e1c:	f7fe f96e 	bl	80010fc <HAL_GetTick>
 8002e20:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	88fa      	ldrh	r2, [r7, #6]
 8002e26:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	88fa      	ldrh	r2, [r7, #6]
 8002e2e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e3a:	d108      	bne.n	8002e4e <HAL_UART_Transmit+0x7e>
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	691b      	ldr	r3, [r3, #16]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d104      	bne.n	8002e4e <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8002e44:	2300      	movs	r3, #0
 8002e46:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	61bb      	str	r3, [r7, #24]
 8002e4c:	e003      	b.n	8002e56 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e52:	2300      	movs	r3, #0
 8002e54:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8002e5e:	e02d      	b.n	8002ebc <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	9300      	str	r3, [sp, #0]
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	2200      	movs	r2, #0
 8002e68:	2180      	movs	r1, #128	; 0x80
 8002e6a:	68f8      	ldr	r0, [r7, #12]
 8002e6c:	f000 fdb3 	bl	80039d6 <UART_WaitOnFlagUntilTimeout>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d001      	beq.n	8002e7a <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8002e76:	2303      	movs	r3, #3
 8002e78:	e039      	b.n	8002eee <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d10b      	bne.n	8002e98 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e80:	69bb      	ldr	r3, [r7, #24]
 8002e82:	881a      	ldrh	r2, [r3, #0]
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e8c:	b292      	uxth	r2, r2
 8002e8e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002e90:	69bb      	ldr	r3, [r7, #24]
 8002e92:	3302      	adds	r3, #2
 8002e94:	61bb      	str	r3, [r7, #24]
 8002e96:	e008      	b.n	8002eaa <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e98:	69fb      	ldr	r3, [r7, #28]
 8002e9a:	781a      	ldrb	r2, [r3, #0]
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	b292      	uxth	r2, r2
 8002ea2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	3301      	adds	r3, #1
 8002ea8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002eb0:	b29b      	uxth	r3, r3
 8002eb2:	3b01      	subs	r3, #1
 8002eb4:	b29a      	uxth	r2, r3
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002ec2:	b29b      	uxth	r3, r3
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d1cb      	bne.n	8002e60 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	9300      	str	r3, [sp, #0]
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	2140      	movs	r1, #64	; 0x40
 8002ed2:	68f8      	ldr	r0, [r7, #12]
 8002ed4:	f000 fd7f 	bl	80039d6 <UART_WaitOnFlagUntilTimeout>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d001      	beq.n	8002ee2 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	e005      	b.n	8002eee <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2220      	movs	r2, #32
 8002ee6:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	e000      	b.n	8002eee <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8002eec:	2302      	movs	r3, #2
  }
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3720      	adds	r7, #32
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
	...

08002ef8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b085      	sub	sp, #20
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	60f8      	str	r0, [r7, #12]
 8002f00:	60b9      	str	r1, [r7, #8]
 8002f02:	4613      	mov	r3, r2
 8002f04:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002f0a:	2b20      	cmp	r3, #32
 8002f0c:	f040 808a 	bne.w	8003024 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d002      	beq.n	8002f1c <HAL_UART_Receive_IT+0x24>
 8002f16:	88fb      	ldrh	r3, [r7, #6]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d101      	bne.n	8002f20 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e082      	b.n	8003026 <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d101      	bne.n	8002f2e <HAL_UART_Receive_IT+0x36>
 8002f2a:	2302      	movs	r3, #2
 8002f2c:	e07b      	b.n	8003026 <HAL_UART_Receive_IT+0x12e>
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2201      	movs	r2, #1
 8002f32:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	68ba      	ldr	r2, [r7, #8]
 8002f3a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	88fa      	ldrh	r2, [r7, #6]
 8002f40:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	88fa      	ldrh	r2, [r7, #6]
 8002f48:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f5a:	d10e      	bne.n	8002f7a <HAL_UART_Receive_IT+0x82>
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	691b      	ldr	r3, [r3, #16]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d105      	bne.n	8002f70 <HAL_UART_Receive_IT+0x78>
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002f6a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002f6e:	e02d      	b.n	8002fcc <HAL_UART_Receive_IT+0xd4>
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	22ff      	movs	r2, #255	; 0xff
 8002f74:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002f78:	e028      	b.n	8002fcc <HAL_UART_Receive_IT+0xd4>
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d10d      	bne.n	8002f9e <HAL_UART_Receive_IT+0xa6>
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	691b      	ldr	r3, [r3, #16]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d104      	bne.n	8002f94 <HAL_UART_Receive_IT+0x9c>
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	22ff      	movs	r2, #255	; 0xff
 8002f8e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002f92:	e01b      	b.n	8002fcc <HAL_UART_Receive_IT+0xd4>
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	227f      	movs	r2, #127	; 0x7f
 8002f98:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002f9c:	e016      	b.n	8002fcc <HAL_UART_Receive_IT+0xd4>
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002fa6:	d10d      	bne.n	8002fc4 <HAL_UART_Receive_IT+0xcc>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	691b      	ldr	r3, [r3, #16]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d104      	bne.n	8002fba <HAL_UART_Receive_IT+0xc2>
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	227f      	movs	r2, #127	; 0x7f
 8002fb4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002fb8:	e008      	b.n	8002fcc <HAL_UART_Receive_IT+0xd4>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	223f      	movs	r2, #63	; 0x3f
 8002fbe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002fc2:	e003      	b.n	8002fcc <HAL_UART_Receive_IT+0xd4>
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	2222      	movs	r2, #34	; 0x22
 8002fd6:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	689a      	ldr	r2, [r3, #8]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f042 0201 	orr.w	r2, r2, #1
 8002fe6:	609a      	str	r2, [r3, #8]
      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
    }
#else
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ff0:	d107      	bne.n	8003002 <HAL_UART_Receive_IT+0x10a>
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	691b      	ldr	r3, [r3, #16]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d103      	bne.n	8003002 <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	4a0d      	ldr	r2, [pc, #52]	; (8003034 <HAL_UART_Receive_IT+0x13c>)
 8002ffe:	661a      	str	r2, [r3, #96]	; 0x60
 8003000:	e002      	b.n	8003008 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	4a0c      	ldr	r2, [pc, #48]	; (8003038 <HAL_UART_Receive_IT+0x140>)
 8003006:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2200      	movs	r2, #0
 800300c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800301e:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8003020:	2300      	movs	r3, #0
 8003022:	e000      	b.n	8003026 <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8003024:	2302      	movs	r3, #2
  }
}
 8003026:	4618      	mov	r0, r3
 8003028:	3714      	adds	r7, #20
 800302a:	46bd      	mov	sp, r7
 800302c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003030:	4770      	bx	lr
 8003032:	bf00      	nop
 8003034:	08003c15 	.word	0x08003c15
 8003038:	08003b6b 	.word	0x08003b6b

0800303c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b088      	sub	sp, #32
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	69db      	ldr	r3, [r3, #28]
 800304a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800305c:	69fa      	ldr	r2, [r7, #28]
 800305e:	f640 030f 	movw	r3, #2063	; 0x80f
 8003062:	4013      	ands	r3, r2
 8003064:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d113      	bne.n	8003094 <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800306c:	69fb      	ldr	r3, [r7, #28]
 800306e:	f003 0320 	and.w	r3, r3, #32
 8003072:	2b00      	cmp	r3, #0
 8003074:	d00e      	beq.n	8003094 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003076:	69bb      	ldr	r3, [r7, #24]
 8003078:	f003 0320 	and.w	r3, r3, #32
 800307c:	2b00      	cmp	r3, #0
 800307e:	d009      	beq.n	8003094 <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003084:	2b00      	cmp	r3, #0
 8003086:	f000 8114 	beq.w	80032b2 <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	4798      	blx	r3
      }
      return;
 8003092:	e10e      	b.n	80032b2 <HAL_UART_IRQHandler+0x276>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	2b00      	cmp	r3, #0
 8003098:	f000 80d6 	beq.w	8003248 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	f003 0301 	and.w	r3, r3, #1
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d105      	bne.n	80030b2 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80030a6:	69ba      	ldr	r2, [r7, #24]
 80030a8:	4b86      	ldr	r3, [pc, #536]	; (80032c4 <HAL_UART_IRQHandler+0x288>)
 80030aa:	4013      	ands	r3, r2
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	f000 80cb 	beq.w	8003248 <HAL_UART_IRQHandler+0x20c>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	f003 0301 	and.w	r3, r3, #1
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d00e      	beq.n	80030da <HAL_UART_IRQHandler+0x9e>
 80030bc:	69bb      	ldr	r3, [r7, #24]
 80030be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d009      	beq.n	80030da <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	2201      	movs	r2, #1
 80030cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80030d2:	f043 0201 	orr.w	r2, r3, #1
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	f003 0302 	and.w	r3, r3, #2
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d00e      	beq.n	8003102 <HAL_UART_IRQHandler+0xc6>
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	f003 0301 	and.w	r3, r3, #1
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d009      	beq.n	8003102 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	2202      	movs	r2, #2
 80030f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80030fa:	f043 0204 	orr.w	r2, r3, #4
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	f003 0304 	and.w	r3, r3, #4
 8003108:	2b00      	cmp	r3, #0
 800310a:	d00e      	beq.n	800312a <HAL_UART_IRQHandler+0xee>
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	f003 0301 	and.w	r3, r3, #1
 8003112:	2b00      	cmp	r3, #0
 8003114:	d009      	beq.n	800312a <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	2204      	movs	r2, #4
 800311c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003122:	f043 0202 	orr.w	r2, r3, #2
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800312a:	69fb      	ldr	r3, [r7, #28]
 800312c:	f003 0308 	and.w	r3, r3, #8
 8003130:	2b00      	cmp	r3, #0
 8003132:	d013      	beq.n	800315c <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003134:	69bb      	ldr	r3, [r7, #24]
 8003136:	f003 0320 	and.w	r3, r3, #32
 800313a:	2b00      	cmp	r3, #0
 800313c:	d104      	bne.n	8003148 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003144:	2b00      	cmp	r3, #0
 8003146:	d009      	beq.n	800315c <HAL_UART_IRQHandler+0x120>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	2208      	movs	r2, #8
 800314e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003154:	f043 0208 	orr.w	r2, r3, #8
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800315c:	69fb      	ldr	r3, [r7, #28]
 800315e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003162:	2b00      	cmp	r3, #0
 8003164:	d00f      	beq.n	8003186 <HAL_UART_IRQHandler+0x14a>
 8003166:	69bb      	ldr	r3, [r7, #24]
 8003168:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800316c:	2b00      	cmp	r3, #0
 800316e:	d00a      	beq.n	8003186 <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003178:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800317e:	f043 0220 	orr.w	r2, r3, #32
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800318a:	2b00      	cmp	r3, #0
 800318c:	f000 8093 	beq.w	80032b6 <HAL_UART_IRQHandler+0x27a>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003190:	69fb      	ldr	r3, [r7, #28]
 8003192:	f003 0320 	and.w	r3, r3, #32
 8003196:	2b00      	cmp	r3, #0
 8003198:	d00c      	beq.n	80031b4 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800319a:	69bb      	ldr	r3, [r7, #24]
 800319c:	f003 0320 	and.w	r3, r3, #32
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d007      	beq.n	80031b4 <HAL_UART_IRQHandler+0x178>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d003      	beq.n	80031b4 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031b0:	6878      	ldr	r0, [r7, #4]
 80031b2:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80031b8:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031c4:	2b40      	cmp	r3, #64	; 0x40
 80031c6:	d004      	beq.n	80031d2 <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d031      	beq.n	8003236 <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f000 fc7a 	bl	8003acc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031e2:	2b40      	cmp	r3, #64	; 0x40
 80031e4:	d123      	bne.n	800322e <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	689a      	ldr	r2, [r3, #8]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031f4:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d013      	beq.n	8003226 <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003202:	4a31      	ldr	r2, [pc, #196]	; (80032c8 <HAL_UART_IRQHandler+0x28c>)
 8003204:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800320a:	4618      	mov	r0, r3
 800320c:	f7fe f893 	bl	8001336 <HAL_DMA_Abort_IT>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d016      	beq.n	8003244 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800321a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800321c:	687a      	ldr	r2, [r7, #4]
 800321e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8003220:	4610      	mov	r0, r2
 8003222:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003224:	e00e      	b.n	8003244 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	f000 f85a 	bl	80032e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800322c:	e00a      	b.n	8003244 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f000 f856 	bl	80032e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003234:	e006      	b.n	8003244 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f000 f852 	bl	80032e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8003242:	e038      	b.n	80032b6 <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003244:	bf00      	nop
    return;
 8003246:	e036      	b.n	80032b6 <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003248:	69fb      	ldr	r3, [r7, #28]
 800324a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d00d      	beq.n	800326e <HAL_UART_IRQHandler+0x232>
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003258:	2b00      	cmp	r3, #0
 800325a:	d008      	beq.n	800326e <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003264:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f000 fd29 	bl	8003cbe <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800326c:	e026      	b.n	80032bc <HAL_UART_IRQHandler+0x280>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003274:	2b00      	cmp	r3, #0
 8003276:	d00d      	beq.n	8003294 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003278:	69bb      	ldr	r3, [r7, #24]
 800327a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800327e:	2b00      	cmp	r3, #0
 8003280:	d008      	beq.n	8003294 <HAL_UART_IRQHandler+0x258>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003286:	2b00      	cmp	r3, #0
 8003288:	d017      	beq.n	80032ba <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	4798      	blx	r3
    }
    return;
 8003292:	e012      	b.n	80032ba <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003294:	69fb      	ldr	r3, [r7, #28]
 8003296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800329a:	2b00      	cmp	r3, #0
 800329c:	d00e      	beq.n	80032bc <HAL_UART_IRQHandler+0x280>
 800329e:	69bb      	ldr	r3, [r7, #24]
 80032a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d009      	beq.n	80032bc <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f000 fc45 	bl	8003b38 <UART_EndTransmit_IT>
    return;
 80032ae:	bf00      	nop
 80032b0:	e004      	b.n	80032bc <HAL_UART_IRQHandler+0x280>
      return;
 80032b2:	bf00      	nop
 80032b4:	e002      	b.n	80032bc <HAL_UART_IRQHandler+0x280>
    return;
 80032b6:	bf00      	nop
 80032b8:	e000      	b.n	80032bc <HAL_UART_IRQHandler+0x280>
    return;
 80032ba:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80032bc:	3720      	adds	r7, #32
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	04000120 	.word	0x04000120
 80032c8:	08003b0d 	.word	0x08003b0d

080032cc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b083      	sub	sp, #12
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80032d4:	bf00      	nop
 80032d6:	370c      	adds	r7, #12
 80032d8:	46bd      	mov	sp, r7
 80032da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032de:	4770      	bx	lr

080032e0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80032e8:	bf00      	nop
 80032ea:	370c      	adds	r7, #12
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr

080032f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80032f4:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80032f8:	b088      	sub	sp, #32
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80032fe:	2300      	movs	r3, #0
 8003300:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	689a      	ldr	r2, [r3, #8]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	691b      	ldr	r3, [r3, #16]
 800330a:	431a      	orrs	r2, r3
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	695b      	ldr	r3, [r3, #20]
 8003310:	431a      	orrs	r2, r3
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	69db      	ldr	r3, [r3, #28]
 8003316:	4313      	orrs	r3, r2
 8003318:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	4bac      	ldr	r3, [pc, #688]	; (80035d4 <UART_SetConfig+0x2e0>)
 8003322:	4013      	ands	r3, r2
 8003324:	687a      	ldr	r2, [r7, #4]
 8003326:	6812      	ldr	r2, [r2, #0]
 8003328:	69f9      	ldr	r1, [r7, #28]
 800332a:	430b      	orrs	r3, r1
 800332c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	68da      	ldr	r2, [r3, #12]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	430a      	orrs	r2, r1
 8003342:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	699b      	ldr	r3, [r3, #24]
 8003348:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4aa2      	ldr	r2, [pc, #648]	; (80035d8 <UART_SetConfig+0x2e4>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d004      	beq.n	800335e <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6a1b      	ldr	r3, [r3, #32]
 8003358:	69fa      	ldr	r2, [r7, #28]
 800335a:	4313      	orrs	r3, r2
 800335c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	69fa      	ldr	r2, [r7, #28]
 800336e:	430a      	orrs	r2, r1
 8003370:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a99      	ldr	r2, [pc, #612]	; (80035dc <UART_SetConfig+0x2e8>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d121      	bne.n	80033c0 <UART_SetConfig+0xcc>
 800337c:	4b98      	ldr	r3, [pc, #608]	; (80035e0 <UART_SetConfig+0x2ec>)
 800337e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003382:	f003 0303 	and.w	r3, r3, #3
 8003386:	2b03      	cmp	r3, #3
 8003388:	d816      	bhi.n	80033b8 <UART_SetConfig+0xc4>
 800338a:	a201      	add	r2, pc, #4	; (adr r2, 8003390 <UART_SetConfig+0x9c>)
 800338c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003390:	080033a1 	.word	0x080033a1
 8003394:	080033ad 	.word	0x080033ad
 8003398:	080033a7 	.word	0x080033a7
 800339c:	080033b3 	.word	0x080033b3
 80033a0:	2301      	movs	r3, #1
 80033a2:	76fb      	strb	r3, [r7, #27]
 80033a4:	e0e8      	b.n	8003578 <UART_SetConfig+0x284>
 80033a6:	2302      	movs	r3, #2
 80033a8:	76fb      	strb	r3, [r7, #27]
 80033aa:	e0e5      	b.n	8003578 <UART_SetConfig+0x284>
 80033ac:	2304      	movs	r3, #4
 80033ae:	76fb      	strb	r3, [r7, #27]
 80033b0:	e0e2      	b.n	8003578 <UART_SetConfig+0x284>
 80033b2:	2308      	movs	r3, #8
 80033b4:	76fb      	strb	r3, [r7, #27]
 80033b6:	e0df      	b.n	8003578 <UART_SetConfig+0x284>
 80033b8:	2310      	movs	r3, #16
 80033ba:	76fb      	strb	r3, [r7, #27]
 80033bc:	bf00      	nop
 80033be:	e0db      	b.n	8003578 <UART_SetConfig+0x284>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a87      	ldr	r2, [pc, #540]	; (80035e4 <UART_SetConfig+0x2f0>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d134      	bne.n	8003434 <UART_SetConfig+0x140>
 80033ca:	4b85      	ldr	r3, [pc, #532]	; (80035e0 <UART_SetConfig+0x2ec>)
 80033cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033d0:	f003 030c 	and.w	r3, r3, #12
 80033d4:	2b0c      	cmp	r3, #12
 80033d6:	d829      	bhi.n	800342c <UART_SetConfig+0x138>
 80033d8:	a201      	add	r2, pc, #4	; (adr r2, 80033e0 <UART_SetConfig+0xec>)
 80033da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033de:	bf00      	nop
 80033e0:	08003415 	.word	0x08003415
 80033e4:	0800342d 	.word	0x0800342d
 80033e8:	0800342d 	.word	0x0800342d
 80033ec:	0800342d 	.word	0x0800342d
 80033f0:	08003421 	.word	0x08003421
 80033f4:	0800342d 	.word	0x0800342d
 80033f8:	0800342d 	.word	0x0800342d
 80033fc:	0800342d 	.word	0x0800342d
 8003400:	0800341b 	.word	0x0800341b
 8003404:	0800342d 	.word	0x0800342d
 8003408:	0800342d 	.word	0x0800342d
 800340c:	0800342d 	.word	0x0800342d
 8003410:	08003427 	.word	0x08003427
 8003414:	2300      	movs	r3, #0
 8003416:	76fb      	strb	r3, [r7, #27]
 8003418:	e0ae      	b.n	8003578 <UART_SetConfig+0x284>
 800341a:	2302      	movs	r3, #2
 800341c:	76fb      	strb	r3, [r7, #27]
 800341e:	e0ab      	b.n	8003578 <UART_SetConfig+0x284>
 8003420:	2304      	movs	r3, #4
 8003422:	76fb      	strb	r3, [r7, #27]
 8003424:	e0a8      	b.n	8003578 <UART_SetConfig+0x284>
 8003426:	2308      	movs	r3, #8
 8003428:	76fb      	strb	r3, [r7, #27]
 800342a:	e0a5      	b.n	8003578 <UART_SetConfig+0x284>
 800342c:	2310      	movs	r3, #16
 800342e:	76fb      	strb	r3, [r7, #27]
 8003430:	bf00      	nop
 8003432:	e0a1      	b.n	8003578 <UART_SetConfig+0x284>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a6b      	ldr	r2, [pc, #428]	; (80035e8 <UART_SetConfig+0x2f4>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d120      	bne.n	8003480 <UART_SetConfig+0x18c>
 800343e:	4b68      	ldr	r3, [pc, #416]	; (80035e0 <UART_SetConfig+0x2ec>)
 8003440:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003444:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003448:	2b10      	cmp	r3, #16
 800344a:	d00f      	beq.n	800346c <UART_SetConfig+0x178>
 800344c:	2b10      	cmp	r3, #16
 800344e:	d802      	bhi.n	8003456 <UART_SetConfig+0x162>
 8003450:	2b00      	cmp	r3, #0
 8003452:	d005      	beq.n	8003460 <UART_SetConfig+0x16c>
 8003454:	e010      	b.n	8003478 <UART_SetConfig+0x184>
 8003456:	2b20      	cmp	r3, #32
 8003458:	d005      	beq.n	8003466 <UART_SetConfig+0x172>
 800345a:	2b30      	cmp	r3, #48	; 0x30
 800345c:	d009      	beq.n	8003472 <UART_SetConfig+0x17e>
 800345e:	e00b      	b.n	8003478 <UART_SetConfig+0x184>
 8003460:	2300      	movs	r3, #0
 8003462:	76fb      	strb	r3, [r7, #27]
 8003464:	e088      	b.n	8003578 <UART_SetConfig+0x284>
 8003466:	2302      	movs	r3, #2
 8003468:	76fb      	strb	r3, [r7, #27]
 800346a:	e085      	b.n	8003578 <UART_SetConfig+0x284>
 800346c:	2304      	movs	r3, #4
 800346e:	76fb      	strb	r3, [r7, #27]
 8003470:	e082      	b.n	8003578 <UART_SetConfig+0x284>
 8003472:	2308      	movs	r3, #8
 8003474:	76fb      	strb	r3, [r7, #27]
 8003476:	e07f      	b.n	8003578 <UART_SetConfig+0x284>
 8003478:	2310      	movs	r3, #16
 800347a:	76fb      	strb	r3, [r7, #27]
 800347c:	bf00      	nop
 800347e:	e07b      	b.n	8003578 <UART_SetConfig+0x284>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a59      	ldr	r2, [pc, #356]	; (80035ec <UART_SetConfig+0x2f8>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d120      	bne.n	80034cc <UART_SetConfig+0x1d8>
 800348a:	4b55      	ldr	r3, [pc, #340]	; (80035e0 <UART_SetConfig+0x2ec>)
 800348c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003490:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003494:	2b40      	cmp	r3, #64	; 0x40
 8003496:	d00f      	beq.n	80034b8 <UART_SetConfig+0x1c4>
 8003498:	2b40      	cmp	r3, #64	; 0x40
 800349a:	d802      	bhi.n	80034a2 <UART_SetConfig+0x1ae>
 800349c:	2b00      	cmp	r3, #0
 800349e:	d005      	beq.n	80034ac <UART_SetConfig+0x1b8>
 80034a0:	e010      	b.n	80034c4 <UART_SetConfig+0x1d0>
 80034a2:	2b80      	cmp	r3, #128	; 0x80
 80034a4:	d005      	beq.n	80034b2 <UART_SetConfig+0x1be>
 80034a6:	2bc0      	cmp	r3, #192	; 0xc0
 80034a8:	d009      	beq.n	80034be <UART_SetConfig+0x1ca>
 80034aa:	e00b      	b.n	80034c4 <UART_SetConfig+0x1d0>
 80034ac:	2300      	movs	r3, #0
 80034ae:	76fb      	strb	r3, [r7, #27]
 80034b0:	e062      	b.n	8003578 <UART_SetConfig+0x284>
 80034b2:	2302      	movs	r3, #2
 80034b4:	76fb      	strb	r3, [r7, #27]
 80034b6:	e05f      	b.n	8003578 <UART_SetConfig+0x284>
 80034b8:	2304      	movs	r3, #4
 80034ba:	76fb      	strb	r3, [r7, #27]
 80034bc:	e05c      	b.n	8003578 <UART_SetConfig+0x284>
 80034be:	2308      	movs	r3, #8
 80034c0:	76fb      	strb	r3, [r7, #27]
 80034c2:	e059      	b.n	8003578 <UART_SetConfig+0x284>
 80034c4:	2310      	movs	r3, #16
 80034c6:	76fb      	strb	r3, [r7, #27]
 80034c8:	bf00      	nop
 80034ca:	e055      	b.n	8003578 <UART_SetConfig+0x284>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a47      	ldr	r2, [pc, #284]	; (80035f0 <UART_SetConfig+0x2fc>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d124      	bne.n	8003520 <UART_SetConfig+0x22c>
 80034d6:	4b42      	ldr	r3, [pc, #264]	; (80035e0 <UART_SetConfig+0x2ec>)
 80034d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034e4:	d012      	beq.n	800350c <UART_SetConfig+0x218>
 80034e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034ea:	d802      	bhi.n	80034f2 <UART_SetConfig+0x1fe>
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d007      	beq.n	8003500 <UART_SetConfig+0x20c>
 80034f0:	e012      	b.n	8003518 <UART_SetConfig+0x224>
 80034f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034f6:	d006      	beq.n	8003506 <UART_SetConfig+0x212>
 80034f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80034fc:	d009      	beq.n	8003512 <UART_SetConfig+0x21e>
 80034fe:	e00b      	b.n	8003518 <UART_SetConfig+0x224>
 8003500:	2300      	movs	r3, #0
 8003502:	76fb      	strb	r3, [r7, #27]
 8003504:	e038      	b.n	8003578 <UART_SetConfig+0x284>
 8003506:	2302      	movs	r3, #2
 8003508:	76fb      	strb	r3, [r7, #27]
 800350a:	e035      	b.n	8003578 <UART_SetConfig+0x284>
 800350c:	2304      	movs	r3, #4
 800350e:	76fb      	strb	r3, [r7, #27]
 8003510:	e032      	b.n	8003578 <UART_SetConfig+0x284>
 8003512:	2308      	movs	r3, #8
 8003514:	76fb      	strb	r3, [r7, #27]
 8003516:	e02f      	b.n	8003578 <UART_SetConfig+0x284>
 8003518:	2310      	movs	r3, #16
 800351a:	76fb      	strb	r3, [r7, #27]
 800351c:	bf00      	nop
 800351e:	e02b      	b.n	8003578 <UART_SetConfig+0x284>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a2c      	ldr	r2, [pc, #176]	; (80035d8 <UART_SetConfig+0x2e4>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d124      	bne.n	8003574 <UART_SetConfig+0x280>
 800352a:	4b2d      	ldr	r3, [pc, #180]	; (80035e0 <UART_SetConfig+0x2ec>)
 800352c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003530:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003534:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003538:	d012      	beq.n	8003560 <UART_SetConfig+0x26c>
 800353a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800353e:	d802      	bhi.n	8003546 <UART_SetConfig+0x252>
 8003540:	2b00      	cmp	r3, #0
 8003542:	d007      	beq.n	8003554 <UART_SetConfig+0x260>
 8003544:	e012      	b.n	800356c <UART_SetConfig+0x278>
 8003546:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800354a:	d006      	beq.n	800355a <UART_SetConfig+0x266>
 800354c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003550:	d009      	beq.n	8003566 <UART_SetConfig+0x272>
 8003552:	e00b      	b.n	800356c <UART_SetConfig+0x278>
 8003554:	2300      	movs	r3, #0
 8003556:	76fb      	strb	r3, [r7, #27]
 8003558:	e00e      	b.n	8003578 <UART_SetConfig+0x284>
 800355a:	2302      	movs	r3, #2
 800355c:	76fb      	strb	r3, [r7, #27]
 800355e:	e00b      	b.n	8003578 <UART_SetConfig+0x284>
 8003560:	2304      	movs	r3, #4
 8003562:	76fb      	strb	r3, [r7, #27]
 8003564:	e008      	b.n	8003578 <UART_SetConfig+0x284>
 8003566:	2308      	movs	r3, #8
 8003568:	76fb      	strb	r3, [r7, #27]
 800356a:	e005      	b.n	8003578 <UART_SetConfig+0x284>
 800356c:	2310      	movs	r3, #16
 800356e:	76fb      	strb	r3, [r7, #27]
 8003570:	bf00      	nop
 8003572:	e001      	b.n	8003578 <UART_SetConfig+0x284>
 8003574:	2310      	movs	r3, #16
 8003576:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a16      	ldr	r2, [pc, #88]	; (80035d8 <UART_SetConfig+0x2e4>)
 800357e:	4293      	cmp	r3, r2
 8003580:	f040 8087 	bne.w	8003692 <UART_SetConfig+0x39e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003584:	7efb      	ldrb	r3, [r7, #27]
 8003586:	2b08      	cmp	r3, #8
 8003588:	d836      	bhi.n	80035f8 <UART_SetConfig+0x304>
 800358a:	a201      	add	r2, pc, #4	; (adr r2, 8003590 <UART_SetConfig+0x29c>)
 800358c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003590:	080035b5 	.word	0x080035b5
 8003594:	080035f9 	.word	0x080035f9
 8003598:	080035bd 	.word	0x080035bd
 800359c:	080035f9 	.word	0x080035f9
 80035a0:	080035c3 	.word	0x080035c3
 80035a4:	080035f9 	.word	0x080035f9
 80035a8:	080035f9 	.word	0x080035f9
 80035ac:	080035f9 	.word	0x080035f9
 80035b0:	080035cb 	.word	0x080035cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035b4:	f7fe fe82 	bl	80022bc <HAL_RCC_GetPCLK1Freq>
 80035b8:	6178      	str	r0, [r7, #20]
        break;
 80035ba:	e022      	b.n	8003602 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80035bc:	4b0d      	ldr	r3, [pc, #52]	; (80035f4 <UART_SetConfig+0x300>)
 80035be:	617b      	str	r3, [r7, #20]
        break;
 80035c0:	e01f      	b.n	8003602 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035c2:	f7fe fde5 	bl	8002190 <HAL_RCC_GetSysClockFreq>
 80035c6:	6178      	str	r0, [r7, #20]
        break;
 80035c8:	e01b      	b.n	8003602 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035ce:	617b      	str	r3, [r7, #20]
        break;
 80035d0:	e017      	b.n	8003602 <UART_SetConfig+0x30e>
 80035d2:	bf00      	nop
 80035d4:	efff69f3 	.word	0xefff69f3
 80035d8:	40008000 	.word	0x40008000
 80035dc:	40013800 	.word	0x40013800
 80035e0:	40021000 	.word	0x40021000
 80035e4:	40004400 	.word	0x40004400
 80035e8:	40004800 	.word	0x40004800
 80035ec:	40004c00 	.word	0x40004c00
 80035f0:	40005000 	.word	0x40005000
 80035f4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80035f8:	2300      	movs	r3, #0
 80035fa:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	76bb      	strb	r3, [r7, #26]
        break;
 8003600:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	2b00      	cmp	r3, #0
 8003606:	f000 80f1 	beq.w	80037ec <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	685a      	ldr	r2, [r3, #4]
 800360e:	4613      	mov	r3, r2
 8003610:	005b      	lsls	r3, r3, #1
 8003612:	4413      	add	r3, r2
 8003614:	697a      	ldr	r2, [r7, #20]
 8003616:	429a      	cmp	r2, r3
 8003618:	d305      	bcc.n	8003626 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003620:	697a      	ldr	r2, [r7, #20]
 8003622:	429a      	cmp	r2, r3
 8003624:	d902      	bls.n	800362c <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	76bb      	strb	r3, [r7, #26]
 800362a:	e0df      	b.n	80037ec <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	4619      	mov	r1, r3
 8003630:	f04f 0200 	mov.w	r2, #0
 8003634:	f04f 0300 	mov.w	r3, #0
 8003638:	f04f 0400 	mov.w	r4, #0
 800363c:	0214      	lsls	r4, r2, #8
 800363e:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8003642:	020b      	lsls	r3, r1, #8
 8003644:	687a      	ldr	r2, [r7, #4]
 8003646:	6852      	ldr	r2, [r2, #4]
 8003648:	0852      	lsrs	r2, r2, #1
 800364a:	4611      	mov	r1, r2
 800364c:	f04f 0200 	mov.w	r2, #0
 8003650:	eb13 0b01 	adds.w	fp, r3, r1
 8003654:	eb44 0c02 	adc.w	ip, r4, r2
 8003658:	4658      	mov	r0, fp
 800365a:	4661      	mov	r1, ip
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	f04f 0400 	mov.w	r4, #0
 8003664:	461a      	mov	r2, r3
 8003666:	4623      	mov	r3, r4
 8003668:	f7fc fe0a 	bl	8000280 <__aeabi_uldivmod>
 800366c:	4603      	mov	r3, r0
 800366e:	460c      	mov	r4, r1
 8003670:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003678:	d308      	bcc.n	800368c <UART_SetConfig+0x398>
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003680:	d204      	bcs.n	800368c <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	693a      	ldr	r2, [r7, #16]
 8003688:	60da      	str	r2, [r3, #12]
 800368a:	e0af      	b.n	80037ec <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	76bb      	strb	r3, [r7, #26]
 8003690:	e0ac      	b.n	80037ec <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	69db      	ldr	r3, [r3, #28]
 8003696:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800369a:	d15b      	bne.n	8003754 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800369c:	7efb      	ldrb	r3, [r7, #27]
 800369e:	2b08      	cmp	r3, #8
 80036a0:	d827      	bhi.n	80036f2 <UART_SetConfig+0x3fe>
 80036a2:	a201      	add	r2, pc, #4	; (adr r2, 80036a8 <UART_SetConfig+0x3b4>)
 80036a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036a8:	080036cd 	.word	0x080036cd
 80036ac:	080036d5 	.word	0x080036d5
 80036b0:	080036dd 	.word	0x080036dd
 80036b4:	080036f3 	.word	0x080036f3
 80036b8:	080036e3 	.word	0x080036e3
 80036bc:	080036f3 	.word	0x080036f3
 80036c0:	080036f3 	.word	0x080036f3
 80036c4:	080036f3 	.word	0x080036f3
 80036c8:	080036eb 	.word	0x080036eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036cc:	f7fe fdf6 	bl	80022bc <HAL_RCC_GetPCLK1Freq>
 80036d0:	6178      	str	r0, [r7, #20]
        break;
 80036d2:	e013      	b.n	80036fc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80036d4:	f7fe fe08 	bl	80022e8 <HAL_RCC_GetPCLK2Freq>
 80036d8:	6178      	str	r0, [r7, #20]
        break;
 80036da:	e00f      	b.n	80036fc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80036dc:	4b49      	ldr	r3, [pc, #292]	; (8003804 <UART_SetConfig+0x510>)
 80036de:	617b      	str	r3, [r7, #20]
        break;
 80036e0:	e00c      	b.n	80036fc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036e2:	f7fe fd55 	bl	8002190 <HAL_RCC_GetSysClockFreq>
 80036e6:	6178      	str	r0, [r7, #20]
        break;
 80036e8:	e008      	b.n	80036fc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80036ee:	617b      	str	r3, [r7, #20]
        break;
 80036f0:	e004      	b.n	80036fc <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80036f2:	2300      	movs	r3, #0
 80036f4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	76bb      	strb	r3, [r7, #26]
        break;
 80036fa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d074      	beq.n	80037ec <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	005a      	lsls	r2, r3, #1
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	085b      	lsrs	r3, r3, #1
 800370c:	441a      	add	r2, r3
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	fbb2 f3f3 	udiv	r3, r2, r3
 8003716:	b29b      	uxth	r3, r3
 8003718:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	2b0f      	cmp	r3, #15
 800371e:	d916      	bls.n	800374e <UART_SetConfig+0x45a>
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003726:	d212      	bcs.n	800374e <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	b29b      	uxth	r3, r3
 800372c:	f023 030f 	bic.w	r3, r3, #15
 8003730:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	085b      	lsrs	r3, r3, #1
 8003736:	b29b      	uxth	r3, r3
 8003738:	f003 0307 	and.w	r3, r3, #7
 800373c:	b29a      	uxth	r2, r3
 800373e:	89fb      	ldrh	r3, [r7, #14]
 8003740:	4313      	orrs	r3, r2
 8003742:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	89fa      	ldrh	r2, [r7, #14]
 800374a:	60da      	str	r2, [r3, #12]
 800374c:	e04e      	b.n	80037ec <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	76bb      	strb	r3, [r7, #26]
 8003752:	e04b      	b.n	80037ec <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003754:	7efb      	ldrb	r3, [r7, #27]
 8003756:	2b08      	cmp	r3, #8
 8003758:	d827      	bhi.n	80037aa <UART_SetConfig+0x4b6>
 800375a:	a201      	add	r2, pc, #4	; (adr r2, 8003760 <UART_SetConfig+0x46c>)
 800375c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003760:	08003785 	.word	0x08003785
 8003764:	0800378d 	.word	0x0800378d
 8003768:	08003795 	.word	0x08003795
 800376c:	080037ab 	.word	0x080037ab
 8003770:	0800379b 	.word	0x0800379b
 8003774:	080037ab 	.word	0x080037ab
 8003778:	080037ab 	.word	0x080037ab
 800377c:	080037ab 	.word	0x080037ab
 8003780:	080037a3 	.word	0x080037a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003784:	f7fe fd9a 	bl	80022bc <HAL_RCC_GetPCLK1Freq>
 8003788:	6178      	str	r0, [r7, #20]
        break;
 800378a:	e013      	b.n	80037b4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800378c:	f7fe fdac 	bl	80022e8 <HAL_RCC_GetPCLK2Freq>
 8003790:	6178      	str	r0, [r7, #20]
        break;
 8003792:	e00f      	b.n	80037b4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003794:	4b1b      	ldr	r3, [pc, #108]	; (8003804 <UART_SetConfig+0x510>)
 8003796:	617b      	str	r3, [r7, #20]
        break;
 8003798:	e00c      	b.n	80037b4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800379a:	f7fe fcf9 	bl	8002190 <HAL_RCC_GetSysClockFreq>
 800379e:	6178      	str	r0, [r7, #20]
        break;
 80037a0:	e008      	b.n	80037b4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80037a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80037a6:	617b      	str	r3, [r7, #20]
        break;
 80037a8:	e004      	b.n	80037b4 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 80037aa:	2300      	movs	r3, #0
 80037ac:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	76bb      	strb	r3, [r7, #26]
        break;
 80037b2:	bf00      	nop
    }

    if (pclk != 0U)
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d018      	beq.n	80037ec <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	085a      	lsrs	r2, r3, #1
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	441a      	add	r2, r3
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	2b0f      	cmp	r3, #15
 80037d4:	d908      	bls.n	80037e8 <UART_SetConfig+0x4f4>
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037dc:	d204      	bcs.n	80037e8 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	693a      	ldr	r2, [r7, #16]
 80037e4:	60da      	str	r2, [r3, #12]
 80037e6:	e001      	b.n	80037ec <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2200      	movs	r2, #0
 80037f0:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2200      	movs	r2, #0
 80037f6:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80037f8:	7ebb      	ldrb	r3, [r7, #26]
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3720      	adds	r7, #32
 80037fe:	46bd      	mov	sp, r7
 8003800:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8003804:	00f42400 	.word	0x00f42400

08003808 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003814:	f003 0301 	and.w	r3, r3, #1
 8003818:	2b00      	cmp	r3, #0
 800381a:	d00a      	beq.n	8003832 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	430a      	orrs	r2, r1
 8003830:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003836:	f003 0302 	and.w	r3, r3, #2
 800383a:	2b00      	cmp	r3, #0
 800383c:	d00a      	beq.n	8003854 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	430a      	orrs	r2, r1
 8003852:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003858:	f003 0304 	and.w	r3, r3, #4
 800385c:	2b00      	cmp	r3, #0
 800385e:	d00a      	beq.n	8003876 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	430a      	orrs	r2, r1
 8003874:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387a:	f003 0308 	and.w	r3, r3, #8
 800387e:	2b00      	cmp	r3, #0
 8003880:	d00a      	beq.n	8003898 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	430a      	orrs	r2, r1
 8003896:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800389c:	f003 0310 	and.w	r3, r3, #16
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d00a      	beq.n	80038ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	430a      	orrs	r2, r1
 80038b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038be:	f003 0320 	and.w	r3, r3, #32
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d00a      	beq.n	80038dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	430a      	orrs	r2, r1
 80038da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d01a      	beq.n	800391e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	430a      	orrs	r2, r1
 80038fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003902:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003906:	d10a      	bne.n	800391e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	430a      	orrs	r2, r1
 800391c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003922:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003926:	2b00      	cmp	r3, #0
 8003928:	d00a      	beq.n	8003940 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	430a      	orrs	r2, r1
 800393e:	605a      	str	r2, [r3, #4]
  }
}
 8003940:	bf00      	nop
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b086      	sub	sp, #24
 8003950:	af02      	add	r7, sp, #8
 8003952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800395a:	f7fd fbcf 	bl	80010fc <HAL_GetTick>
 800395e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0308 	and.w	r3, r3, #8
 800396a:	2b08      	cmp	r3, #8
 800396c:	d10e      	bne.n	800398c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800396e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003972:	9300      	str	r3, [sp, #0]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2200      	movs	r2, #0
 8003978:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800397c:	6878      	ldr	r0, [r7, #4]
 800397e:	f000 f82a 	bl	80039d6 <UART_WaitOnFlagUntilTimeout>
 8003982:	4603      	mov	r3, r0
 8003984:	2b00      	cmp	r3, #0
 8003986:	d001      	beq.n	800398c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003988:	2303      	movs	r3, #3
 800398a:	e020      	b.n	80039ce <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 0304 	and.w	r3, r3, #4
 8003996:	2b04      	cmp	r3, #4
 8003998:	d10e      	bne.n	80039b8 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800399a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800399e:	9300      	str	r3, [sp, #0]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	f000 f814 	bl	80039d6 <UART_WaitOnFlagUntilTimeout>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d001      	beq.n	80039b8 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039b4:	2303      	movs	r3, #3
 80039b6:	e00a      	b.n	80039ce <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2220      	movs	r2, #32
 80039bc:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2220      	movs	r2, #32
 80039c2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2200      	movs	r2, #0
 80039c8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80039cc:	2300      	movs	r3, #0
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3710      	adds	r7, #16
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}

080039d6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80039d6:	b580      	push	{r7, lr}
 80039d8:	b084      	sub	sp, #16
 80039da:	af00      	add	r7, sp, #0
 80039dc:	60f8      	str	r0, [r7, #12]
 80039de:	60b9      	str	r1, [r7, #8]
 80039e0:	603b      	str	r3, [r7, #0]
 80039e2:	4613      	mov	r3, r2
 80039e4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039e6:	e05d      	b.n	8003aa4 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039e8:	69bb      	ldr	r3, [r7, #24]
 80039ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039ee:	d059      	beq.n	8003aa4 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039f0:	f7fd fb84 	bl	80010fc <HAL_GetTick>
 80039f4:	4602      	mov	r2, r0
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	69ba      	ldr	r2, [r7, #24]
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d302      	bcc.n	8003a06 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a00:	69bb      	ldr	r3, [r7, #24]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d11b      	bne.n	8003a3e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003a14:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	689a      	ldr	r2, [r3, #8]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f022 0201 	bic.w	r2, r2, #1
 8003a24:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2220      	movs	r2, #32
 8003a2a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2220      	movs	r2, #32
 8003a30:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2200      	movs	r2, #0
 8003a36:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e042      	b.n	8003ac4 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0304 	and.w	r3, r3, #4
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d02b      	beq.n	8003aa4 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	69db      	ldr	r3, [r3, #28]
 8003a52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a5a:	d123      	bne.n	8003aa4 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003a64:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003a74:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	689a      	ldr	r2, [r3, #8]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f022 0201 	bic.w	r2, r2, #1
 8003a84:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2220      	movs	r2, #32
 8003a8a:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2220      	movs	r2, #32
 8003a90:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2220      	movs	r2, #32
 8003a96:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	e00f      	b.n	8003ac4 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	69da      	ldr	r2, [r3, #28]
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	4013      	ands	r3, r2
 8003aae:	68ba      	ldr	r2, [r7, #8]
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	bf0c      	ite	eq
 8003ab4:	2301      	moveq	r3, #1
 8003ab6:	2300      	movne	r3, #0
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	461a      	mov	r2, r3
 8003abc:	79fb      	ldrb	r3, [r7, #7]
 8003abe:	429a      	cmp	r2, r3
 8003ac0:	d092      	beq.n	80039e8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3710      	adds	r7, #16
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003ae2:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	689a      	ldr	r2, [r3, #8]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f022 0201 	bic.w	r2, r2, #1
 8003af2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2220      	movs	r2, #32
 8003af8:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2200      	movs	r2, #0
 8003afe:	661a      	str	r2, [r3, #96]	; 0x60
}
 8003b00:	bf00      	nop
 8003b02:	370c      	adds	r7, #12
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr

08003b0c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b084      	sub	sp, #16
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b18:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2200      	movs	r2, #0
 8003b26:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003b2a:	68f8      	ldr	r0, [r7, #12]
 8003b2c:	f7ff fbd8 	bl	80032e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b30:	bf00      	nop
 8003b32:	3710      	adds	r7, #16
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}

08003b38 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b082      	sub	sp, #8
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b4e:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2220      	movs	r2, #32
 8003b54:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f7ff fbb5 	bl	80032cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b62:	bf00      	nop
 8003b64:	3708      	adds	r7, #8
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}

08003b6a <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003b6a:	b580      	push	{r7, lr}
 8003b6c:	b084      	sub	sp, #16
 8003b6e:	af00      	add	r7, sp, #0
 8003b70:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003b78:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b7e:	2b22      	cmp	r3, #34	; 0x22
 8003b80:	d13a      	bne.n	8003bf8 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003b88:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003b8a:	89bb      	ldrh	r3, [r7, #12]
 8003b8c:	b2d9      	uxtb	r1, r3
 8003b8e:	89fb      	ldrh	r3, [r7, #14]
 8003b90:	b2da      	uxtb	r2, r3
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b96:	400a      	ands	r2, r1
 8003b98:	b2d2      	uxtb	r2, r2
 8003b9a:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ba0:	1c5a      	adds	r2, r3, #1
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003bac:	b29b      	uxth	r3, r3
 8003bae:	3b01      	subs	r3, #1
 8003bb0:	b29a      	uxth	r2, r3
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003bbe:	b29b      	uxth	r3, r3
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d123      	bne.n	8003c0c <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003bd2:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	689a      	ldr	r2, [r3, #8]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f022 0201 	bic.w	r2, r2, #1
 8003be2:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2220      	movs	r2, #32
 8003be8:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2200      	movs	r2, #0
 8003bee:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003bf0:	6878      	ldr	r0, [r7, #4]
 8003bf2:	f7fc fcd3 	bl	800059c <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003bf6:	e009      	b.n	8003c0c <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	8b1b      	ldrh	r3, [r3, #24]
 8003bfe:	b29a      	uxth	r2, r3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f042 0208 	orr.w	r2, r2, #8
 8003c08:	b292      	uxth	r2, r2
 8003c0a:	831a      	strh	r2, [r3, #24]
}
 8003c0c:	bf00      	nop
 8003c0e:	3710      	adds	r7, #16
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}

08003c14 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b084      	sub	sp, #16
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003c22:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c28:	2b22      	cmp	r3, #34	; 0x22
 8003c2a:	d13a      	bne.n	8003ca2 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003c32:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c38:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8003c3a:	89ba      	ldrh	r2, [r7, #12]
 8003c3c:	89fb      	ldrh	r3, [r7, #14]
 8003c3e:	4013      	ands	r3, r2
 8003c40:	b29a      	uxth	r2, r3
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c4a:	1c9a      	adds	r2, r3, #2
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003c56:	b29b      	uxth	r3, r3
 8003c58:	3b01      	subs	r3, #1
 8003c5a:	b29a      	uxth	r2, r3
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003c68:	b29b      	uxth	r3, r3
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d123      	bne.n	8003cb6 <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003c7c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	689a      	ldr	r2, [r3, #8]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f022 0201 	bic.w	r2, r2, #1
 8003c8c:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2220      	movs	r2, #32
 8003c92:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2200      	movs	r2, #0
 8003c98:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f7fc fc7e 	bl	800059c <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003ca0:	e009      	b.n	8003cb6 <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	8b1b      	ldrh	r3, [r3, #24]
 8003ca8:	b29a      	uxth	r2, r3
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f042 0208 	orr.w	r2, r2, #8
 8003cb2:	b292      	uxth	r2, r2
 8003cb4:	831a      	strh	r2, [r3, #24]
}
 8003cb6:	bf00      	nop
 8003cb8:	3710      	adds	r7, #16
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}

08003cbe <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003cbe:	b480      	push	{r7}
 8003cc0:	b083      	sub	sp, #12
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003cc6:	bf00      	nop
 8003cc8:	370c      	adds	r7, #12
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr
	...

08003cd4 <__errno>:
 8003cd4:	4b01      	ldr	r3, [pc, #4]	; (8003cdc <__errno+0x8>)
 8003cd6:	6818      	ldr	r0, [r3, #0]
 8003cd8:	4770      	bx	lr
 8003cda:	bf00      	nop
 8003cdc:	20000040 	.word	0x20000040

08003ce0 <__libc_init_array>:
 8003ce0:	b570      	push	{r4, r5, r6, lr}
 8003ce2:	4e0d      	ldr	r6, [pc, #52]	; (8003d18 <__libc_init_array+0x38>)
 8003ce4:	4c0d      	ldr	r4, [pc, #52]	; (8003d1c <__libc_init_array+0x3c>)
 8003ce6:	1ba4      	subs	r4, r4, r6
 8003ce8:	10a4      	asrs	r4, r4, #2
 8003cea:	2500      	movs	r5, #0
 8003cec:	42a5      	cmp	r5, r4
 8003cee:	d109      	bne.n	8003d04 <__libc_init_array+0x24>
 8003cf0:	4e0b      	ldr	r6, [pc, #44]	; (8003d20 <__libc_init_array+0x40>)
 8003cf2:	4c0c      	ldr	r4, [pc, #48]	; (8003d24 <__libc_init_array+0x44>)
 8003cf4:	f000 fc40 	bl	8004578 <_init>
 8003cf8:	1ba4      	subs	r4, r4, r6
 8003cfa:	10a4      	asrs	r4, r4, #2
 8003cfc:	2500      	movs	r5, #0
 8003cfe:	42a5      	cmp	r5, r4
 8003d00:	d105      	bne.n	8003d0e <__libc_init_array+0x2e>
 8003d02:	bd70      	pop	{r4, r5, r6, pc}
 8003d04:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003d08:	4798      	blx	r3
 8003d0a:	3501      	adds	r5, #1
 8003d0c:	e7ee      	b.n	8003cec <__libc_init_array+0xc>
 8003d0e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003d12:	4798      	blx	r3
 8003d14:	3501      	adds	r5, #1
 8003d16:	e7f2      	b.n	8003cfe <__libc_init_array+0x1e>
 8003d18:	08004804 	.word	0x08004804
 8003d1c:	08004804 	.word	0x08004804
 8003d20:	08004804 	.word	0x08004804
 8003d24:	08004808 	.word	0x08004808

08003d28 <memset>:
 8003d28:	4402      	add	r2, r0
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d100      	bne.n	8003d32 <memset+0xa>
 8003d30:	4770      	bx	lr
 8003d32:	f803 1b01 	strb.w	r1, [r3], #1
 8003d36:	e7f9      	b.n	8003d2c <memset+0x4>

08003d38 <siprintf>:
 8003d38:	b40e      	push	{r1, r2, r3}
 8003d3a:	b500      	push	{lr}
 8003d3c:	b09c      	sub	sp, #112	; 0x70
 8003d3e:	ab1d      	add	r3, sp, #116	; 0x74
 8003d40:	9002      	str	r0, [sp, #8]
 8003d42:	9006      	str	r0, [sp, #24]
 8003d44:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003d48:	4809      	ldr	r0, [pc, #36]	; (8003d70 <siprintf+0x38>)
 8003d4a:	9107      	str	r1, [sp, #28]
 8003d4c:	9104      	str	r1, [sp, #16]
 8003d4e:	4909      	ldr	r1, [pc, #36]	; (8003d74 <siprintf+0x3c>)
 8003d50:	f853 2b04 	ldr.w	r2, [r3], #4
 8003d54:	9105      	str	r1, [sp, #20]
 8003d56:	6800      	ldr	r0, [r0, #0]
 8003d58:	9301      	str	r3, [sp, #4]
 8003d5a:	a902      	add	r1, sp, #8
 8003d5c:	f000 f880 	bl	8003e60 <_svfiprintf_r>
 8003d60:	9b02      	ldr	r3, [sp, #8]
 8003d62:	2200      	movs	r2, #0
 8003d64:	701a      	strb	r2, [r3, #0]
 8003d66:	b01c      	add	sp, #112	; 0x70
 8003d68:	f85d eb04 	ldr.w	lr, [sp], #4
 8003d6c:	b003      	add	sp, #12
 8003d6e:	4770      	bx	lr
 8003d70:	20000040 	.word	0x20000040
 8003d74:	ffff0208 	.word	0xffff0208

08003d78 <strstr>:
 8003d78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d7a:	7803      	ldrb	r3, [r0, #0]
 8003d7c:	b17b      	cbz	r3, 8003d9e <strstr+0x26>
 8003d7e:	4604      	mov	r4, r0
 8003d80:	7823      	ldrb	r3, [r4, #0]
 8003d82:	4620      	mov	r0, r4
 8003d84:	1c66      	adds	r6, r4, #1
 8003d86:	b17b      	cbz	r3, 8003da8 <strstr+0x30>
 8003d88:	1e4a      	subs	r2, r1, #1
 8003d8a:	1e63      	subs	r3, r4, #1
 8003d8c:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8003d90:	b14d      	cbz	r5, 8003da6 <strstr+0x2e>
 8003d92:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8003d96:	42af      	cmp	r7, r5
 8003d98:	4634      	mov	r4, r6
 8003d9a:	d0f7      	beq.n	8003d8c <strstr+0x14>
 8003d9c:	e7f0      	b.n	8003d80 <strstr+0x8>
 8003d9e:	780b      	ldrb	r3, [r1, #0]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	bf18      	it	ne
 8003da4:	2000      	movne	r0, #0
 8003da6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003da8:	4618      	mov	r0, r3
 8003daa:	e7fc      	b.n	8003da6 <strstr+0x2e>

08003dac <__ssputs_r>:
 8003dac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003db0:	688e      	ldr	r6, [r1, #8]
 8003db2:	429e      	cmp	r6, r3
 8003db4:	4682      	mov	sl, r0
 8003db6:	460c      	mov	r4, r1
 8003db8:	4690      	mov	r8, r2
 8003dba:	4699      	mov	r9, r3
 8003dbc:	d837      	bhi.n	8003e2e <__ssputs_r+0x82>
 8003dbe:	898a      	ldrh	r2, [r1, #12]
 8003dc0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003dc4:	d031      	beq.n	8003e2a <__ssputs_r+0x7e>
 8003dc6:	6825      	ldr	r5, [r4, #0]
 8003dc8:	6909      	ldr	r1, [r1, #16]
 8003dca:	1a6f      	subs	r7, r5, r1
 8003dcc:	6965      	ldr	r5, [r4, #20]
 8003dce:	2302      	movs	r3, #2
 8003dd0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003dd4:	fb95 f5f3 	sdiv	r5, r5, r3
 8003dd8:	f109 0301 	add.w	r3, r9, #1
 8003ddc:	443b      	add	r3, r7
 8003dde:	429d      	cmp	r5, r3
 8003de0:	bf38      	it	cc
 8003de2:	461d      	movcc	r5, r3
 8003de4:	0553      	lsls	r3, r2, #21
 8003de6:	d530      	bpl.n	8003e4a <__ssputs_r+0x9e>
 8003de8:	4629      	mov	r1, r5
 8003dea:	f000 fb2b 	bl	8004444 <_malloc_r>
 8003dee:	4606      	mov	r6, r0
 8003df0:	b950      	cbnz	r0, 8003e08 <__ssputs_r+0x5c>
 8003df2:	230c      	movs	r3, #12
 8003df4:	f8ca 3000 	str.w	r3, [sl]
 8003df8:	89a3      	ldrh	r3, [r4, #12]
 8003dfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003dfe:	81a3      	strh	r3, [r4, #12]
 8003e00:	f04f 30ff 	mov.w	r0, #4294967295
 8003e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e08:	463a      	mov	r2, r7
 8003e0a:	6921      	ldr	r1, [r4, #16]
 8003e0c:	f000 faa8 	bl	8004360 <memcpy>
 8003e10:	89a3      	ldrh	r3, [r4, #12]
 8003e12:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003e16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e1a:	81a3      	strh	r3, [r4, #12]
 8003e1c:	6126      	str	r6, [r4, #16]
 8003e1e:	6165      	str	r5, [r4, #20]
 8003e20:	443e      	add	r6, r7
 8003e22:	1bed      	subs	r5, r5, r7
 8003e24:	6026      	str	r6, [r4, #0]
 8003e26:	60a5      	str	r5, [r4, #8]
 8003e28:	464e      	mov	r6, r9
 8003e2a:	454e      	cmp	r6, r9
 8003e2c:	d900      	bls.n	8003e30 <__ssputs_r+0x84>
 8003e2e:	464e      	mov	r6, r9
 8003e30:	4632      	mov	r2, r6
 8003e32:	4641      	mov	r1, r8
 8003e34:	6820      	ldr	r0, [r4, #0]
 8003e36:	f000 fa9e 	bl	8004376 <memmove>
 8003e3a:	68a3      	ldr	r3, [r4, #8]
 8003e3c:	1b9b      	subs	r3, r3, r6
 8003e3e:	60a3      	str	r3, [r4, #8]
 8003e40:	6823      	ldr	r3, [r4, #0]
 8003e42:	441e      	add	r6, r3
 8003e44:	6026      	str	r6, [r4, #0]
 8003e46:	2000      	movs	r0, #0
 8003e48:	e7dc      	b.n	8003e04 <__ssputs_r+0x58>
 8003e4a:	462a      	mov	r2, r5
 8003e4c:	f000 fb54 	bl	80044f8 <_realloc_r>
 8003e50:	4606      	mov	r6, r0
 8003e52:	2800      	cmp	r0, #0
 8003e54:	d1e2      	bne.n	8003e1c <__ssputs_r+0x70>
 8003e56:	6921      	ldr	r1, [r4, #16]
 8003e58:	4650      	mov	r0, sl
 8003e5a:	f000 faa5 	bl	80043a8 <_free_r>
 8003e5e:	e7c8      	b.n	8003df2 <__ssputs_r+0x46>

08003e60 <_svfiprintf_r>:
 8003e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e64:	461d      	mov	r5, r3
 8003e66:	898b      	ldrh	r3, [r1, #12]
 8003e68:	061f      	lsls	r7, r3, #24
 8003e6a:	b09d      	sub	sp, #116	; 0x74
 8003e6c:	4680      	mov	r8, r0
 8003e6e:	460c      	mov	r4, r1
 8003e70:	4616      	mov	r6, r2
 8003e72:	d50f      	bpl.n	8003e94 <_svfiprintf_r+0x34>
 8003e74:	690b      	ldr	r3, [r1, #16]
 8003e76:	b96b      	cbnz	r3, 8003e94 <_svfiprintf_r+0x34>
 8003e78:	2140      	movs	r1, #64	; 0x40
 8003e7a:	f000 fae3 	bl	8004444 <_malloc_r>
 8003e7e:	6020      	str	r0, [r4, #0]
 8003e80:	6120      	str	r0, [r4, #16]
 8003e82:	b928      	cbnz	r0, 8003e90 <_svfiprintf_r+0x30>
 8003e84:	230c      	movs	r3, #12
 8003e86:	f8c8 3000 	str.w	r3, [r8]
 8003e8a:	f04f 30ff 	mov.w	r0, #4294967295
 8003e8e:	e0c8      	b.n	8004022 <_svfiprintf_r+0x1c2>
 8003e90:	2340      	movs	r3, #64	; 0x40
 8003e92:	6163      	str	r3, [r4, #20]
 8003e94:	2300      	movs	r3, #0
 8003e96:	9309      	str	r3, [sp, #36]	; 0x24
 8003e98:	2320      	movs	r3, #32
 8003e9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003e9e:	2330      	movs	r3, #48	; 0x30
 8003ea0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003ea4:	9503      	str	r5, [sp, #12]
 8003ea6:	f04f 0b01 	mov.w	fp, #1
 8003eaa:	4637      	mov	r7, r6
 8003eac:	463d      	mov	r5, r7
 8003eae:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003eb2:	b10b      	cbz	r3, 8003eb8 <_svfiprintf_r+0x58>
 8003eb4:	2b25      	cmp	r3, #37	; 0x25
 8003eb6:	d13e      	bne.n	8003f36 <_svfiprintf_r+0xd6>
 8003eb8:	ebb7 0a06 	subs.w	sl, r7, r6
 8003ebc:	d00b      	beq.n	8003ed6 <_svfiprintf_r+0x76>
 8003ebe:	4653      	mov	r3, sl
 8003ec0:	4632      	mov	r2, r6
 8003ec2:	4621      	mov	r1, r4
 8003ec4:	4640      	mov	r0, r8
 8003ec6:	f7ff ff71 	bl	8003dac <__ssputs_r>
 8003eca:	3001      	adds	r0, #1
 8003ecc:	f000 80a4 	beq.w	8004018 <_svfiprintf_r+0x1b8>
 8003ed0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ed2:	4453      	add	r3, sl
 8003ed4:	9309      	str	r3, [sp, #36]	; 0x24
 8003ed6:	783b      	ldrb	r3, [r7, #0]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	f000 809d 	beq.w	8004018 <_svfiprintf_r+0x1b8>
 8003ede:	2300      	movs	r3, #0
 8003ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ee4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003ee8:	9304      	str	r3, [sp, #16]
 8003eea:	9307      	str	r3, [sp, #28]
 8003eec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003ef0:	931a      	str	r3, [sp, #104]	; 0x68
 8003ef2:	462f      	mov	r7, r5
 8003ef4:	2205      	movs	r2, #5
 8003ef6:	f817 1b01 	ldrb.w	r1, [r7], #1
 8003efa:	4850      	ldr	r0, [pc, #320]	; (800403c <_svfiprintf_r+0x1dc>)
 8003efc:	f7fc f970 	bl	80001e0 <memchr>
 8003f00:	9b04      	ldr	r3, [sp, #16]
 8003f02:	b9d0      	cbnz	r0, 8003f3a <_svfiprintf_r+0xda>
 8003f04:	06d9      	lsls	r1, r3, #27
 8003f06:	bf44      	itt	mi
 8003f08:	2220      	movmi	r2, #32
 8003f0a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003f0e:	071a      	lsls	r2, r3, #28
 8003f10:	bf44      	itt	mi
 8003f12:	222b      	movmi	r2, #43	; 0x2b
 8003f14:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003f18:	782a      	ldrb	r2, [r5, #0]
 8003f1a:	2a2a      	cmp	r2, #42	; 0x2a
 8003f1c:	d015      	beq.n	8003f4a <_svfiprintf_r+0xea>
 8003f1e:	9a07      	ldr	r2, [sp, #28]
 8003f20:	462f      	mov	r7, r5
 8003f22:	2000      	movs	r0, #0
 8003f24:	250a      	movs	r5, #10
 8003f26:	4639      	mov	r1, r7
 8003f28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f2c:	3b30      	subs	r3, #48	; 0x30
 8003f2e:	2b09      	cmp	r3, #9
 8003f30:	d94d      	bls.n	8003fce <_svfiprintf_r+0x16e>
 8003f32:	b1b8      	cbz	r0, 8003f64 <_svfiprintf_r+0x104>
 8003f34:	e00f      	b.n	8003f56 <_svfiprintf_r+0xf6>
 8003f36:	462f      	mov	r7, r5
 8003f38:	e7b8      	b.n	8003eac <_svfiprintf_r+0x4c>
 8003f3a:	4a40      	ldr	r2, [pc, #256]	; (800403c <_svfiprintf_r+0x1dc>)
 8003f3c:	1a80      	subs	r0, r0, r2
 8003f3e:	fa0b f000 	lsl.w	r0, fp, r0
 8003f42:	4318      	orrs	r0, r3
 8003f44:	9004      	str	r0, [sp, #16]
 8003f46:	463d      	mov	r5, r7
 8003f48:	e7d3      	b.n	8003ef2 <_svfiprintf_r+0x92>
 8003f4a:	9a03      	ldr	r2, [sp, #12]
 8003f4c:	1d11      	adds	r1, r2, #4
 8003f4e:	6812      	ldr	r2, [r2, #0]
 8003f50:	9103      	str	r1, [sp, #12]
 8003f52:	2a00      	cmp	r2, #0
 8003f54:	db01      	blt.n	8003f5a <_svfiprintf_r+0xfa>
 8003f56:	9207      	str	r2, [sp, #28]
 8003f58:	e004      	b.n	8003f64 <_svfiprintf_r+0x104>
 8003f5a:	4252      	negs	r2, r2
 8003f5c:	f043 0302 	orr.w	r3, r3, #2
 8003f60:	9207      	str	r2, [sp, #28]
 8003f62:	9304      	str	r3, [sp, #16]
 8003f64:	783b      	ldrb	r3, [r7, #0]
 8003f66:	2b2e      	cmp	r3, #46	; 0x2e
 8003f68:	d10c      	bne.n	8003f84 <_svfiprintf_r+0x124>
 8003f6a:	787b      	ldrb	r3, [r7, #1]
 8003f6c:	2b2a      	cmp	r3, #42	; 0x2a
 8003f6e:	d133      	bne.n	8003fd8 <_svfiprintf_r+0x178>
 8003f70:	9b03      	ldr	r3, [sp, #12]
 8003f72:	1d1a      	adds	r2, r3, #4
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	9203      	str	r2, [sp, #12]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	bfb8      	it	lt
 8003f7c:	f04f 33ff 	movlt.w	r3, #4294967295
 8003f80:	3702      	adds	r7, #2
 8003f82:	9305      	str	r3, [sp, #20]
 8003f84:	4d2e      	ldr	r5, [pc, #184]	; (8004040 <_svfiprintf_r+0x1e0>)
 8003f86:	7839      	ldrb	r1, [r7, #0]
 8003f88:	2203      	movs	r2, #3
 8003f8a:	4628      	mov	r0, r5
 8003f8c:	f7fc f928 	bl	80001e0 <memchr>
 8003f90:	b138      	cbz	r0, 8003fa2 <_svfiprintf_r+0x142>
 8003f92:	2340      	movs	r3, #64	; 0x40
 8003f94:	1b40      	subs	r0, r0, r5
 8003f96:	fa03 f000 	lsl.w	r0, r3, r0
 8003f9a:	9b04      	ldr	r3, [sp, #16]
 8003f9c:	4303      	orrs	r3, r0
 8003f9e:	3701      	adds	r7, #1
 8003fa0:	9304      	str	r3, [sp, #16]
 8003fa2:	7839      	ldrb	r1, [r7, #0]
 8003fa4:	4827      	ldr	r0, [pc, #156]	; (8004044 <_svfiprintf_r+0x1e4>)
 8003fa6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003faa:	2206      	movs	r2, #6
 8003fac:	1c7e      	adds	r6, r7, #1
 8003fae:	f7fc f917 	bl	80001e0 <memchr>
 8003fb2:	2800      	cmp	r0, #0
 8003fb4:	d038      	beq.n	8004028 <_svfiprintf_r+0x1c8>
 8003fb6:	4b24      	ldr	r3, [pc, #144]	; (8004048 <_svfiprintf_r+0x1e8>)
 8003fb8:	bb13      	cbnz	r3, 8004000 <_svfiprintf_r+0x1a0>
 8003fba:	9b03      	ldr	r3, [sp, #12]
 8003fbc:	3307      	adds	r3, #7
 8003fbe:	f023 0307 	bic.w	r3, r3, #7
 8003fc2:	3308      	adds	r3, #8
 8003fc4:	9303      	str	r3, [sp, #12]
 8003fc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fc8:	444b      	add	r3, r9
 8003fca:	9309      	str	r3, [sp, #36]	; 0x24
 8003fcc:	e76d      	b.n	8003eaa <_svfiprintf_r+0x4a>
 8003fce:	fb05 3202 	mla	r2, r5, r2, r3
 8003fd2:	2001      	movs	r0, #1
 8003fd4:	460f      	mov	r7, r1
 8003fd6:	e7a6      	b.n	8003f26 <_svfiprintf_r+0xc6>
 8003fd8:	2300      	movs	r3, #0
 8003fda:	3701      	adds	r7, #1
 8003fdc:	9305      	str	r3, [sp, #20]
 8003fde:	4619      	mov	r1, r3
 8003fe0:	250a      	movs	r5, #10
 8003fe2:	4638      	mov	r0, r7
 8003fe4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003fe8:	3a30      	subs	r2, #48	; 0x30
 8003fea:	2a09      	cmp	r2, #9
 8003fec:	d903      	bls.n	8003ff6 <_svfiprintf_r+0x196>
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d0c8      	beq.n	8003f84 <_svfiprintf_r+0x124>
 8003ff2:	9105      	str	r1, [sp, #20]
 8003ff4:	e7c6      	b.n	8003f84 <_svfiprintf_r+0x124>
 8003ff6:	fb05 2101 	mla	r1, r5, r1, r2
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	4607      	mov	r7, r0
 8003ffe:	e7f0      	b.n	8003fe2 <_svfiprintf_r+0x182>
 8004000:	ab03      	add	r3, sp, #12
 8004002:	9300      	str	r3, [sp, #0]
 8004004:	4622      	mov	r2, r4
 8004006:	4b11      	ldr	r3, [pc, #68]	; (800404c <_svfiprintf_r+0x1ec>)
 8004008:	a904      	add	r1, sp, #16
 800400a:	4640      	mov	r0, r8
 800400c:	f3af 8000 	nop.w
 8004010:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004014:	4681      	mov	r9, r0
 8004016:	d1d6      	bne.n	8003fc6 <_svfiprintf_r+0x166>
 8004018:	89a3      	ldrh	r3, [r4, #12]
 800401a:	065b      	lsls	r3, r3, #25
 800401c:	f53f af35 	bmi.w	8003e8a <_svfiprintf_r+0x2a>
 8004020:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004022:	b01d      	add	sp, #116	; 0x74
 8004024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004028:	ab03      	add	r3, sp, #12
 800402a:	9300      	str	r3, [sp, #0]
 800402c:	4622      	mov	r2, r4
 800402e:	4b07      	ldr	r3, [pc, #28]	; (800404c <_svfiprintf_r+0x1ec>)
 8004030:	a904      	add	r1, sp, #16
 8004032:	4640      	mov	r0, r8
 8004034:	f000 f882 	bl	800413c <_printf_i>
 8004038:	e7ea      	b.n	8004010 <_svfiprintf_r+0x1b0>
 800403a:	bf00      	nop
 800403c:	080047c9 	.word	0x080047c9
 8004040:	080047cf 	.word	0x080047cf
 8004044:	080047d3 	.word	0x080047d3
 8004048:	00000000 	.word	0x00000000
 800404c:	08003dad 	.word	0x08003dad

08004050 <_printf_common>:
 8004050:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004054:	4691      	mov	r9, r2
 8004056:	461f      	mov	r7, r3
 8004058:	688a      	ldr	r2, [r1, #8]
 800405a:	690b      	ldr	r3, [r1, #16]
 800405c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004060:	4293      	cmp	r3, r2
 8004062:	bfb8      	it	lt
 8004064:	4613      	movlt	r3, r2
 8004066:	f8c9 3000 	str.w	r3, [r9]
 800406a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800406e:	4606      	mov	r6, r0
 8004070:	460c      	mov	r4, r1
 8004072:	b112      	cbz	r2, 800407a <_printf_common+0x2a>
 8004074:	3301      	adds	r3, #1
 8004076:	f8c9 3000 	str.w	r3, [r9]
 800407a:	6823      	ldr	r3, [r4, #0]
 800407c:	0699      	lsls	r1, r3, #26
 800407e:	bf42      	ittt	mi
 8004080:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004084:	3302      	addmi	r3, #2
 8004086:	f8c9 3000 	strmi.w	r3, [r9]
 800408a:	6825      	ldr	r5, [r4, #0]
 800408c:	f015 0506 	ands.w	r5, r5, #6
 8004090:	d107      	bne.n	80040a2 <_printf_common+0x52>
 8004092:	f104 0a19 	add.w	sl, r4, #25
 8004096:	68e3      	ldr	r3, [r4, #12]
 8004098:	f8d9 2000 	ldr.w	r2, [r9]
 800409c:	1a9b      	subs	r3, r3, r2
 800409e:	42ab      	cmp	r3, r5
 80040a0:	dc28      	bgt.n	80040f4 <_printf_common+0xa4>
 80040a2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80040a6:	6822      	ldr	r2, [r4, #0]
 80040a8:	3300      	adds	r3, #0
 80040aa:	bf18      	it	ne
 80040ac:	2301      	movne	r3, #1
 80040ae:	0692      	lsls	r2, r2, #26
 80040b0:	d42d      	bmi.n	800410e <_printf_common+0xbe>
 80040b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80040b6:	4639      	mov	r1, r7
 80040b8:	4630      	mov	r0, r6
 80040ba:	47c0      	blx	r8
 80040bc:	3001      	adds	r0, #1
 80040be:	d020      	beq.n	8004102 <_printf_common+0xb2>
 80040c0:	6823      	ldr	r3, [r4, #0]
 80040c2:	68e5      	ldr	r5, [r4, #12]
 80040c4:	f8d9 2000 	ldr.w	r2, [r9]
 80040c8:	f003 0306 	and.w	r3, r3, #6
 80040cc:	2b04      	cmp	r3, #4
 80040ce:	bf08      	it	eq
 80040d0:	1aad      	subeq	r5, r5, r2
 80040d2:	68a3      	ldr	r3, [r4, #8]
 80040d4:	6922      	ldr	r2, [r4, #16]
 80040d6:	bf0c      	ite	eq
 80040d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80040dc:	2500      	movne	r5, #0
 80040de:	4293      	cmp	r3, r2
 80040e0:	bfc4      	itt	gt
 80040e2:	1a9b      	subgt	r3, r3, r2
 80040e4:	18ed      	addgt	r5, r5, r3
 80040e6:	f04f 0900 	mov.w	r9, #0
 80040ea:	341a      	adds	r4, #26
 80040ec:	454d      	cmp	r5, r9
 80040ee:	d11a      	bne.n	8004126 <_printf_common+0xd6>
 80040f0:	2000      	movs	r0, #0
 80040f2:	e008      	b.n	8004106 <_printf_common+0xb6>
 80040f4:	2301      	movs	r3, #1
 80040f6:	4652      	mov	r2, sl
 80040f8:	4639      	mov	r1, r7
 80040fa:	4630      	mov	r0, r6
 80040fc:	47c0      	blx	r8
 80040fe:	3001      	adds	r0, #1
 8004100:	d103      	bne.n	800410a <_printf_common+0xba>
 8004102:	f04f 30ff 	mov.w	r0, #4294967295
 8004106:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800410a:	3501      	adds	r5, #1
 800410c:	e7c3      	b.n	8004096 <_printf_common+0x46>
 800410e:	18e1      	adds	r1, r4, r3
 8004110:	1c5a      	adds	r2, r3, #1
 8004112:	2030      	movs	r0, #48	; 0x30
 8004114:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004118:	4422      	add	r2, r4
 800411a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800411e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004122:	3302      	adds	r3, #2
 8004124:	e7c5      	b.n	80040b2 <_printf_common+0x62>
 8004126:	2301      	movs	r3, #1
 8004128:	4622      	mov	r2, r4
 800412a:	4639      	mov	r1, r7
 800412c:	4630      	mov	r0, r6
 800412e:	47c0      	blx	r8
 8004130:	3001      	adds	r0, #1
 8004132:	d0e6      	beq.n	8004102 <_printf_common+0xb2>
 8004134:	f109 0901 	add.w	r9, r9, #1
 8004138:	e7d8      	b.n	80040ec <_printf_common+0x9c>
	...

0800413c <_printf_i>:
 800413c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004140:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004144:	460c      	mov	r4, r1
 8004146:	7e09      	ldrb	r1, [r1, #24]
 8004148:	b085      	sub	sp, #20
 800414a:	296e      	cmp	r1, #110	; 0x6e
 800414c:	4617      	mov	r7, r2
 800414e:	4606      	mov	r6, r0
 8004150:	4698      	mov	r8, r3
 8004152:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004154:	f000 80b3 	beq.w	80042be <_printf_i+0x182>
 8004158:	d822      	bhi.n	80041a0 <_printf_i+0x64>
 800415a:	2963      	cmp	r1, #99	; 0x63
 800415c:	d036      	beq.n	80041cc <_printf_i+0x90>
 800415e:	d80a      	bhi.n	8004176 <_printf_i+0x3a>
 8004160:	2900      	cmp	r1, #0
 8004162:	f000 80b9 	beq.w	80042d8 <_printf_i+0x19c>
 8004166:	2958      	cmp	r1, #88	; 0x58
 8004168:	f000 8083 	beq.w	8004272 <_printf_i+0x136>
 800416c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004170:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004174:	e032      	b.n	80041dc <_printf_i+0xa0>
 8004176:	2964      	cmp	r1, #100	; 0x64
 8004178:	d001      	beq.n	800417e <_printf_i+0x42>
 800417a:	2969      	cmp	r1, #105	; 0x69
 800417c:	d1f6      	bne.n	800416c <_printf_i+0x30>
 800417e:	6820      	ldr	r0, [r4, #0]
 8004180:	6813      	ldr	r3, [r2, #0]
 8004182:	0605      	lsls	r5, r0, #24
 8004184:	f103 0104 	add.w	r1, r3, #4
 8004188:	d52a      	bpl.n	80041e0 <_printf_i+0xa4>
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	6011      	str	r1, [r2, #0]
 800418e:	2b00      	cmp	r3, #0
 8004190:	da03      	bge.n	800419a <_printf_i+0x5e>
 8004192:	222d      	movs	r2, #45	; 0x2d
 8004194:	425b      	negs	r3, r3
 8004196:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800419a:	486f      	ldr	r0, [pc, #444]	; (8004358 <_printf_i+0x21c>)
 800419c:	220a      	movs	r2, #10
 800419e:	e039      	b.n	8004214 <_printf_i+0xd8>
 80041a0:	2973      	cmp	r1, #115	; 0x73
 80041a2:	f000 809d 	beq.w	80042e0 <_printf_i+0x1a4>
 80041a6:	d808      	bhi.n	80041ba <_printf_i+0x7e>
 80041a8:	296f      	cmp	r1, #111	; 0x6f
 80041aa:	d020      	beq.n	80041ee <_printf_i+0xb2>
 80041ac:	2970      	cmp	r1, #112	; 0x70
 80041ae:	d1dd      	bne.n	800416c <_printf_i+0x30>
 80041b0:	6823      	ldr	r3, [r4, #0]
 80041b2:	f043 0320 	orr.w	r3, r3, #32
 80041b6:	6023      	str	r3, [r4, #0]
 80041b8:	e003      	b.n	80041c2 <_printf_i+0x86>
 80041ba:	2975      	cmp	r1, #117	; 0x75
 80041bc:	d017      	beq.n	80041ee <_printf_i+0xb2>
 80041be:	2978      	cmp	r1, #120	; 0x78
 80041c0:	d1d4      	bne.n	800416c <_printf_i+0x30>
 80041c2:	2378      	movs	r3, #120	; 0x78
 80041c4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80041c8:	4864      	ldr	r0, [pc, #400]	; (800435c <_printf_i+0x220>)
 80041ca:	e055      	b.n	8004278 <_printf_i+0x13c>
 80041cc:	6813      	ldr	r3, [r2, #0]
 80041ce:	1d19      	adds	r1, r3, #4
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	6011      	str	r1, [r2, #0]
 80041d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80041d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80041dc:	2301      	movs	r3, #1
 80041de:	e08c      	b.n	80042fa <_printf_i+0x1be>
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	6011      	str	r1, [r2, #0]
 80041e4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80041e8:	bf18      	it	ne
 80041ea:	b21b      	sxthne	r3, r3
 80041ec:	e7cf      	b.n	800418e <_printf_i+0x52>
 80041ee:	6813      	ldr	r3, [r2, #0]
 80041f0:	6825      	ldr	r5, [r4, #0]
 80041f2:	1d18      	adds	r0, r3, #4
 80041f4:	6010      	str	r0, [r2, #0]
 80041f6:	0628      	lsls	r0, r5, #24
 80041f8:	d501      	bpl.n	80041fe <_printf_i+0xc2>
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	e002      	b.n	8004204 <_printf_i+0xc8>
 80041fe:	0668      	lsls	r0, r5, #25
 8004200:	d5fb      	bpl.n	80041fa <_printf_i+0xbe>
 8004202:	881b      	ldrh	r3, [r3, #0]
 8004204:	4854      	ldr	r0, [pc, #336]	; (8004358 <_printf_i+0x21c>)
 8004206:	296f      	cmp	r1, #111	; 0x6f
 8004208:	bf14      	ite	ne
 800420a:	220a      	movne	r2, #10
 800420c:	2208      	moveq	r2, #8
 800420e:	2100      	movs	r1, #0
 8004210:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004214:	6865      	ldr	r5, [r4, #4]
 8004216:	60a5      	str	r5, [r4, #8]
 8004218:	2d00      	cmp	r5, #0
 800421a:	f2c0 8095 	blt.w	8004348 <_printf_i+0x20c>
 800421e:	6821      	ldr	r1, [r4, #0]
 8004220:	f021 0104 	bic.w	r1, r1, #4
 8004224:	6021      	str	r1, [r4, #0]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d13d      	bne.n	80042a6 <_printf_i+0x16a>
 800422a:	2d00      	cmp	r5, #0
 800422c:	f040 808e 	bne.w	800434c <_printf_i+0x210>
 8004230:	4665      	mov	r5, ip
 8004232:	2a08      	cmp	r2, #8
 8004234:	d10b      	bne.n	800424e <_printf_i+0x112>
 8004236:	6823      	ldr	r3, [r4, #0]
 8004238:	07db      	lsls	r3, r3, #31
 800423a:	d508      	bpl.n	800424e <_printf_i+0x112>
 800423c:	6923      	ldr	r3, [r4, #16]
 800423e:	6862      	ldr	r2, [r4, #4]
 8004240:	429a      	cmp	r2, r3
 8004242:	bfde      	ittt	le
 8004244:	2330      	movle	r3, #48	; 0x30
 8004246:	f805 3c01 	strble.w	r3, [r5, #-1]
 800424a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800424e:	ebac 0305 	sub.w	r3, ip, r5
 8004252:	6123      	str	r3, [r4, #16]
 8004254:	f8cd 8000 	str.w	r8, [sp]
 8004258:	463b      	mov	r3, r7
 800425a:	aa03      	add	r2, sp, #12
 800425c:	4621      	mov	r1, r4
 800425e:	4630      	mov	r0, r6
 8004260:	f7ff fef6 	bl	8004050 <_printf_common>
 8004264:	3001      	adds	r0, #1
 8004266:	d14d      	bne.n	8004304 <_printf_i+0x1c8>
 8004268:	f04f 30ff 	mov.w	r0, #4294967295
 800426c:	b005      	add	sp, #20
 800426e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004272:	4839      	ldr	r0, [pc, #228]	; (8004358 <_printf_i+0x21c>)
 8004274:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004278:	6813      	ldr	r3, [r2, #0]
 800427a:	6821      	ldr	r1, [r4, #0]
 800427c:	1d1d      	adds	r5, r3, #4
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	6015      	str	r5, [r2, #0]
 8004282:	060a      	lsls	r2, r1, #24
 8004284:	d50b      	bpl.n	800429e <_printf_i+0x162>
 8004286:	07ca      	lsls	r2, r1, #31
 8004288:	bf44      	itt	mi
 800428a:	f041 0120 	orrmi.w	r1, r1, #32
 800428e:	6021      	strmi	r1, [r4, #0]
 8004290:	b91b      	cbnz	r3, 800429a <_printf_i+0x15e>
 8004292:	6822      	ldr	r2, [r4, #0]
 8004294:	f022 0220 	bic.w	r2, r2, #32
 8004298:	6022      	str	r2, [r4, #0]
 800429a:	2210      	movs	r2, #16
 800429c:	e7b7      	b.n	800420e <_printf_i+0xd2>
 800429e:	064d      	lsls	r5, r1, #25
 80042a0:	bf48      	it	mi
 80042a2:	b29b      	uxthmi	r3, r3
 80042a4:	e7ef      	b.n	8004286 <_printf_i+0x14a>
 80042a6:	4665      	mov	r5, ip
 80042a8:	fbb3 f1f2 	udiv	r1, r3, r2
 80042ac:	fb02 3311 	mls	r3, r2, r1, r3
 80042b0:	5cc3      	ldrb	r3, [r0, r3]
 80042b2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80042b6:	460b      	mov	r3, r1
 80042b8:	2900      	cmp	r1, #0
 80042ba:	d1f5      	bne.n	80042a8 <_printf_i+0x16c>
 80042bc:	e7b9      	b.n	8004232 <_printf_i+0xf6>
 80042be:	6813      	ldr	r3, [r2, #0]
 80042c0:	6825      	ldr	r5, [r4, #0]
 80042c2:	6961      	ldr	r1, [r4, #20]
 80042c4:	1d18      	adds	r0, r3, #4
 80042c6:	6010      	str	r0, [r2, #0]
 80042c8:	0628      	lsls	r0, r5, #24
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	d501      	bpl.n	80042d2 <_printf_i+0x196>
 80042ce:	6019      	str	r1, [r3, #0]
 80042d0:	e002      	b.n	80042d8 <_printf_i+0x19c>
 80042d2:	066a      	lsls	r2, r5, #25
 80042d4:	d5fb      	bpl.n	80042ce <_printf_i+0x192>
 80042d6:	8019      	strh	r1, [r3, #0]
 80042d8:	2300      	movs	r3, #0
 80042da:	6123      	str	r3, [r4, #16]
 80042dc:	4665      	mov	r5, ip
 80042de:	e7b9      	b.n	8004254 <_printf_i+0x118>
 80042e0:	6813      	ldr	r3, [r2, #0]
 80042e2:	1d19      	adds	r1, r3, #4
 80042e4:	6011      	str	r1, [r2, #0]
 80042e6:	681d      	ldr	r5, [r3, #0]
 80042e8:	6862      	ldr	r2, [r4, #4]
 80042ea:	2100      	movs	r1, #0
 80042ec:	4628      	mov	r0, r5
 80042ee:	f7fb ff77 	bl	80001e0 <memchr>
 80042f2:	b108      	cbz	r0, 80042f8 <_printf_i+0x1bc>
 80042f4:	1b40      	subs	r0, r0, r5
 80042f6:	6060      	str	r0, [r4, #4]
 80042f8:	6863      	ldr	r3, [r4, #4]
 80042fa:	6123      	str	r3, [r4, #16]
 80042fc:	2300      	movs	r3, #0
 80042fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004302:	e7a7      	b.n	8004254 <_printf_i+0x118>
 8004304:	6923      	ldr	r3, [r4, #16]
 8004306:	462a      	mov	r2, r5
 8004308:	4639      	mov	r1, r7
 800430a:	4630      	mov	r0, r6
 800430c:	47c0      	blx	r8
 800430e:	3001      	adds	r0, #1
 8004310:	d0aa      	beq.n	8004268 <_printf_i+0x12c>
 8004312:	6823      	ldr	r3, [r4, #0]
 8004314:	079b      	lsls	r3, r3, #30
 8004316:	d413      	bmi.n	8004340 <_printf_i+0x204>
 8004318:	68e0      	ldr	r0, [r4, #12]
 800431a:	9b03      	ldr	r3, [sp, #12]
 800431c:	4298      	cmp	r0, r3
 800431e:	bfb8      	it	lt
 8004320:	4618      	movlt	r0, r3
 8004322:	e7a3      	b.n	800426c <_printf_i+0x130>
 8004324:	2301      	movs	r3, #1
 8004326:	464a      	mov	r2, r9
 8004328:	4639      	mov	r1, r7
 800432a:	4630      	mov	r0, r6
 800432c:	47c0      	blx	r8
 800432e:	3001      	adds	r0, #1
 8004330:	d09a      	beq.n	8004268 <_printf_i+0x12c>
 8004332:	3501      	adds	r5, #1
 8004334:	68e3      	ldr	r3, [r4, #12]
 8004336:	9a03      	ldr	r2, [sp, #12]
 8004338:	1a9b      	subs	r3, r3, r2
 800433a:	42ab      	cmp	r3, r5
 800433c:	dcf2      	bgt.n	8004324 <_printf_i+0x1e8>
 800433e:	e7eb      	b.n	8004318 <_printf_i+0x1dc>
 8004340:	2500      	movs	r5, #0
 8004342:	f104 0919 	add.w	r9, r4, #25
 8004346:	e7f5      	b.n	8004334 <_printf_i+0x1f8>
 8004348:	2b00      	cmp	r3, #0
 800434a:	d1ac      	bne.n	80042a6 <_printf_i+0x16a>
 800434c:	7803      	ldrb	r3, [r0, #0]
 800434e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004352:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004356:	e76c      	b.n	8004232 <_printf_i+0xf6>
 8004358:	080047da 	.word	0x080047da
 800435c:	080047eb 	.word	0x080047eb

08004360 <memcpy>:
 8004360:	b510      	push	{r4, lr}
 8004362:	1e43      	subs	r3, r0, #1
 8004364:	440a      	add	r2, r1
 8004366:	4291      	cmp	r1, r2
 8004368:	d100      	bne.n	800436c <memcpy+0xc>
 800436a:	bd10      	pop	{r4, pc}
 800436c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004370:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004374:	e7f7      	b.n	8004366 <memcpy+0x6>

08004376 <memmove>:
 8004376:	4288      	cmp	r0, r1
 8004378:	b510      	push	{r4, lr}
 800437a:	eb01 0302 	add.w	r3, r1, r2
 800437e:	d807      	bhi.n	8004390 <memmove+0x1a>
 8004380:	1e42      	subs	r2, r0, #1
 8004382:	4299      	cmp	r1, r3
 8004384:	d00a      	beq.n	800439c <memmove+0x26>
 8004386:	f811 4b01 	ldrb.w	r4, [r1], #1
 800438a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800438e:	e7f8      	b.n	8004382 <memmove+0xc>
 8004390:	4283      	cmp	r3, r0
 8004392:	d9f5      	bls.n	8004380 <memmove+0xa>
 8004394:	1881      	adds	r1, r0, r2
 8004396:	1ad2      	subs	r2, r2, r3
 8004398:	42d3      	cmn	r3, r2
 800439a:	d100      	bne.n	800439e <memmove+0x28>
 800439c:	bd10      	pop	{r4, pc}
 800439e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80043a2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80043a6:	e7f7      	b.n	8004398 <memmove+0x22>

080043a8 <_free_r>:
 80043a8:	b538      	push	{r3, r4, r5, lr}
 80043aa:	4605      	mov	r5, r0
 80043ac:	2900      	cmp	r1, #0
 80043ae:	d045      	beq.n	800443c <_free_r+0x94>
 80043b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80043b4:	1f0c      	subs	r4, r1, #4
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	bfb8      	it	lt
 80043ba:	18e4      	addlt	r4, r4, r3
 80043bc:	f000 f8d2 	bl	8004564 <__malloc_lock>
 80043c0:	4a1f      	ldr	r2, [pc, #124]	; (8004440 <_free_r+0x98>)
 80043c2:	6813      	ldr	r3, [r2, #0]
 80043c4:	4610      	mov	r0, r2
 80043c6:	b933      	cbnz	r3, 80043d6 <_free_r+0x2e>
 80043c8:	6063      	str	r3, [r4, #4]
 80043ca:	6014      	str	r4, [r2, #0]
 80043cc:	4628      	mov	r0, r5
 80043ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80043d2:	f000 b8c8 	b.w	8004566 <__malloc_unlock>
 80043d6:	42a3      	cmp	r3, r4
 80043d8:	d90c      	bls.n	80043f4 <_free_r+0x4c>
 80043da:	6821      	ldr	r1, [r4, #0]
 80043dc:	1862      	adds	r2, r4, r1
 80043de:	4293      	cmp	r3, r2
 80043e0:	bf04      	itt	eq
 80043e2:	681a      	ldreq	r2, [r3, #0]
 80043e4:	685b      	ldreq	r3, [r3, #4]
 80043e6:	6063      	str	r3, [r4, #4]
 80043e8:	bf04      	itt	eq
 80043ea:	1852      	addeq	r2, r2, r1
 80043ec:	6022      	streq	r2, [r4, #0]
 80043ee:	6004      	str	r4, [r0, #0]
 80043f0:	e7ec      	b.n	80043cc <_free_r+0x24>
 80043f2:	4613      	mov	r3, r2
 80043f4:	685a      	ldr	r2, [r3, #4]
 80043f6:	b10a      	cbz	r2, 80043fc <_free_r+0x54>
 80043f8:	42a2      	cmp	r2, r4
 80043fa:	d9fa      	bls.n	80043f2 <_free_r+0x4a>
 80043fc:	6819      	ldr	r1, [r3, #0]
 80043fe:	1858      	adds	r0, r3, r1
 8004400:	42a0      	cmp	r0, r4
 8004402:	d10b      	bne.n	800441c <_free_r+0x74>
 8004404:	6820      	ldr	r0, [r4, #0]
 8004406:	4401      	add	r1, r0
 8004408:	1858      	adds	r0, r3, r1
 800440a:	4282      	cmp	r2, r0
 800440c:	6019      	str	r1, [r3, #0]
 800440e:	d1dd      	bne.n	80043cc <_free_r+0x24>
 8004410:	6810      	ldr	r0, [r2, #0]
 8004412:	6852      	ldr	r2, [r2, #4]
 8004414:	605a      	str	r2, [r3, #4]
 8004416:	4401      	add	r1, r0
 8004418:	6019      	str	r1, [r3, #0]
 800441a:	e7d7      	b.n	80043cc <_free_r+0x24>
 800441c:	d902      	bls.n	8004424 <_free_r+0x7c>
 800441e:	230c      	movs	r3, #12
 8004420:	602b      	str	r3, [r5, #0]
 8004422:	e7d3      	b.n	80043cc <_free_r+0x24>
 8004424:	6820      	ldr	r0, [r4, #0]
 8004426:	1821      	adds	r1, r4, r0
 8004428:	428a      	cmp	r2, r1
 800442a:	bf04      	itt	eq
 800442c:	6811      	ldreq	r1, [r2, #0]
 800442e:	6852      	ldreq	r2, [r2, #4]
 8004430:	6062      	str	r2, [r4, #4]
 8004432:	bf04      	itt	eq
 8004434:	1809      	addeq	r1, r1, r0
 8004436:	6021      	streq	r1, [r4, #0]
 8004438:	605c      	str	r4, [r3, #4]
 800443a:	e7c7      	b.n	80043cc <_free_r+0x24>
 800443c:	bd38      	pop	{r3, r4, r5, pc}
 800443e:	bf00      	nop
 8004440:	200010cc 	.word	0x200010cc

08004444 <_malloc_r>:
 8004444:	b570      	push	{r4, r5, r6, lr}
 8004446:	1ccd      	adds	r5, r1, #3
 8004448:	f025 0503 	bic.w	r5, r5, #3
 800444c:	3508      	adds	r5, #8
 800444e:	2d0c      	cmp	r5, #12
 8004450:	bf38      	it	cc
 8004452:	250c      	movcc	r5, #12
 8004454:	2d00      	cmp	r5, #0
 8004456:	4606      	mov	r6, r0
 8004458:	db01      	blt.n	800445e <_malloc_r+0x1a>
 800445a:	42a9      	cmp	r1, r5
 800445c:	d903      	bls.n	8004466 <_malloc_r+0x22>
 800445e:	230c      	movs	r3, #12
 8004460:	6033      	str	r3, [r6, #0]
 8004462:	2000      	movs	r0, #0
 8004464:	bd70      	pop	{r4, r5, r6, pc}
 8004466:	f000 f87d 	bl	8004564 <__malloc_lock>
 800446a:	4a21      	ldr	r2, [pc, #132]	; (80044f0 <_malloc_r+0xac>)
 800446c:	6814      	ldr	r4, [r2, #0]
 800446e:	4621      	mov	r1, r4
 8004470:	b991      	cbnz	r1, 8004498 <_malloc_r+0x54>
 8004472:	4c20      	ldr	r4, [pc, #128]	; (80044f4 <_malloc_r+0xb0>)
 8004474:	6823      	ldr	r3, [r4, #0]
 8004476:	b91b      	cbnz	r3, 8004480 <_malloc_r+0x3c>
 8004478:	4630      	mov	r0, r6
 800447a:	f000 f863 	bl	8004544 <_sbrk_r>
 800447e:	6020      	str	r0, [r4, #0]
 8004480:	4629      	mov	r1, r5
 8004482:	4630      	mov	r0, r6
 8004484:	f000 f85e 	bl	8004544 <_sbrk_r>
 8004488:	1c43      	adds	r3, r0, #1
 800448a:	d124      	bne.n	80044d6 <_malloc_r+0x92>
 800448c:	230c      	movs	r3, #12
 800448e:	6033      	str	r3, [r6, #0]
 8004490:	4630      	mov	r0, r6
 8004492:	f000 f868 	bl	8004566 <__malloc_unlock>
 8004496:	e7e4      	b.n	8004462 <_malloc_r+0x1e>
 8004498:	680b      	ldr	r3, [r1, #0]
 800449a:	1b5b      	subs	r3, r3, r5
 800449c:	d418      	bmi.n	80044d0 <_malloc_r+0x8c>
 800449e:	2b0b      	cmp	r3, #11
 80044a0:	d90f      	bls.n	80044c2 <_malloc_r+0x7e>
 80044a2:	600b      	str	r3, [r1, #0]
 80044a4:	50cd      	str	r5, [r1, r3]
 80044a6:	18cc      	adds	r4, r1, r3
 80044a8:	4630      	mov	r0, r6
 80044aa:	f000 f85c 	bl	8004566 <__malloc_unlock>
 80044ae:	f104 000b 	add.w	r0, r4, #11
 80044b2:	1d23      	adds	r3, r4, #4
 80044b4:	f020 0007 	bic.w	r0, r0, #7
 80044b8:	1ac3      	subs	r3, r0, r3
 80044ba:	d0d3      	beq.n	8004464 <_malloc_r+0x20>
 80044bc:	425a      	negs	r2, r3
 80044be:	50e2      	str	r2, [r4, r3]
 80044c0:	e7d0      	b.n	8004464 <_malloc_r+0x20>
 80044c2:	428c      	cmp	r4, r1
 80044c4:	684b      	ldr	r3, [r1, #4]
 80044c6:	bf16      	itet	ne
 80044c8:	6063      	strne	r3, [r4, #4]
 80044ca:	6013      	streq	r3, [r2, #0]
 80044cc:	460c      	movne	r4, r1
 80044ce:	e7eb      	b.n	80044a8 <_malloc_r+0x64>
 80044d0:	460c      	mov	r4, r1
 80044d2:	6849      	ldr	r1, [r1, #4]
 80044d4:	e7cc      	b.n	8004470 <_malloc_r+0x2c>
 80044d6:	1cc4      	adds	r4, r0, #3
 80044d8:	f024 0403 	bic.w	r4, r4, #3
 80044dc:	42a0      	cmp	r0, r4
 80044de:	d005      	beq.n	80044ec <_malloc_r+0xa8>
 80044e0:	1a21      	subs	r1, r4, r0
 80044e2:	4630      	mov	r0, r6
 80044e4:	f000 f82e 	bl	8004544 <_sbrk_r>
 80044e8:	3001      	adds	r0, #1
 80044ea:	d0cf      	beq.n	800448c <_malloc_r+0x48>
 80044ec:	6025      	str	r5, [r4, #0]
 80044ee:	e7db      	b.n	80044a8 <_malloc_r+0x64>
 80044f0:	200010cc 	.word	0x200010cc
 80044f4:	200010d0 	.word	0x200010d0

080044f8 <_realloc_r>:
 80044f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044fa:	4607      	mov	r7, r0
 80044fc:	4614      	mov	r4, r2
 80044fe:	460e      	mov	r6, r1
 8004500:	b921      	cbnz	r1, 800450c <_realloc_r+0x14>
 8004502:	4611      	mov	r1, r2
 8004504:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004508:	f7ff bf9c 	b.w	8004444 <_malloc_r>
 800450c:	b922      	cbnz	r2, 8004518 <_realloc_r+0x20>
 800450e:	f7ff ff4b 	bl	80043a8 <_free_r>
 8004512:	4625      	mov	r5, r4
 8004514:	4628      	mov	r0, r5
 8004516:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004518:	f000 f826 	bl	8004568 <_malloc_usable_size_r>
 800451c:	42a0      	cmp	r0, r4
 800451e:	d20f      	bcs.n	8004540 <_realloc_r+0x48>
 8004520:	4621      	mov	r1, r4
 8004522:	4638      	mov	r0, r7
 8004524:	f7ff ff8e 	bl	8004444 <_malloc_r>
 8004528:	4605      	mov	r5, r0
 800452a:	2800      	cmp	r0, #0
 800452c:	d0f2      	beq.n	8004514 <_realloc_r+0x1c>
 800452e:	4631      	mov	r1, r6
 8004530:	4622      	mov	r2, r4
 8004532:	f7ff ff15 	bl	8004360 <memcpy>
 8004536:	4631      	mov	r1, r6
 8004538:	4638      	mov	r0, r7
 800453a:	f7ff ff35 	bl	80043a8 <_free_r>
 800453e:	e7e9      	b.n	8004514 <_realloc_r+0x1c>
 8004540:	4635      	mov	r5, r6
 8004542:	e7e7      	b.n	8004514 <_realloc_r+0x1c>

08004544 <_sbrk_r>:
 8004544:	b538      	push	{r3, r4, r5, lr}
 8004546:	4c06      	ldr	r4, [pc, #24]	; (8004560 <_sbrk_r+0x1c>)
 8004548:	2300      	movs	r3, #0
 800454a:	4605      	mov	r5, r0
 800454c:	4608      	mov	r0, r1
 800454e:	6023      	str	r3, [r4, #0]
 8004550:	f7fc fb9e 	bl	8000c90 <_sbrk>
 8004554:	1c43      	adds	r3, r0, #1
 8004556:	d102      	bne.n	800455e <_sbrk_r+0x1a>
 8004558:	6823      	ldr	r3, [r4, #0]
 800455a:	b103      	cbz	r3, 800455e <_sbrk_r+0x1a>
 800455c:	602b      	str	r3, [r5, #0]
 800455e:	bd38      	pop	{r3, r4, r5, pc}
 8004560:	200011d8 	.word	0x200011d8

08004564 <__malloc_lock>:
 8004564:	4770      	bx	lr

08004566 <__malloc_unlock>:
 8004566:	4770      	bx	lr

08004568 <_malloc_usable_size_r>:
 8004568:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800456c:	1f18      	subs	r0, r3, #4
 800456e:	2b00      	cmp	r3, #0
 8004570:	bfbc      	itt	lt
 8004572:	580b      	ldrlt	r3, [r1, r0]
 8004574:	18c0      	addlt	r0, r0, r3
 8004576:	4770      	bx	lr

08004578 <_init>:
 8004578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800457a:	bf00      	nop
 800457c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800457e:	bc08      	pop	{r3}
 8004580:	469e      	mov	lr, r3
 8004582:	4770      	bx	lr

08004584 <_fini>:
 8004584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004586:	bf00      	nop
 8004588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800458a:	bc08      	pop	{r3}
 800458c:	469e      	mov	lr, r3
 800458e:	4770      	bx	lr
