

================================================================
== Vivado HLS Report for 'k2c_bias_add_2'
================================================================
* Date:           Tue Apr 23 18:56:48 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Latency_final
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.589|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|        12|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     227|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      2|     324|     277|
|Memory           |        0|      -|      32|       8|
|Multiplexer      |        -|      -|       -|     200|
|Register         |        -|      -|     316|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      2|     672|     712|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |sample_fadd_32ns_ocq_U268  |sample_fadd_32ns_ocq  |        0|      2|  324|  236|
    |sample_mux_864_32rcU_U269  |sample_mux_864_32rcU  |        0|      0|    0|   41|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|      2|  324|  277|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |dense_15_bias_array_U  |k2c_bias_add_2_de7jG  |        0|  32|   8|    16|   32|     1|          512|
    +-----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                  |                      |        0|  32|   8|    16|   32|     1|          512|
    +-----------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |arrayNo_trunc_fu_245_p2  |     +    |      0|  0|  12|           3|           3|
    |i_34_fu_272_p2           |     +    |      0|  0|  71|          64|          64|
    |j_1_fu_225_p2            |     +    |      0|  0|  71|           1|          64|
    |sum_fu_239_p2            |     +    |      0|  0|  15|           6|           6|
    |exitcond_fu_220_p2       |   icmp   |      0|  0|  29|          64|          64|
    |tmp_fu_207_p2            |   icmp   |      0|  0|  29|          64|          64|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 227|         202|         265|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |A_array1_address0  |  15|          3|    1|          3|
    |A_array2_address0  |  15|          3|    1|          3|
    |A_array3_address0  |  15|          3|    1|          3|
    |A_array4_address0  |  15|          3|    1|          3|
    |A_array5_address0  |  15|          3|    1|          3|
    |A_array6_address0  |  15|          3|    1|          3|
    |A_array7_address0  |  15|          3|    1|          3|
    |A_array_address0   |  15|          3|    1|          3|
    |ap_NS_fsm          |  62|         15|    1|         15|
    |i_reg_179          |   9|          2|   64|        128|
    |j_reg_191          |   9|          2|   64|        128|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 200|         43|  137|        295|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |A_array1_addr_reg_344          |   1|   0|    1|          0|
    |A_array2_addr_reg_349          |   1|   0|    1|          0|
    |A_array3_addr_reg_354          |   1|   0|    1|          0|
    |A_array4_addr_reg_359          |   1|   0|    1|          0|
    |A_array5_addr_reg_364          |   1|   0|    1|          0|
    |A_array6_addr_reg_369          |   1|   0|    1|          0|
    |A_array7_addr_reg_374          |   1|   0|    1|          0|
    |A_array_addr_reg_339           |   1|   0|    1|          0|
    |ap_CS_fsm                      |  14|   0|   14|          0|
    |arrayNo_trunc_reg_334          |   3|   0|    3|          0|
    |dense_15_bias_array_1_reg_384  |  32|   0|   32|          0|
    |i_reg_179                      |  64|   0|   64|          0|
    |j_1_reg_324                    |  64|   0|   64|          0|
    |j_reg_191                      |  64|   0|   64|          0|
    |tmp_51_reg_389                 |  32|   0|   32|          0|
    |tmp_86_reg_316                 |   3|   0|    3|          0|
    |tmp_s_reg_394                  |  32|   0|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 316|   0|  316|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | k2c_bias_add.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | k2c_bias_add.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | k2c_bias_add.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | k2c_bias_add.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | k2c_bias_add.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | k2c_bias_add.2 | return value |
|A_array_address0   | out |    1|  ap_memory |     A_array    |     array    |
|A_array_ce0        | out |    1|  ap_memory |     A_array    |     array    |
|A_array_we0        | out |    1|  ap_memory |     A_array    |     array    |
|A_array_d0         | out |   32|  ap_memory |     A_array    |     array    |
|A_array_q0         |  in |   32|  ap_memory |     A_array    |     array    |
|A_array1_address0  | out |    1|  ap_memory |    A_array1    |     array    |
|A_array1_ce0       | out |    1|  ap_memory |    A_array1    |     array    |
|A_array1_we0       | out |    1|  ap_memory |    A_array1    |     array    |
|A_array1_d0        | out |   32|  ap_memory |    A_array1    |     array    |
|A_array1_q0        |  in |   32|  ap_memory |    A_array1    |     array    |
|A_array2_address0  | out |    1|  ap_memory |    A_array2    |     array    |
|A_array2_ce0       | out |    1|  ap_memory |    A_array2    |     array    |
|A_array2_we0       | out |    1|  ap_memory |    A_array2    |     array    |
|A_array2_d0        | out |   32|  ap_memory |    A_array2    |     array    |
|A_array2_q0        |  in |   32|  ap_memory |    A_array2    |     array    |
|A_array3_address0  | out |    1|  ap_memory |    A_array3    |     array    |
|A_array3_ce0       | out |    1|  ap_memory |    A_array3    |     array    |
|A_array3_we0       | out |    1|  ap_memory |    A_array3    |     array    |
|A_array3_d0        | out |   32|  ap_memory |    A_array3    |     array    |
|A_array3_q0        |  in |   32|  ap_memory |    A_array3    |     array    |
|A_array4_address0  | out |    1|  ap_memory |    A_array4    |     array    |
|A_array4_ce0       | out |    1|  ap_memory |    A_array4    |     array    |
|A_array4_we0       | out |    1|  ap_memory |    A_array4    |     array    |
|A_array4_d0        | out |   32|  ap_memory |    A_array4    |     array    |
|A_array4_q0        |  in |   32|  ap_memory |    A_array4    |     array    |
|A_array5_address0  | out |    1|  ap_memory |    A_array5    |     array    |
|A_array5_ce0       | out |    1|  ap_memory |    A_array5    |     array    |
|A_array5_we0       | out |    1|  ap_memory |    A_array5    |     array    |
|A_array5_d0        | out |   32|  ap_memory |    A_array5    |     array    |
|A_array5_q0        |  in |   32|  ap_memory |    A_array5    |     array    |
|A_array6_address0  | out |    1|  ap_memory |    A_array6    |     array    |
|A_array6_ce0       | out |    1|  ap_memory |    A_array6    |     array    |
|A_array6_we0       | out |    1|  ap_memory |    A_array6    |     array    |
|A_array6_d0        | out |   32|  ap_memory |    A_array6    |     array    |
|A_array6_q0        |  in |   32|  ap_memory |    A_array6    |     array    |
|A_array7_address0  | out |    1|  ap_memory |    A_array7    |     array    |
|A_array7_ce0       | out |    1|  ap_memory |    A_array7    |     array    |
|A_array7_we0       | out |    1|  ap_memory |    A_array7    |     array    |
|A_array7_d0        | out |   32|  ap_memory |    A_array7    |     array    |
|A_array7_q0        |  in |   32|  ap_memory |    A_array7    |     array    |
|A_numel_read       |  in |   64|   ap_none  |  A_numel_read  |    scalar    |
|b_numel_read       |  in |   64|   ap_none  |  b_numel_read  |    scalar    |
+-------------------+-----+-----+------------+----------------+--------------+

