/* Generated by Yosys 0.38 (git sha1 3ae655bc0, gcc 11.2.1 -fPIC -Os) */

module dragonball_wbmaster_top(clk, reset_n, a, cs_n, d, lwe_n, uwe_n, oe_n, dtack_n, berr, clk_o, rst_o, cyc_o, stb_o, adr_o, sel_o, we_o, dat_o, dat_i, ack_i, err_i
);
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:96.21-96.25" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:84.28-84.33" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:80.21-80.28" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:93.21-93.26" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:95.21-95.26" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:92.21-92.26" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:82.21-82.25" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:90.21-90.26" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:79.21-79.24" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:94.21-94.26" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:81.21-81.22" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:97.21-97.26" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:98.21-98.26" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:87.21-87.25" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:99.21-99.26" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:86.21-86.28" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:85.21-85.25" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:100.21-100.26" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:84.21-84.26" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:91.21-91.26" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:86.21-86.28" *)
  output dtack_n;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:97.21-97.26" *)
  output [15:0] dat_o;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22" *)
  inout [15:0] d;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:99.21-99.26" *)
  input ack_i;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:92.21-92.26" *)
  output cyc_o;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:82.21-82.25" *)
  input cs_n;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:90.21-90.26" *)
  output clk_o;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:87.21-87.25" *)
  output berr;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:81.21-81.22" *)
  input [9:1] a;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:94.21-94.26" *)
  output [9:1] adr_o;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:79.21-79.24" *)
  input clk;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:100.21-100.26" *)
  input err_i;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:84.21-84.26" *)
  input lwe_n;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:85.21-85.25" *)
  input oe_n;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:80.21-80.28" *)
  input reset_n;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:91.21-91.26" *)
  output rst_o;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:95.21-95.26" *)
  output [1:0] sel_o;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:93.21-93.26" *)
  output stb_o;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:98.21-98.26" *)
  input [15:0] dat_i;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:84.28-84.33" *)
  input uwe_n;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:96.21-96.25" *)
  output we_o;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:332:add_wire_btw_prims$1330 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:332:add_wire_btw_prims$1329 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:332:add_wire_btw_prims$1328 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:332:add_wire_btw_prims$1327 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:332:add_wire_btw_prims$1326 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:332:add_wire_btw_prims$1325 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1324 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1323 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1322 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1321 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1320 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1319 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1318 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1317 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1316 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1315 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1314 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1313 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1312 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1311 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1310 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1309 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1308 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1307 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1306 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1305 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1304 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1303 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1302 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1301 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1300 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1299 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1298 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1297 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1296 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1295 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1294 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1293 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1292 ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[4] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[3] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[2] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[1] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:96.21-96.25" *)
  wire \$auto$rs_design_edit.cc:943:execute$1332.we_o ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:84.28-84.33" *)
  wire \$auto$rs_design_edit.cc:943:execute$1332.uwe_n ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$we_o ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:80.21-80.28" *)
  wire \$auto$rs_design_edit.cc:943:execute$1332.reset_n ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:93.21-93.26" *)
  wire \$auto$rs_design_edit.cc:943:execute$1332.stb_o ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:95.21-95.26" *)
  wire [1:0] \$auto$rs_design_edit.cc:943:execute$1332.sel_o ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[8] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22" *)
  wire [15:0] \$auto$rs_design_edit.cc:943:execute$1332.d ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:92.21-92.26" *)
  wire \$auto$rs_design_edit.cc:943:execute$1332.cyc_o ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:82.21-82.25" *)
  wire \$auto$rs_design_edit.cc:943:execute$1332.cs_n ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:90.21-90.26" *)
  wire \$auto$rs_design_edit.cc:943:execute$1332.clk_o ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:79.21-79.24" *)
  wire \$auto$rs_design_edit.cc:943:execute$1332.clk ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:94.21-94.26" *)
  wire [9:1] \$auto$rs_design_edit.cc:943:execute$1332.adr_o ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$uwe_n ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:81.21-81.22" *)
  wire [9:1] \$auto$rs_design_edit.cc:943:execute$1332.a ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:97.21-97.26" *)
  wire [15:0] \$auto$rs_design_edit.cc:943:execute$1332.dat_o ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$sel_o[1] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$sel_o[0] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[15] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[14] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[13] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[12] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[11] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[10] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[9] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[8] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[7] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[6] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[5] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[4] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[3] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[2] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[1] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[0] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[9] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[8] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[7] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[6] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[5] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[4] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[3] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[2] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[1] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:98.21-98.26" *)
  wire [15:0] \$auto$rs_design_edit.cc:943:execute$1332.dat_i ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:87.21-87.25" *)
  wire \$auto$rs_design_edit.cc:943:execute$1332.berr ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:99.21-99.26" *)
  wire \$auto$rs_design_edit.cc:943:execute$1332.ack_i ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:86.21-86.28" *)
  wire \$auto$rs_design_edit.cc:943:execute$1332.dtack_n ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:85.21-85.25" *)
  wire \$auto$rs_design_edit.cc:943:execute$1332.oe_n ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[9] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$ack_i ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[5] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:100.21-100.26" *)
  wire \$auto$rs_design_edit.cc:943:execute$1332.err_i ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$clk ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:84.21-84.26" *)
  wire \$auto$rs_design_edit.cc:943:execute$1332.lwe_n ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$cs_n ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$cyc_o ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[6] ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dtack_n ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$lwe_n ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$oe_n ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:91.21-91.26" *)
  wire \$auto$rs_design_edit.cc:943:execute$1332.rst_o ;
  wire \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[7] ;
  wire \$iopadmap$a[7] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:86.21-86.28" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:86.21-86.28" *)
  wire dtack_n;
  wire \$iopadmap$oe_n ;
  wire \$iopadmap$lwe_n ;
  wire \$iopadmap$dtack_n ;
  wire \$iopadmap$a[6] ;
  wire \$iopadmap$cyc_o ;
  wire \$iopadmap$cs_n ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:97.21-97.26" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:97.21-97.26" *)
  wire [15:0] dat_o;
  wire \$iopadmap$clk ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22" *)
  wire [15:0] d;
  wire \$iopadmap$a[5] ;
  wire \$iopadmap$ack_i ;
  wire \$iopadmap$a[9] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:99.21-99.26" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:99.21-99.26" *)
  wire ack_i;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:92.21-92.26" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:92.21-92.26" *)
  wire cyc_o;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:82.21-82.25" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:82.21-82.25" *)
  wire cs_n;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:90.21-90.26" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:90.21-90.26" *)
  wire clk_o;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:87.21-87.25" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:87.21-87.25" *)
  wire berr;
  wire \$iopadmap$adr_o[1] ;
  wire \$iopadmap$adr_o[2] ;
  wire \$iopadmap$adr_o[3] ;
  wire \$iopadmap$adr_o[4] ;
  wire \$iopadmap$adr_o[5] ;
  wire \$iopadmap$adr_o[6] ;
  wire \$iopadmap$adr_o[7] ;
  wire \$iopadmap$adr_o[8] ;
  wire \$iopadmap$adr_o[9] ;
  wire \$iopadmap$dat_i[0] ;
  wire \$iopadmap$dat_i[1] ;
  wire \$iopadmap$dat_i[2] ;
  wire \$iopadmap$dat_i[3] ;
  wire \$iopadmap$dat_i[4] ;
  wire \$iopadmap$dat_i[5] ;
  wire \$iopadmap$dat_i[6] ;
  wire \$iopadmap$dat_i[7] ;
  wire \$iopadmap$dat_i[8] ;
  wire \$iopadmap$dat_i[9] ;
  wire \$iopadmap$dat_i[10] ;
  wire \$iopadmap$dat_i[11] ;
  wire \$iopadmap$dat_i[12] ;
  wire \$iopadmap$dat_i[13] ;
  wire \$iopadmap$dat_i[14] ;
  wire \$iopadmap$dat_i[15] ;
  wire \$iopadmap$sel_o[0] ;
  wire \$iopadmap$sel_o[1] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:81.21-81.22" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:81.21-81.22" *)
  wire [9:1] a;
  wire \$iopadmap$we_o ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:94.21-94.26" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:94.21-94.26" *)
  wire [9:1] adr_o;
  wire \$iopadmap$uwe_n ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:79.21-79.24" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:79.21-79.24" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:100.21-100.26" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:100.21-100.26" *)
  wire err_i;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:84.21-84.26" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:84.21-84.26" *)
  wire lwe_n;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:85.21-85.25" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:85.21-85.25" *)
  wire oe_n;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:80.21-80.28" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:80.21-80.28" *)
  wire reset_n;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:91.21-91.26" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:91.21-91.26" *)
  wire rst_o;
  wire \$iopadmap$a[8] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:95.21-95.26" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:95.21-95.26" *)
  wire [1:0] sel_o;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:93.21-93.26" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:93.21-93.26" *)
  wire stb_o;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:98.21-98.26" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:98.21-98.26" *)
  wire [15:0] dat_i;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:84.28-84.33" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:84.28-84.33" *)
  wire uwe_n;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:96.21-96.25" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:96.21-96.25" *)
  wire we_o;
  wire \$iopadmap$a[1] ;
  wire \$iopadmap$a[2] ;
  wire \$iopadmap$a[3] ;
  wire \$iopadmap$a[4] ;
  wire \$auto$rs_design_edit.cc:657:execute$1292 ;
  wire \$auto$rs_design_edit.cc:657:execute$1293 ;
  wire \$auto$rs_design_edit.cc:657:execute$1294 ;
  wire \$auto$rs_design_edit.cc:657:execute$1295 ;
  wire \$auto$rs_design_edit.cc:657:execute$1296 ;
  wire \$auto$rs_design_edit.cc:657:execute$1297 ;
  wire \$auto$rs_design_edit.cc:657:execute$1298 ;
  wire \$auto$rs_design_edit.cc:657:execute$1299 ;
  wire \$auto$rs_design_edit.cc:657:execute$1300 ;
  wire \$auto$rs_design_edit.cc:657:execute$1301 ;
  wire \$auto$rs_design_edit.cc:657:execute$1302 ;
  wire \$auto$rs_design_edit.cc:657:execute$1303 ;
  wire \$auto$rs_design_edit.cc:657:execute$1304 ;
  wire \$auto$rs_design_edit.cc:657:execute$1305 ;
  wire \$auto$rs_design_edit.cc:657:execute$1306 ;
  wire \$auto$rs_design_edit.cc:657:execute$1307 ;
  wire \$auto$rs_design_edit.cc:657:execute$1308 ;
  wire \$auto$rs_design_edit.cc:657:execute$1309 ;
  wire \$auto$rs_design_edit.cc:657:execute$1310 ;
  wire \$auto$rs_design_edit.cc:657:execute$1311 ;
  wire \$auto$rs_design_edit.cc:657:execute$1312 ;
  wire \$auto$rs_design_edit.cc:657:execute$1313 ;
  wire \$auto$rs_design_edit.cc:657:execute$1314 ;
  wire \$auto$rs_design_edit.cc:657:execute$1315 ;
  wire \$auto$rs_design_edit.cc:657:execute$1316 ;
  wire \$auto$rs_design_edit.cc:657:execute$1317 ;
  wire \$auto$rs_design_edit.cc:657:execute$1318 ;
  wire \$auto$rs_design_edit.cc:657:execute$1319 ;
  wire \$auto$rs_design_edit.cc:657:execute$1320 ;
  wire \$auto$rs_design_edit.cc:657:execute$1321 ;
  wire \$auto$rs_design_edit.cc:657:execute$1322 ;
  wire \$auto$rs_design_edit.cc:657:execute$1323 ;
  wire \$auto$rs_design_edit.cc:657:execute$1324 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1325 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1326 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1327 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1328 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1329 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1330 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.adr_o_6  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[7] ),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.adr_o [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.adr_o_7  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[8] ),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.adr_o [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.adr_o_8  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[9] ),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.adr_o [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.berr  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:332:add_wire_btw_prims$1326 ),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.berr )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1302 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.clk_o  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:332:add_wire_btw_prims$1327 ),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.clk_o )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.cs_n  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1303 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.cs_n ),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$cs_n )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.cyc_o  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$cyc_o ),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.cyc_o )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_i  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1304 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.dat_i [0]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_i_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1305 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.dat_i [1]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_i_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1306 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.dat_i [10]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_i_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1307 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.dat_i [11]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_i_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1308 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.dat_i [12]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_i_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1309 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.dat_i [13]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_i_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1310 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.dat_i [14]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[14] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_i_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1311 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.dat_i [15]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_i_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1312 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.dat_i [2]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_i_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1313 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.dat_i [3]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_i_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1314 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.dat_i [4]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_i_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1315 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.dat_i [5]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_i_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1316 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.dat_i [6]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_i_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1317 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.dat_i [7]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_i_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1318 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.dat_i [8]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_i_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1319 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.dat_i [9]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_o  (
    .I(\$auto$rs_design_edit.cc:943:execute$1332.d [0]),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.dat_o [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_o_1  (
    .I(\$auto$rs_design_edit.cc:943:execute$1332.d [1]),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.dat_o [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_o_10  (
    .I(\$auto$rs_design_edit.cc:943:execute$1332.d [10]),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.dat_o [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_o_11  (
    .I(\$auto$rs_design_edit.cc:943:execute$1332.d [11]),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.dat_o [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_o_12  (
    .I(\$auto$rs_design_edit.cc:943:execute$1332.d [12]),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.dat_o [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_o_13  (
    .I(\$auto$rs_design_edit.cc:943:execute$1332.d [13]),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.dat_o [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_o_14  (
    .I(\$auto$rs_design_edit.cc:943:execute$1332.d [14]),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.dat_o [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_o_15  (
    .I(\$auto$rs_design_edit.cc:943:execute$1332.d [15]),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.dat_o [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_o_2  (
    .I(\$auto$rs_design_edit.cc:943:execute$1332.d [2]),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.dat_o [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_o_3  (
    .I(\$auto$rs_design_edit.cc:943:execute$1332.d [3]),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.dat_o [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_o_4  (
    .I(\$auto$rs_design_edit.cc:943:execute$1332.d [4]),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.dat_o [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_o_5  (
    .I(\$auto$rs_design_edit.cc:943:execute$1332.d [5]),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.dat_o [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_o_6  (
    .I(\$auto$rs_design_edit.cc:943:execute$1332.d [6]),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.dat_o [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_o_7  (
    .I(\$auto$rs_design_edit.cc:943:execute$1332.d [7]),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.dat_o [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_o_8  (
    .I(\$auto$rs_design_edit.cc:943:execute$1332.d [8]),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.dat_o [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dat_o_9  (
    .I(\$auto$rs_design_edit.cc:943:execute$1332.d [9]),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.dat_o [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.dtack_n  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dtack_n ),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.dtack_n )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.err_i  (
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:332:add_wire_btw_prims$1328 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.err_i ),
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1320 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.lwe_n  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1321 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.lwe_n ),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$lwe_n )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.oe_n  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1322 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.oe_n ),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$oe_n )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.reset_n  (
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:332:add_wire_btw_prims$1329 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.reset_n ),
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1323 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.rst_o  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:332:add_wire_btw_prims$1330 ),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.rst_o )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.sel_o  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$sel_o[0] ),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.sel_o [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.sel_o_1  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$sel_o[1] ),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.sel_o [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.stb_o  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$cyc_o ),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.stb_o )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.uwe_n  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1324 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.uwe_n ),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$uwe_n )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.we_o  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$we_o ),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.we_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$clkbufmap.cc:265:execute$1199  (
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:332:add_wire_btw_prims$1325 ),
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.a  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1292 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.a [1]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.a_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1293 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.a [2]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.a_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1294 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.a [3]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.a_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1295 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.a [4]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.a_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1296 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.a [5]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.a_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1297 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.a [6]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.a_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1298 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.a [7]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.a_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1299 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.a [8]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.a_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1300 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.a [9]),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.ack_i  (
    .EN(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1301 ),
    .I(\$auto$rs_design_edit.cc:943:execute$1332.ack_i ),
    .O(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$ack_i )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.adr_o  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[1] ),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.adr_o [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.adr_o_1  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[2] ),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.adr_o [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.adr_o_2  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[3] ),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.adr_o [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.adr_o_3  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[4] ),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.adr_o [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.adr_o_4  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[5] ),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.adr_o [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dragonball_wbmaster_top.adr_o_5  (
    .I(\$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[6] ),
    .O(\$auto$rs_design_edit.cc:943:execute$1332.adr_o [6])
  );
  fabric_dragonball_wbmaster_top \$auto$rs_design_edit.cc:941:execute$1331  (
    .\$auto$rs_design_edit.cc:332:add_wire_btw_prims$1330 (\$auto$rs_design_edit.cc:332:add_wire_btw_prims$1330 ),
    .\$auto$rs_design_edit.cc:332:add_wire_btw_prims$1329 (\$auto$rs_design_edit.cc:332:add_wire_btw_prims$1329 ),
    .\$auto$rs_design_edit.cc:332:add_wire_btw_prims$1328 (\$auto$rs_design_edit.cc:332:add_wire_btw_prims$1328 ),
    .\$auto$rs_design_edit.cc:332:add_wire_btw_prims$1327 (\$auto$rs_design_edit.cc:332:add_wire_btw_prims$1327 ),
    .\$auto$rs_design_edit.cc:332:add_wire_btw_prims$1326 (\$auto$rs_design_edit.cc:332:add_wire_btw_prims$1326 ),
    .\$auto$rs_design_edit.cc:332:add_wire_btw_prims$1325 (\$auto$rs_design_edit.cc:332:add_wire_btw_prims$1325 ),
    .\$auto$rs_design_edit.cc:657:execute$1324 (\$auto$rs_design_edit.cc:657:execute$1324 ),
    .\$auto$rs_design_edit.cc:657:execute$1323 (\$auto$rs_design_edit.cc:657:execute$1323 ),
    .\$auto$rs_design_edit.cc:657:execute$1322 (\$auto$rs_design_edit.cc:657:execute$1322 ),
    .\$auto$rs_design_edit.cc:657:execute$1321 (\$auto$rs_design_edit.cc:657:execute$1321 ),
    .\$auto$rs_design_edit.cc:657:execute$1320 (\$auto$rs_design_edit.cc:657:execute$1320 ),
    .\$auto$rs_design_edit.cc:657:execute$1319 (\$auto$rs_design_edit.cc:657:execute$1319 ),
    .\$auto$rs_design_edit.cc:657:execute$1318 (\$auto$rs_design_edit.cc:657:execute$1318 ),
    .\$auto$rs_design_edit.cc:657:execute$1317 (\$auto$rs_design_edit.cc:657:execute$1317 ),
    .\$auto$rs_design_edit.cc:657:execute$1316 (\$auto$rs_design_edit.cc:657:execute$1316 ),
    .\$auto$rs_design_edit.cc:657:execute$1315 (\$auto$rs_design_edit.cc:657:execute$1315 ),
    .\$auto$rs_design_edit.cc:657:execute$1314 (\$auto$rs_design_edit.cc:657:execute$1314 ),
    .\$auto$rs_design_edit.cc:657:execute$1313 (\$auto$rs_design_edit.cc:657:execute$1313 ),
    .\$auto$rs_design_edit.cc:657:execute$1312 (\$auto$rs_design_edit.cc:657:execute$1312 ),
    .\$auto$rs_design_edit.cc:657:execute$1311 (\$auto$rs_design_edit.cc:657:execute$1311 ),
    .\$auto$rs_design_edit.cc:657:execute$1310 (\$auto$rs_design_edit.cc:657:execute$1310 ),
    .\$auto$rs_design_edit.cc:657:execute$1309 (\$auto$rs_design_edit.cc:657:execute$1309 ),
    .\$auto$rs_design_edit.cc:657:execute$1308 (\$auto$rs_design_edit.cc:657:execute$1308 ),
    .\$auto$rs_design_edit.cc:657:execute$1307 (\$auto$rs_design_edit.cc:657:execute$1307 ),
    .\$auto$rs_design_edit.cc:657:execute$1306 (\$auto$rs_design_edit.cc:657:execute$1306 ),
    .\$auto$rs_design_edit.cc:657:execute$1305 (\$auto$rs_design_edit.cc:657:execute$1305 ),
    .\$auto$rs_design_edit.cc:657:execute$1304 (\$auto$rs_design_edit.cc:657:execute$1304 ),
    .\$auto$rs_design_edit.cc:657:execute$1303 (\$auto$rs_design_edit.cc:657:execute$1303 ),
    .\$auto$rs_design_edit.cc:657:execute$1302 (\$auto$rs_design_edit.cc:657:execute$1302 ),
    .\$auto$rs_design_edit.cc:657:execute$1301 (\$auto$rs_design_edit.cc:657:execute$1301 ),
    .\$auto$rs_design_edit.cc:657:execute$1300 (\$auto$rs_design_edit.cc:657:execute$1300 ),
    .\$auto$rs_design_edit.cc:657:execute$1299 (\$auto$rs_design_edit.cc:657:execute$1299 ),
    .\$auto$rs_design_edit.cc:657:execute$1298 (\$auto$rs_design_edit.cc:657:execute$1298 ),
    .\$auto$rs_design_edit.cc:657:execute$1297 (\$auto$rs_design_edit.cc:657:execute$1297 ),
    .\$auto$rs_design_edit.cc:657:execute$1296 (\$auto$rs_design_edit.cc:657:execute$1296 ),
    .\$auto$rs_design_edit.cc:657:execute$1295 (\$auto$rs_design_edit.cc:657:execute$1295 ),
    .\$auto$rs_design_edit.cc:657:execute$1294 (\$auto$rs_design_edit.cc:657:execute$1294 ),
    .\$auto$rs_design_edit.cc:657:execute$1293 (\$auto$rs_design_edit.cc:657:execute$1293 ),
    .\$auto$rs_design_edit.cc:657:execute$1292 (\$auto$rs_design_edit.cc:657:execute$1292 ),
    .\$iopadmap$a[4] (\$iopadmap$a[4] ),
    .\$iopadmap$a[3] (\$iopadmap$a[3] ),
    .\$iopadmap$a[2] (\$iopadmap$a[2] ),
    .\$iopadmap$a[1] (\$iopadmap$a[1] ),
    .\$iopadmap$sel_o[1] (\$iopadmap$sel_o[1] ),
    .\$iopadmap$sel_o[0] (\$iopadmap$sel_o[0] ),
    .\$iopadmap$dat_i[15] (\$iopadmap$dat_i[15] ),
    .\$iopadmap$dat_i[14] (\$iopadmap$dat_i[14] ),
    .\$iopadmap$dat_i[13] (\$iopadmap$dat_i[13] ),
    .\$iopadmap$dat_i[12] (\$iopadmap$dat_i[12] ),
    .\$iopadmap$dat_i[11] (\$iopadmap$dat_i[11] ),
    .\$iopadmap$dat_i[10] (\$iopadmap$dat_i[10] ),
    .\$iopadmap$dat_i[9] (\$iopadmap$dat_i[9] ),
    .\$iopadmap$dat_i[8] (\$iopadmap$dat_i[8] ),
    .\$iopadmap$dat_i[7] (\$iopadmap$dat_i[7] ),
    .\$iopadmap$dat_i[6] (\$iopadmap$dat_i[6] ),
    .\$iopadmap$dat_i[5] (\$iopadmap$dat_i[5] ),
    .\$iopadmap$dat_i[4] (\$iopadmap$dat_i[4] ),
    .\$iopadmap$dat_i[3] (\$iopadmap$dat_i[3] ),
    .\$iopadmap$dat_i[2] (\$iopadmap$dat_i[2] ),
    .\$iopadmap$dat_i[1] (\$iopadmap$dat_i[1] ),
    .\$iopadmap$dat_i[0] (\$iopadmap$dat_i[0] ),
    .\$iopadmap$adr_o[9] (\$iopadmap$adr_o[9] ),
    .\$iopadmap$adr_o[8] (\$iopadmap$adr_o[8] ),
    .\$iopadmap$adr_o[7] (\$iopadmap$adr_o[7] ),
    .\$iopadmap$adr_o[6] (\$iopadmap$adr_o[6] ),
    .\$iopadmap$adr_o[5] (\$iopadmap$adr_o[5] ),
    .\$iopadmap$adr_o[4] (\$iopadmap$adr_o[4] ),
    .\$iopadmap$adr_o[3] (\$iopadmap$adr_o[3] ),
    .\$iopadmap$adr_o[2] (\$iopadmap$adr_o[2] ),
    .\$iopadmap$adr_o[1] (\$iopadmap$adr_o[1] ),
    .\$iopadmap$a[9] (\$iopadmap$a[9] ),
    .\$iopadmap$ack_i (\$iopadmap$ack_i ),
    .\$iopadmap$a[5] (\$iopadmap$a[5] ),
    .\$iopadmap$cs_n (\$iopadmap$cs_n ),
    .\$iopadmap$cyc_o (\$iopadmap$cyc_o ),
    .\$iopadmap$a[6] (\$iopadmap$a[6] ),
    .\$iopadmap$dtack_n (\$iopadmap$dtack_n ),
    .\$iopadmap$lwe_n (\$iopadmap$lwe_n ),
    .\$iopadmap$oe_n (\$iopadmap$oe_n ),
    .\$iopadmap$a[7] (\$iopadmap$a[7] ),
    .\$iopadmap$uwe_n (\$iopadmap$uwe_n ),
    .\$iopadmap$we_o (\$iopadmap$we_o ),
    .d(d),
    .\$iopadmap$a[8] (\$iopadmap$a[8] )
  );
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:332:add_wire_btw_prims$1330  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1330 ;
  assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1329  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:332:add_wire_btw_prims$1329 ;
  assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1328  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:332:add_wire_btw_prims$1328 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:332:add_wire_btw_prims$1327  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1327 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:332:add_wire_btw_prims$1326  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1326 ;
  assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$1325  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:332:add_wire_btw_prims$1325 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1324  = \$auto$rs_design_edit.cc:657:execute$1324 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1323  = \$auto$rs_design_edit.cc:657:execute$1323 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1322  = \$auto$rs_design_edit.cc:657:execute$1322 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1321  = \$auto$rs_design_edit.cc:657:execute$1321 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1320  = \$auto$rs_design_edit.cc:657:execute$1320 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1319  = \$auto$rs_design_edit.cc:657:execute$1319 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1318  = \$auto$rs_design_edit.cc:657:execute$1318 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1317  = \$auto$rs_design_edit.cc:657:execute$1317 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1316  = \$auto$rs_design_edit.cc:657:execute$1316 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1315  = \$auto$rs_design_edit.cc:657:execute$1315 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1314  = \$auto$rs_design_edit.cc:657:execute$1314 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1313  = \$auto$rs_design_edit.cc:657:execute$1313 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1312  = \$auto$rs_design_edit.cc:657:execute$1312 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1311  = \$auto$rs_design_edit.cc:657:execute$1311 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1310  = \$auto$rs_design_edit.cc:657:execute$1310 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1309  = \$auto$rs_design_edit.cc:657:execute$1309 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1308  = \$auto$rs_design_edit.cc:657:execute$1308 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1307  = \$auto$rs_design_edit.cc:657:execute$1307 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1306  = \$auto$rs_design_edit.cc:657:execute$1306 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1305  = \$auto$rs_design_edit.cc:657:execute$1305 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1304  = \$auto$rs_design_edit.cc:657:execute$1304 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1303  = \$auto$rs_design_edit.cc:657:execute$1303 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1302  = \$auto$rs_design_edit.cc:657:execute$1302 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1301  = \$auto$rs_design_edit.cc:657:execute$1301 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1300  = \$auto$rs_design_edit.cc:657:execute$1300 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1299  = \$auto$rs_design_edit.cc:657:execute$1299 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1298  = \$auto$rs_design_edit.cc:657:execute$1298 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1297  = \$auto$rs_design_edit.cc:657:execute$1297 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1296  = \$auto$rs_design_edit.cc:657:execute$1296 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1295  = \$auto$rs_design_edit.cc:657:execute$1295 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1294  = \$auto$rs_design_edit.cc:657:execute$1294 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1293  = \$auto$rs_design_edit.cc:657:execute$1293 ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$auto$rs_design_edit.cc:657:execute$1292  = \$auto$rs_design_edit.cc:657:execute$1292 ;
  assign \$iopadmap$a[4]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[4] ;
  assign \$iopadmap$a[3]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[3] ;
  assign \$iopadmap$a[2]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[2] ;
  assign \$iopadmap$a[1]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[1] ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$sel_o[1]  = \$iopadmap$sel_o[1] ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$sel_o[0]  = \$iopadmap$sel_o[0] ;
  assign \$iopadmap$dat_i[15]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[15] ;
  assign \$iopadmap$dat_i[14]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[14] ;
  assign \$iopadmap$dat_i[13]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[13] ;
  assign \$iopadmap$dat_i[12]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[12] ;
  assign \$iopadmap$dat_i[11]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[11] ;
  assign \$iopadmap$dat_i[10]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[10] ;
  assign \$iopadmap$dat_i[9]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[9] ;
  assign \$iopadmap$dat_i[8]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[8] ;
  assign \$iopadmap$dat_i[7]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[7] ;
  assign \$iopadmap$dat_i[6]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[6] ;
  assign \$iopadmap$dat_i[5]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[5] ;
  assign \$iopadmap$dat_i[4]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[4] ;
  assign \$iopadmap$dat_i[3]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[3] ;
  assign \$iopadmap$dat_i[2]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[2] ;
  assign \$iopadmap$dat_i[1]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[1] ;
  assign \$iopadmap$dat_i[0]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dat_i[0] ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[9]  = \$iopadmap$adr_o[9] ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[8]  = \$iopadmap$adr_o[8] ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[7]  = \$iopadmap$adr_o[7] ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[6]  = \$iopadmap$adr_o[6] ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[5]  = \$iopadmap$adr_o[5] ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[4]  = \$iopadmap$adr_o[4] ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[3]  = \$iopadmap$adr_o[3] ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[2]  = \$iopadmap$adr_o[2] ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$adr_o[1]  = \$iopadmap$adr_o[1] ;
  assign \$iopadmap$a[9]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[9] ;
  assign \$iopadmap$ack_i  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$ack_i ;
  assign \$iopadmap$a[5]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[5] ;
  assign \$iopadmap$cs_n  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$cs_n ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$cyc_o  = \$iopadmap$cyc_o ;
  assign \$iopadmap$a[6]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[6] ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$dtack_n  = \$iopadmap$dtack_n ;
  assign \$iopadmap$lwe_n  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$lwe_n ;
  assign \$iopadmap$oe_n  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$oe_n ;
  assign \$iopadmap$a[7]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[7] ;
  assign \$iopadmap$uwe_n  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$uwe_n ;
  assign \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$we_o  = \$iopadmap$we_o ;
  assign \$auto$rs_design_edit.cc:943:execute$1332.a  = a;
  assign \$auto$rs_design_edit.cc:943:execute$1332.ack_i  = ack_i;
  assign adr_o = \$auto$rs_design_edit.cc:943:execute$1332.adr_o ;
  assign berr = \$auto$rs_design_edit.cc:943:execute$1332.berr ;
  assign \$auto$rs_design_edit.cc:943:execute$1332.clk  = clk;
  assign clk_o = \$auto$rs_design_edit.cc:943:execute$1332.clk_o ;
  assign \$auto$rs_design_edit.cc:943:execute$1332.cs_n  = cs_n;
  assign cyc_o = \$auto$rs_design_edit.cc:943:execute$1332.cyc_o ;
  assign \$auto$rs_design_edit.cc:943:execute$1332.d  = d;
  assign \$auto$rs_design_edit.cc:943:execute$1332.dat_i  = dat_i;
  assign dat_o = \$auto$rs_design_edit.cc:943:execute$1332.dat_o ;
  assign dtack_n = \$auto$rs_design_edit.cc:943:execute$1332.dtack_n ;
  assign \$auto$rs_design_edit.cc:943:execute$1332.err_i  = err_i;
  assign \$auto$rs_design_edit.cc:943:execute$1332.lwe_n  = lwe_n;
  assign \$auto$rs_design_edit.cc:943:execute$1332.oe_n  = oe_n;
  assign \$auto$rs_design_edit.cc:943:execute$1332.reset_n  = reset_n;
  assign rst_o = \$auto$rs_design_edit.cc:943:execute$1332.rst_o ;
  assign \$iopadmap$a[8]  = \$flatten$auto$rs_design_edit.cc:943:execute$1332.$iopadmap$a[8] ;
  assign sel_o = \$auto$rs_design_edit.cc:943:execute$1332.sel_o ;
  assign stb_o = \$auto$rs_design_edit.cc:943:execute$1332.stb_o ;
  assign \$auto$rs_design_edit.cc:943:execute$1332.uwe_n  = uwe_n;
  assign we_o = \$auto$rs_design_edit.cc:943:execute$1332.we_o ;
endmodule
