<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>megadev: lib/vdp_def.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">megadev
   &#160;<span id="projectnumber">1</span>
   </div>
   <div id="projectbrief">A Sega Mega CD development framework</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">vdp_def.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="vdp__def_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a29ad5cc7a05f9d3e0c652400cd7e6baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#a29ad5cc7a05f9d3e0c652400cd7e6baa">VDP_CTRL</a>&#160;&#160;&#160;0xC00004</td></tr>
<tr class="separator:a29ad5cc7a05f9d3e0c652400cd7e6baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac181bce7ee3467d1ca5ba008f7ecf729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#ac181bce7ee3467d1ca5ba008f7ecf729">VDP_DATA</a>&#160;&#160;&#160;0xC00000</td></tr>
<tr class="separator:ac181bce7ee3467d1ca5ba008f7ecf729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dfa21c271223f0bc754792531ed8891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#a7dfa21c271223f0bc754792531ed8891">VDP_HVCOUNT</a>&#160;&#160;&#160;0xC00008</td></tr>
<tr class="separator:a7dfa21c271223f0bc754792531ed8891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a863079235c9d577c2307ac9fb4d00b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#a863079235c9d577c2307ac9fb4d00b40">VDP_DEBUG</a>&#160;&#160;&#160;0xC0001C</td></tr>
<tr class="separator:a863079235c9d577c2307ac9fb4d00b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfef82e6fd9a5cec44377fb2bced5ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#abfef82e6fd9a5cec44377fb2bced5ecd">VDP_REG00</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="memdesc:abfef82e6fd9a5cec44377fb2bced5ecd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode Register 1.  <a href="vdp__def_8h.html#abfef82e6fd9a5cec44377fb2bced5ecd">More...</a><br /></td></tr>
<tr class="separator:abfef82e6fd9a5cec44377fb2bced5ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af86fb7a6de938bf168e58c4411b92bd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#af86fb7a6de938bf168e58c4411b92bd6">VDP_REG01</a>&#160;&#160;&#160;0x8100</td></tr>
<tr class="memdesc:af86fb7a6de938bf168e58c4411b92bd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode Register 2.  <a href="vdp__def_8h.html#af86fb7a6de938bf168e58c4411b92bd6">More...</a><br /></td></tr>
<tr class="separator:af86fb7a6de938bf168e58c4411b92bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dd9a4a4c3ed355e1bdf41d50c1d326e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#a6dd9a4a4c3ed355e1bdf41d50c1d326e">VDP_REG02</a>&#160;&#160;&#160;0x8200</td></tr>
<tr class="memdesc:a6dd9a4a4c3ed355e1bdf41d50c1d326e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Plane A Name Table VRAM Address.  <a href="vdp__def_8h.html#a6dd9a4a4c3ed355e1bdf41d50c1d326e">More...</a><br /></td></tr>
<tr class="separator:a6dd9a4a4c3ed355e1bdf41d50c1d326e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f0713f2636e1b7deb845df99a99d772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#a9f0713f2636e1b7deb845df99a99d772">VDP_REG03</a>&#160;&#160;&#160;0x8300</td></tr>
<tr class="memdesc:a9f0713f2636e1b7deb845df99a99d772"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Name Table VRAM Address.  <a href="vdp__def_8h.html#a9f0713f2636e1b7deb845df99a99d772">More...</a><br /></td></tr>
<tr class="separator:a9f0713f2636e1b7deb845df99a99d772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56a0171fa9738cba7c8aea5c0b837f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#a56a0171fa9738cba7c8aea5c0b837f04">VDP_REG04</a>&#160;&#160;&#160;0x8400</td></tr>
<tr class="memdesc:a56a0171fa9738cba7c8aea5c0b837f04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Plane B Name Table VRAM Address.  <a href="vdp__def_8h.html#a56a0171fa9738cba7c8aea5c0b837f04">More...</a><br /></td></tr>
<tr class="separator:a56a0171fa9738cba7c8aea5c0b837f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ca5b122673fe16ec3a6549efef3f63f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#a2ca5b122673fe16ec3a6549efef3f63f">VDP_REG05</a>&#160;&#160;&#160;0x8500</td></tr>
<tr class="memdesc:a2ca5b122673fe16ec3a6549efef3f63f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sprite Table VRAM Address.  <a href="vdp__def_8h.html#a2ca5b122673fe16ec3a6549efef3f63f">More...</a><br /></td></tr>
<tr class="separator:a2ca5b122673fe16ec3a6549efef3f63f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7786e0a230b7810021c64abcb43eb0c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#a7786e0a230b7810021c64abcb43eb0c6">VDP_REG06</a>&#160;&#160;&#160;0x8600</td></tr>
<tr class="memdesc:a7786e0a230b7810021c64abcb43eb0c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sprite Table VRAM Address (128k VRAM)  <a href="vdp__def_8h.html#a7786e0a230b7810021c64abcb43eb0c6">More...</a><br /></td></tr>
<tr class="separator:a7786e0a230b7810021c64abcb43eb0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3155beb0601ec7faedc8734d69e50e69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#a3155beb0601ec7faedc8734d69e50e69">VDP_REG07</a>&#160;&#160;&#160;0x8700</td></tr>
<tr class="memdesc:a3155beb0601ec7faedc8734d69e50e69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background Color.  <a href="vdp__def_8h.html#a3155beb0601ec7faedc8734d69e50e69">More...</a><br /></td></tr>
<tr class="separator:a3155beb0601ec7faedc8734d69e50e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada01ec8910be8dec293b9af92a6d3877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#ada01ec8910be8dec293b9af92a6d3877">VDP_REG08</a>&#160;&#160;&#160;0x8800</td></tr>
<tr class="memdesc:ada01ec8910be8dec293b9af92a6d3877"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unused.  <a href="vdp__def_8h.html#ada01ec8910be8dec293b9af92a6d3877">More...</a><br /></td></tr>
<tr class="separator:ada01ec8910be8dec293b9af92a6d3877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdbbf81e2047b8ed52712b1fb6c76eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#afdbbf81e2047b8ed52712b1fb6c76eca">VDP_REG09</a>&#160;&#160;&#160;0x8900</td></tr>
<tr class="memdesc:afdbbf81e2047b8ed52712b1fb6c76eca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unused.  <a href="vdp__def_8h.html#afdbbf81e2047b8ed52712b1fb6c76eca">More...</a><br /></td></tr>
<tr class="separator:afdbbf81e2047b8ed52712b1fb6c76eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8e015d25d5ec9de01388b12be41041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#afb8e015d25d5ec9de01388b12be41041">VDP_REG0A</a>&#160;&#160;&#160;0x8A00</td></tr>
<tr class="memdesc:afb8e015d25d5ec9de01388b12be41041"><td class="mdescLeft">&#160;</td><td class="mdescRight">Horizontal Interrupt Counter.  <a href="vdp__def_8h.html#afb8e015d25d5ec9de01388b12be41041">More...</a><br /></td></tr>
<tr class="separator:afb8e015d25d5ec9de01388b12be41041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7670598f743ba9d41fb32973c73d5026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#a7670598f743ba9d41fb32973c73d5026">VDP_REG0B</a>&#160;&#160;&#160;0x8B00</td></tr>
<tr class="memdesc:a7670598f743ba9d41fb32973c73d5026"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode Register 3.  <a href="vdp__def_8h.html#a7670598f743ba9d41fb32973c73d5026">More...</a><br /></td></tr>
<tr class="separator:a7670598f743ba9d41fb32973c73d5026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a518d0cf4cee3150e89750539a1c78f53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#a518d0cf4cee3150e89750539a1c78f53">VDP_REG0C</a>&#160;&#160;&#160;0x8C00</td></tr>
<tr class="memdesc:a518d0cf4cee3150e89750539a1c78f53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode Register 4.  <a href="vdp__def_8h.html#a518d0cf4cee3150e89750539a1c78f53">More...</a><br /></td></tr>
<tr class="separator:a518d0cf4cee3150e89750539a1c78f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f78e963be978b5ea30bba7bb9df9c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#a28f78e963be978b5ea30bba7bb9df9c8">VDP_REG0D</a>&#160;&#160;&#160;0x8D00</td></tr>
<tr class="memdesc:a28f78e963be978b5ea30bba7bb9df9c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Horizontal Scroll Data VRAM Address.  <a href="vdp__def_8h.html#a28f78e963be978b5ea30bba7bb9df9c8">More...</a><br /></td></tr>
<tr class="separator:a28f78e963be978b5ea30bba7bb9df9c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c5071e957b4f4c83da4b023cfc143d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#a3c5071e957b4f4c83da4b023cfc143d4">VDP_REG0E</a>&#160;&#160;&#160;0x8E00</td></tr>
<tr class="memdesc:a3c5071e957b4f4c83da4b023cfc143d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Plane A/B Name Table VRAM Address (128k VRAM)  <a href="vdp__def_8h.html#a3c5071e957b4f4c83da4b023cfc143d4">More...</a><br /></td></tr>
<tr class="separator:a3c5071e957b4f4c83da4b023cfc143d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecd3e081be2622c2ea7fbfc21871744e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#aecd3e081be2622c2ea7fbfc21871744e">VDP_REG0F</a>&#160;&#160;&#160;0x8F00</td></tr>
<tr class="memdesc:aecd3e081be2622c2ea7fbfc21871744e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-Increment Value.  <a href="vdp__def_8h.html#aecd3e081be2622c2ea7fbfc21871744e">More...</a><br /></td></tr>
<tr class="separator:aecd3e081be2622c2ea7fbfc21871744e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27e63faf18d7fdac8298558111540b4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#a27e63faf18d7fdac8298558111540b4c">VDP_REG10</a>&#160;&#160;&#160;0x9000</td></tr>
<tr class="memdesc:a27e63faf18d7fdac8298558111540b4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Plane Dimensions.  <a href="vdp__def_8h.html#a27e63faf18d7fdac8298558111540b4c">More...</a><br /></td></tr>
<tr class="separator:a27e63faf18d7fdac8298558111540b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe03168546c9de9cd73c75f7049c1593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#abe03168546c9de9cd73c75f7049c1593">VDP_REG11</a>&#160;&#160;&#160;0x9100</td></tr>
<tr class="memdesc:abe03168546c9de9cd73c75f7049c1593"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Plane Horizontal Posizion.  <a href="vdp__def_8h.html#abe03168546c9de9cd73c75f7049c1593">More...</a><br /></td></tr>
<tr class="separator:abe03168546c9de9cd73c75f7049c1593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5304b6afb013b644af22eb731250d17e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#a5304b6afb013b644af22eb731250d17e">VDP_REG12</a>&#160;&#160;&#160;0x9200</td></tr>
<tr class="memdesc:a5304b6afb013b644af22eb731250d17e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Plane Verticalzion.  <a href="vdp__def_8h.html#a5304b6afb013b644af22eb731250d17e">More...</a><br /></td></tr>
<tr class="separator:a5304b6afb013b644af22eb731250d17e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a278a10ca4b0fbfa6e7b264f628882afb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#a278a10ca4b0fbfa6e7b264f628882afb">VDP_REG13</a>&#160;&#160;&#160;0x9300</td></tr>
<tr class="memdesc:a278a10ca4b0fbfa6e7b264f628882afb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Length (Low Byte)  <a href="vdp__def_8h.html#a278a10ca4b0fbfa6e7b264f628882afb">More...</a><br /></td></tr>
<tr class="separator:a278a10ca4b0fbfa6e7b264f628882afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a56966a24b9cb543567206152adde9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#a2a56966a24b9cb543567206152adde9d">VDP_REG14</a>&#160;&#160;&#160;0x9400</td></tr>
<tr class="memdesc:a2a56966a24b9cb543567206152adde9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Length (High Byte)  <a href="vdp__def_8h.html#a2a56966a24b9cb543567206152adde9d">More...</a><br /></td></tr>
<tr class="separator:a2a56966a24b9cb543567206152adde9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d9e73c0c94179cfe2e61b7283b230ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#a9d9e73c0c94179cfe2e61b7283b230ce">VDP_REG15</a>&#160;&#160;&#160;0x9500</td></tr>
<tr class="memdesc:a9d9e73c0c94179cfe2e61b7283b230ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Source (Low Byte)  <a href="vdp__def_8h.html#a9d9e73c0c94179cfe2e61b7283b230ce">More...</a><br /></td></tr>
<tr class="separator:a9d9e73c0c94179cfe2e61b7283b230ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ef9937be6da75b03db4ecebab75628b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#a8ef9937be6da75b03db4ecebab75628b">VDP_REG16</a>&#160;&#160;&#160;0x9600</td></tr>
<tr class="memdesc:a8ef9937be6da75b03db4ecebab75628b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Source (Mid Byte)  <a href="vdp__def_8h.html#a8ef9937be6da75b03db4ecebab75628b">More...</a><br /></td></tr>
<tr class="separator:a8ef9937be6da75b03db4ecebab75628b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae84a2d0134605bdfa1ff78661330c632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#ae84a2d0134605bdfa1ff78661330c632">VDP_REG17</a>&#160;&#160;&#160;0x9700</td></tr>
<tr class="memdesc:ae84a2d0134605bdfa1ff78661330c632"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Source (High Byte)  <a href="vdp__def_8h.html#ae84a2d0134605bdfa1ff78661330c632">More...</a><br /></td></tr>
<tr class="separator:ae84a2d0134605bdfa1ff78661330c632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e209c272323ac6a4182a3c99f3d510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#a13e209c272323ac6a4182a3c99f3d510">VREG_PLANE_SZ</a>&#160;&#160;&#160;<a class="el" href="vdp__def_8h.html#a27e63faf18d7fdac8298558111540b4c">VDP_REG10</a></td></tr>
<tr class="separator:a13e209c272323ac6a4182a3c99f3d510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76c9d608e062119a1e7936dc1e98fd56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#a76c9d608e062119a1e7936dc1e98fd56">VREG_DMA_SZ_LO</a>&#160;&#160;&#160;<a class="el" href="vdp__def_8h.html#a278a10ca4b0fbfa6e7b264f628882afb">VDP_REG13</a></td></tr>
<tr class="separator:a76c9d608e062119a1e7936dc1e98fd56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac25376c2ecd2de2be462e4728123bd8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#ac25376c2ecd2de2be462e4728123bd8d">VREG_DMA_SZ_HI</a>&#160;&#160;&#160;<a class="el" href="vdp__def_8h.html#a2a56966a24b9cb543567206152adde9d">VDP_REG14</a></td></tr>
<tr class="separator:ac25376c2ecd2de2be462e4728123bd8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05514a6e64e5678e71d17e5e1c76a988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#a05514a6e64e5678e71d17e5e1c76a988">VREG_DMA_SRC_LO</a>&#160;&#160;&#160;<a class="el" href="vdp__def_8h.html#a9d9e73c0c94179cfe2e61b7283b230ce">VDP_REG15</a></td></tr>
<tr class="separator:a05514a6e64e5678e71d17e5e1c76a988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c89577da7d543ce0c3de72b80812375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#a1c89577da7d543ce0c3de72b80812375">VREG_DMA_SRC_MD</a>&#160;&#160;&#160;<a class="el" href="vdp__def_8h.html#a8ef9937be6da75b03db4ecebab75628b">VDP_REG16</a></td></tr>
<tr class="separator:a1c89577da7d543ce0c3de72b80812375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3413b5e6ba0bc8237f032f9a68c6c0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="vdp__def_8h.html#a3413b5e6ba0bc8237f032f9a68c6c0ee">VREG_DMA_SRC_HI</a>&#160;&#160;&#160;<a class="el" href="vdp__def_8h.html#ae84a2d0134605bdfa1ff78661330c632">VDP_REG17</a></td></tr>
<tr class="separator:a3413b5e6ba0bc8237f032f9a68c6c0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b8614de3291848650435b31c770add"><td class="memItemLeft" align="right" valign="top"><a id="a31b8614de3291848650435b31c770add"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PAL_HARDWARE</b>&#160;&#160;&#160;0x0001</td></tr>
<tr class="separator:a31b8614de3291848650435b31c770add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf3a319c47f0e8c6ecf3689a531a019d"><td class="memItemLeft" align="right" valign="top"><a id="aaf3a319c47f0e8c6ecf3689a531a019d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IN_PROGRESS</b>&#160;&#160;&#160;0x0002</td></tr>
<tr class="separator:aaf3a319c47f0e8c6ecf3689a531a019d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a287abbfeda9b0d15ee0fbb964e1b0294"><td class="memItemLeft" align="right" valign="top"><a id="a287abbfeda9b0d15ee0fbb964e1b0294"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HBLANK_IN_PROGRESS</b>&#160;&#160;&#160;0x0004</td></tr>
<tr class="separator:a287abbfeda9b0d15ee0fbb964e1b0294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace1b6730a3824aa89f5cc1de7659d715"><td class="memItemLeft" align="right" valign="top"><a id="ace1b6730a3824aa89f5cc1de7659d715"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VBLANK_IN_PROGRESS</b>&#160;&#160;&#160;0x0008</td></tr>
<tr class="separator:ace1b6730a3824aa89f5cc1de7659d715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9cd26a734e630158bc67e6cb137ba73"><td class="memItemLeft" align="right" valign="top"><a id="ad9cd26a734e630158bc67e6cb137ba73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ODD_FRAME</b>&#160;&#160;&#160;0x0010</td></tr>
<tr class="separator:ad9cd26a734e630158bc67e6cb137ba73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02570fe54982dff658bf85df17a0f854"><td class="memItemLeft" align="right" valign="top"><a id="a02570fe54982dff658bf85df17a0f854"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPR_COLLISION</b>&#160;&#160;&#160;0x0020</td></tr>
<tr class="separator:a02570fe54982dff658bf85df17a0f854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ed0d675ed873dfedfadf3bcf44f9e28"><td class="memItemLeft" align="right" valign="top"><a id="a0ed0d675ed873dfedfadf3bcf44f9e28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPR_LIMIT</b>&#160;&#160;&#160;0x0040</td></tr>
<tr class="separator:a0ed0d675ed873dfedfadf3bcf44f9e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec509c1436a6c992cc10fee9b337aec"><td class="memItemLeft" align="right" valign="top"><a id="acec509c1436a6c992cc10fee9b337aec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VINT_TRIGGERED</b>&#160;&#160;&#160;0x0080</td></tr>
<tr class="separator:acec509c1436a6c992cc10fee9b337aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff743182d3cc16bed60c67b0313cfeec"><td class="memItemLeft" align="right" valign="top"><a id="aff743182d3cc16bed60c67b0313cfeec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FIFO_FULL</b>&#160;&#160;&#160;0x0100</td></tr>
<tr class="separator:aff743182d3cc16bed60c67b0313cfeec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2bca4e6ea2d70264928d5d5ff4f8dab"><td class="memItemLeft" align="right" valign="top"><a id="ae2bca4e6ea2d70264928d5d5ff4f8dab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FIFO_EMPTY</b>&#160;&#160;&#160;0x0200</td></tr>
<tr class="separator:ae2bca4e6ea2d70264928d5d5ff4f8dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>VDP hardware definitions for both C and asm sources </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a29ad5cc7a05f9d3e0c652400cd7e6baa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29ad5cc7a05f9d3e0c652400cd7e6baa">&#9670;&nbsp;</a></span>VDP_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_CTRL&#160;&#160;&#160;0xC00004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VDP control port 16 bit wide - a 32 bit write is equivalent to two consecutive 16 bit writes </p>

</div>
</div>
<a id="ac181bce7ee3467d1ca5ba008f7ecf729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac181bce7ee3467d1ca5ba008f7ecf729">&#9670;&nbsp;</a></span>VDP_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_DATA&#160;&#160;&#160;0xC00000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VDP data port 16 bit wide - a 32 bit write is equivalent to two consecutive 16 bit writes </p>

</div>
</div>
<a id="a863079235c9d577c2307ac9fb4d00b40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a863079235c9d577c2307ac9fb4d00b40">&#9670;&nbsp;</a></span>VDP_DEBUG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_DEBUG&#160;&#160;&#160;0xC0001C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VDP debug port </p>

</div>
</div>
<a id="a7dfa21c271223f0bc754792531ed8891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dfa21c271223f0bc754792531ed8891">&#9670;&nbsp;</a></span>VDP_HVCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_HVCOUNT&#160;&#160;&#160;0xC00008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HV Counter </p>

</div>
</div>
<a id="abfef82e6fd9a5cec44377fb2bced5ecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfef82e6fd9a5cec44377fb2bced5ecd">&#9670;&nbsp;</a></span>VDP_REG00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_REG00&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode Register 1. </p>
<p>| 7| 6| 5| 4| 3| 2| 1| 0| |&mdash;+&mdash;+&mdash;+--&mdash;+&mdash;+-&mdash;+-&mdash;+-&mdash;| | 0 | 0 | L | IE1 | 0 | CM | M3 | DE |</p>
<p>L: 1 = leftmost 8 pixels are blanked to background color IE1: 1 = enable horizontal interrupts CM: 1 = normal 9-bit color mode (512 colour) 0 = low 3-bit color mode (8 colors) M3: 1 = freeze H/V counter on level 2 interrupt 0 = enable H/V counter DE: 1 = disable display </p>

</div>
</div>
<a id="af86fb7a6de938bf168e58c4411b92bd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af86fb7a6de938bf168e58c4411b92bd6">&#9670;&nbsp;</a></span>VDP_REG01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_REG01&#160;&#160;&#160;0x8100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode Register 2. </p>
<p>| 7| 6| 5| 4| 3| 2| 1| 0| |-&mdash;+-&mdash;+--&mdash;+-&mdash;+-&mdash;+-&mdash;+&mdash;+&mdash;| | VR | DE | IE0 | M1 | M2 | M5 | 0 | 0 |</p>
<p>VR: 1 = use 128kB of VRAM; not compatible with standard consoles with 64kB VRAM DE: 1 = enable display 0 = fill display with background colour IE0: 1 = enable vertical interrupts M1: 1 = enable DMA operations 0 = ignore DMA operations M2: 1 = 240 pixel (30 cell) PAL mode 0 = 224 pixel (28 cell) NTSC mode M5: 1 = Mega Drive (mode 5) display 0 = Master System (mode 4) display </p>

</div>
</div>
<a id="a6dd9a4a4c3ed355e1bdf41d50c1d326e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dd9a4a4c3ed355e1bdf41d50c1d326e">&#9670;&nbsp;</a></span>VDP_REG02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_REG02&#160;&#160;&#160;0x8200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Plane A Name Table VRAM Address. </p>
<p>| 7| 6| 5| 4| 3| 2| 1| 0| |&mdash;+--&mdash;+--&mdash;+--&mdash;+--&mdash;+&mdash;+&mdash;+&mdash;| | 0 | PA6 | PA5 | PA4 | PA3 | 0 | 0 | 0 |</p>
<p>PA5-PA3: Bits 15-13 of Plane A nametable address in VRAM; effectively the address (which must be a multiple of 0x2000) divided by 0x400 PA6: Used for 128k VRAM only </p>

</div>
</div>
<a id="a9f0713f2636e1b7deb845df99a99d772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f0713f2636e1b7deb845df99a99d772">&#9670;&nbsp;</a></span>VDP_REG03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_REG03&#160;&#160;&#160;0x8300</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Name Table VRAM Address. </p>
<p>| 7| 6| 5| 4| 3| 2| 1| 0| |&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;+&mdash;| | 0 | W6 | W5 | W4 | W3 | W2 | W1 | 0 |</p>
<p>W5-W1: Bits 15-11 of window nametable address in VRAM; effectively the address (which must be a multiple of 0x800) divided by 0x400 W1: Ignored in 40 cell mode, limiting the address to a multiple of 0x1000 W6: Used for 128k VRAM only </p>

</div>
</div>
<a id="a56a0171fa9738cba7c8aea5c0b837f04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56a0171fa9738cba7c8aea5c0b837f04">&#9670;&nbsp;</a></span>VDP_REG04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_REG04&#160;&#160;&#160;0x8400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Plane B Name Table VRAM Address. </p>
<p>| 7| 6| 5| 4| 3| 2| 1| 0| |&mdash;+&mdash;+&mdash;+&mdash;+--&mdash;+--&mdash;+--&mdash;+--&mdash;| | 0 | 0 | 0 | 0 | PB3 | PB2 | PB1 | PB0 |</p>
<p>PB2-PB0: Bits 15-13 of Plane B nametable address in VRAM; effectively the address (which must be a multiple of $2000) divided by $2000 PB3: Used for 128k VRAM only </p>

</div>
</div>
<a id="a2ca5b122673fe16ec3a6549efef3f63f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ca5b122673fe16ec3a6549efef3f63f">&#9670;&nbsp;</a></span>VDP_REG05</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_REG05&#160;&#160;&#160;0x8500</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sprite Table VRAM Address. </p>
<p>| 7| 6| 5| 4| 3| 2| 1| 0| |--&mdash;+--&mdash;+--&mdash;+--&mdash;+--&mdash;+--&mdash;+--&mdash;+--&mdash;| | ST7 | ST6 | ST5 | ST4 | ST3 | ST2 | ST1 | ST0 |</p>
<p>ST6-ST0: Bits 15-9 of sprite table address in VRAM; effectively the address (which must be a multiple of $200) divided by $200 ST0: Ignored in 40 cell mode, limiting the address to a multiple of $400 ST7: Used for 128k VRAM only </p>

</div>
</div>
<a id="a7786e0a230b7810021c64abcb43eb0c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7786e0a230b7810021c64abcb43eb0c6">&#9670;&nbsp;</a></span>VDP_REG06</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_REG06&#160;&#160;&#160;0x8600</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sprite Table VRAM Address (128k VRAM) </p>
<p>| 7| 6| 5| 4| 3| 2| 1| 0| |&mdash;+&mdash;+--&mdash;+&mdash;+&mdash;+&mdash;+&mdash;+&mdash;| | 0 | 0 | SP5 | 0 | 0 | 0 | 0 | 0 |</p>
<p>SP5: Bit 16 of sprite table address, for 128k VRAM only </p>

</div>
</div>
<a id="a3155beb0601ec7faedc8734d69e50e69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3155beb0601ec7faedc8734d69e50e69">&#9670;&nbsp;</a></span>VDP_REG07</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_REG07&#160;&#160;&#160;0x8700</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background Color. </p>
<p>| 7| 6| 5| 4| 3| 2| 1| 0| |&mdash;+&mdash;+--&mdash;+--&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;| | 0 | 0 | PL1 | PL0 | C3 | C2 | C1 | C0 |</p>
<p>PL1-PL0: Palette line C3-C0: Color </p>

</div>
</div>
<a id="ada01ec8910be8dec293b9af92a6d3877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada01ec8910be8dec293b9af92a6d3877">&#9670;&nbsp;</a></span>VDP_REG08</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_REG08&#160;&#160;&#160;0x8800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unused. </p>
<p>Master System horizontal scroll register </p>

</div>
</div>
<a id="afdbbf81e2047b8ed52712b1fb6c76eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdbbf81e2047b8ed52712b1fb6c76eca">&#9670;&nbsp;</a></span>VDP_REG09</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_REG09&#160;&#160;&#160;0x8900</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unused. </p>
<p>Master System vertical scroll register </p>

</div>
</div>
<a id="afb8e015d25d5ec9de01388b12be41041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb8e015d25d5ec9de01388b12be41041">&#9670;&nbsp;</a></span>VDP_REG0A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_REG0A&#160;&#160;&#160;0x8A00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Horizontal Interrupt Counter. </p>
<p>| 7| 6| 5| 4| 3| 2| 1| 0| |-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;| | H7 | H6 | H5 | H4 | H3 | H2 | H1 | H0 |</p>
<p>H7-H0: Number of scanlines between horizontal interrupts </p>

</div>
</div>
<a id="a7670598f743ba9d41fb32973c73d5026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7670598f743ba9d41fb32973c73d5026">&#9670;&nbsp;</a></span>VDP_REG0B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_REG0B&#160;&#160;&#160;0x8B00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode Register 3. </p>
<p>| 7| 6| 5| 4| 3| 2| 1| 0| |&mdash;+&mdash;+&mdash;+&mdash;+--&mdash;+-&mdash;+--&mdash;+--&mdash;| | 0 | 0 | 0 | 0 | IE2 | VS | HS1 | HS2 |</p>
<p>IE2: 1 = enable external interrupts VS: Vertical scrolling mode 1 = 16 pixel columns (1 word per column in VSRAM) 0 = full screen (1 longword only in VSRAM). HS1-HS2: Horizontal scrolling mode 00 = full screen 01 = invalid 10 = 8 pixel rows 11 = single pixel rows. </p>

</div>
</div>
<a id="a518d0cf4cee3150e89750539a1c78f53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a518d0cf4cee3150e89750539a1c78f53">&#9670;&nbsp;</a></span>VDP_REG0C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_REG0C&#160;&#160;&#160;0x8C00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode Register 4. </p>
<p>| 7| 6| 5| 4| 3| 2| 1| 0| |--&mdash;+--&mdash;+--&mdash;+-&mdash;+-&mdash;+--&mdash;+--&mdash;+--&mdash;| | RS1 | VSY | HSY | EP | SH | LS1 | LS0 | RS0 |</p>
<p>RS1/RS0: 1 = 40 cell mode (320 pixel width) 0 = 32 cell mode (256 pixel width) Both bits must be the same VSY: Replace vertical sync signal with pixel bus clock HSY: EP: 1 = enable external pixel bus SH: 1 = enable shadow/highlight mode LS1-LS0: Interlace mode 00 = no interlace 01 = interlace normal resolution 10 = no interlace 11 = interlace double resolution. </p>

</div>
</div>
<a id="a28f78e963be978b5ea30bba7bb9df9c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28f78e963be978b5ea30bba7bb9df9c8">&#9670;&nbsp;</a></span>VDP_REG0D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_REG0D&#160;&#160;&#160;0x8D00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Horizontal Scroll Data VRAM Address. </p>
<p>| 7| 6| 5| 4| 3| 2| 1| 0| |&mdash;+--&mdash;+--&mdash;+--&mdash;+--&mdash;+--&mdash;+--&mdash;+--&mdash;| | 0 | HS6 | HS5 | HS4 | HS3 | HS2 | HS1 | HS0 |</p>
<p>HS5-HS0: Bits 15-10 of horizontal scroll data address in VRAM; effectively the address (which must be a multiple of $400) divided by $400 HS6: Used for 128k VRAM only </p>

</div>
</div>
<a id="a3c5071e957b4f4c83da4b023cfc143d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c5071e957b4f4c83da4b023cfc143d4">&#9670;&nbsp;</a></span>VDP_REG0E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_REG0E&#160;&#160;&#160;0x8E00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Plane A/B Name Table VRAM Address (128k VRAM) </p>
<p>| 7| 6| 5| 4| 3| 2| 1| 0| |&mdash;+&mdash;+&mdash;+--&mdash;+&mdash;+&mdash;+&mdash;+--&mdash;| | 0 | 0 | 0 | PB4 | 0 | 0 | 0 | PA0 |</p>
<p>PB4: Bit 16 of Plane B nametable address in 128k VRAM PA0: Bit 16 of Plane A nametable address in 128k VRAM </p>

</div>
</div>
<a id="aecd3e081be2622c2ea7fbfc21871744e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecd3e081be2622c2ea7fbfc21871744e">&#9670;&nbsp;</a></span>VDP_REG0F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_REG0F&#160;&#160;&#160;0x8F00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-Increment Value. </p>
<p>| 7| 6| 5| 4| 3| 2| 1| 0| |---&mdash;+---&mdash;+---&mdash;+---&mdash;+---&mdash;+---&mdash;+---&mdash;+---&mdash;| | INC7 | INC6 | INC5 | INC4 | INC3 | INC2 | INC1 | INC0 |</p>
<p>INC7-INC0: Value to be added to the VDP address register after each read/write to the data port; 2 is most common value </p>

</div>
</div>
<a id="a27e63faf18d7fdac8298558111540b4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27e63faf18d7fdac8298558111540b4c">&#9670;&nbsp;</a></span>VDP_REG10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_REG10&#160;&#160;&#160;0x9000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Plane Dimensions. </p>
<p>| 7| 6| 5| 4| 3| 2| 1| 0| |&mdash;+&mdash;+-&mdash;+-&mdash;+&mdash;+&mdash;+-&mdash;+-&mdash;| | 0 | 0 | H1 | H0 | 0 | 0 | W1 | W0 |</p>
<p>H1-H0: Height setting for planes A &amp; B 00 = 32 cells (256 pixels) 01 = 64 cells (512 pixels) 10 = invalid 11 = 128 cells (1024 pixels) W1-W0: Width setting for planes A &amp; B) (Same settings as height) Height/width settings of 64x128 or 128x128 cells are invalid due to a maximum plane size of $2000 bytes </p>

</div>
</div>
<a id="abe03168546c9de9cd73c75f7049c1593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe03168546c9de9cd73c75f7049c1593">&#9670;&nbsp;</a></span>VDP_REG11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_REG11&#160;&#160;&#160;0x9100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Plane Horizontal Posizion. </p>
<p>| 7| 6| 5| 4| 3| 2| 1| 0| |&mdash;+&mdash;+&mdash;+--&mdash;+--&mdash;+--&mdash;+--&mdash;+--&mdash;| | R | 0 | 0 | HP4 | HP3 | HP2 | HP1 | HP0 |</p>
<p>R: Edge selection 1 = draw window from HP to right edge of screen 0 = draw window from HP to left edge of screen. HP4-HP0: Horizontal position on screen to start drawing the window plane (in units of 8 pixels) </p>

</div>
</div>
<a id="a5304b6afb013b644af22eb731250d17e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5304b6afb013b644af22eb731250d17e">&#9670;&nbsp;</a></span>VDP_REG12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_REG12&#160;&#160;&#160;0x9200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Plane Verticalzion. </p>
<p>| 7| 6| 5| 4| 3| 2| 1| 0| |&mdash;+&mdash;+&mdash;+--&mdash;+--&mdash;+--&mdash;+--&mdash;+--&mdash;| | D | 0 | 0 | VP4 | VP3 | VP2 | VP1 | VP0 |</p>
<p>D: Edge selection 1 = draw window from VP to bottom edge of screen 0 = draw window from VP to top edge of screen. VP4-VP0: Vertical position on screen to start drawing the window plane (in units of 8 pixels) </p>

</div>
</div>
<a id="a278a10ca4b0fbfa6e7b264f628882afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a278a10ca4b0fbfa6e7b264f628882afb">&#9670;&nbsp;</a></span>VDP_REG13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_REG13&#160;&#160;&#160;0x9300</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Length (Low Byte) </p>
<p>| 7| 6| 5| 4| 3| 2| 1| 0| |-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;| | L7 | L6 | L5 | L4 | L3 | L2 | L1 | L0 |</p>
<p>L7-L0: Low byte of DMA length in bytes, divided by 2 </p>

</div>
</div>
<a id="a2a56966a24b9cb543567206152adde9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a56966a24b9cb543567206152adde9d">&#9670;&nbsp;</a></span>VDP_REG14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_REG14&#160;&#160;&#160;0x9400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Length (High Byte) </p>
<p>| 7| 6| 5| 4| 3| 2| 1| 0| |-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;| | H7 | H6 | H5 | H4 | H3 | H2 | H1 | H0 |</p>
<p>H7-H0: High byte of DMA length in bytes, divided by 2 </p>

</div>
</div>
<a id="a9d9e73c0c94179cfe2e61b7283b230ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d9e73c0c94179cfe2e61b7283b230ce">&#9670;&nbsp;</a></span>VDP_REG15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_REG15&#160;&#160;&#160;0x9500</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Source (Low Byte) </p>
<p>| 7| 6| 5| 4| 3| 2| 1| 0| |-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;| | L7 | L6 | L5 | L4 | L3 | L2 | L1 | L0 |</p>
<p>L7-L0: Low byte of DMA source address, divided by 2 </p>

</div>
</div>
<a id="a8ef9937be6da75b03db4ecebab75628b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ef9937be6da75b03db4ecebab75628b">&#9670;&nbsp;</a></span>VDP_REG16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_REG16&#160;&#160;&#160;0x9600</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Source (Mid Byte) </p>
<p>| 7| 6| 5| 4| 3| 2| 1| 0| |-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;| | M7 | M6 | M5 | M4 | M3 | M2 | M1 | M0 |</p>
<p>M7-M0: Middle byte of DMA source address, divided by 2 </p>

</div>
</div>
<a id="ae84a2d0134605bdfa1ff78661330c632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae84a2d0134605bdfa1ff78661330c632">&#9670;&nbsp;</a></span>VDP_REG17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP_REG17&#160;&#160;&#160;0x9700</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Source (High Byte) </p>
<p>| 7| 6| 5| 4| 3| 2| 1| 0| |-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;+-&mdash;| | T1 | T0 | H5 | H4 | H3 | H2 | H1 | H0 |</p>
<p>H5-H0: High byte of DMA source address, divided by 2 T1/T0: DMA type 0x = 68k to VRAM copy (T0 is used as the highest bit in source address) 10 = VRAM fill (source can be left blank) 11 = VRAM to VRAM copy </p>

</div>
</div>
<a id="a3413b5e6ba0bc8237f032f9a68c6c0ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3413b5e6ba0bc8237f032f9a68c6c0ee">&#9670;&nbsp;</a></span>VREG_DMA_SRC_HI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VREG_DMA_SRC_HI&#160;&#160;&#160;<a class="el" href="vdp__def_8h.html#ae84a2d0134605bdfa1ff78661330c632">VDP_REG17</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA source address high byte (22/23 bit)</p>
<p>If doing 68k -&gt; VRAM transfer, bit 6 is used as the top bit of the source address (23 bit source address) If doing VRAM -&gt; VRAM copy, both bits 6 and 7 must be set (22 bit source address) </p>

</div>
</div>
<a id="a05514a6e64e5678e71d17e5e1c76a988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05514a6e64e5678e71d17e5e1c76a988">&#9670;&nbsp;</a></span>VREG_DMA_SRC_LO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VREG_DMA_SRC_LO&#160;&#160;&#160;<a class="el" href="vdp__def_8h.html#a9d9e73c0c94179cfe2e61b7283b230ce">VDP_REG15</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA source address low byte (22/23 bit) </p>

</div>
</div>
<a id="a1c89577da7d543ce0c3de72b80812375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c89577da7d543ce0c3de72b80812375">&#9670;&nbsp;</a></span>VREG_DMA_SRC_MD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VREG_DMA_SRC_MD&#160;&#160;&#160;<a class="el" href="vdp__def_8h.html#a8ef9937be6da75b03db4ecebab75628b">VDP_REG16</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA source address mid byte (22/23 bit) </p>

</div>
</div>
<a id="ac25376c2ecd2de2be462e4728123bd8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac25376c2ecd2de2be462e4728123bd8d">&#9670;&nbsp;</a></span>VREG_DMA_SZ_HI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VREG_DMA_SZ_HI&#160;&#160;&#160;<a class="el" href="vdp__def_8h.html#a2a56966a24b9cb543567206152adde9d">VDP_REG14</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA length high byte (16 bit) </p>

</div>
</div>
<a id="a76c9d608e062119a1e7936dc1e98fd56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76c9d608e062119a1e7936dc1e98fd56">&#9670;&nbsp;</a></span>VREG_DMA_SZ_LO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VREG_DMA_SZ_LO&#160;&#160;&#160;<a class="el" href="vdp__def_8h.html#a278a10ca4b0fbfa6e7b264f628882afb">VDP_REG13</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA length low byte (16 bit) </p>

</div>
</div>
<a id="a13e209c272323ac6a4182a3c99f3d510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e209c272323ac6a4182a3c99f3d510">&#9670;&nbsp;</a></span>VREG_PLANE_SZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VREG_PLANE_SZ&#160;&#160;&#160;<a class="el" href="vdp__def_8h.html#a27e63faf18d7fdac8298558111540b4c">VDP_REG10</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Width/height of graphics planes </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
