{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525749830859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525749830865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 08 00:23:50 2018 " "Processing started: Tue May 08 00:23:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525749830865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525749830865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiplexadores -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multiplexadores -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525749830865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525749831940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525749831940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_2_TB " "Found entity 1: mux1_2_TB" {  } { { "mux1_2_TB.v" "" { Text "C:/Users/Cleibe/Documents/pdfs curso Ciencia da Computacao/OAC/laboratorios/laboratorio1/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_2_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525749853055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525749853055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "C:/Users/Cleibe/Documents/pdfs curso Ciencia da Computacao/OAC/laboratorios/laboratorio1/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/TopDE.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525749853065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525749853065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_2 " "Found entity 1: mux1_2" {  } { { "mux1_2.v" "" { Text "C:/Users/Cleibe/Documents/pdfs curso Ciencia da Computacao/OAC/laboratorios/laboratorio1/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525749853075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525749853075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_2a.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_2a.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_2a " "Found entity 1: mux1_2a" {  } { { "mux1_2a.v" "" { Text "C:/Users/Cleibe/Documents/pdfs curso Ciencia da Computacao/OAC/laboratorios/laboratorio1/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_2a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525749853086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525749853086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_4 " "Found entity 1: mux1_4" {  } { { "mux1_4.v" "" { Text "C:/Users/Cleibe/Documents/pdfs curso Ciencia da Computacao/OAC/laboratorios/laboratorio1/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525749853096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525749853096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_8 " "Found entity 1: mux1_8" {  } { { "mux1_8.v" "" { Text "C:/Users/Cleibe/Documents/pdfs curso Ciencia da Computacao/OAC/laboratorios/laboratorio1/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525749853107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525749853107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux12_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux12_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux12_2 " "Found entity 1: mux12_2" {  } { { "mux12_2.v" "" { Text "C:/Users/Cleibe/Documents/pdfs curso Ciencia da Computacao/OAC/laboratorios/laboratorio1/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux12_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525749853117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525749853117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_2 " "Found entity 1: mux32_2" {  } { { "mux32_2.v" "" { Text "C:/Users/Cleibe/Documents/pdfs curso Ciencia da Computacao/OAC/laboratorios/laboratorio1/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux32_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525749853126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525749853126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_8 " "Found entity 1: mux32_8" {  } { { "mux32_8.v" "" { Text "C:/Users/Cleibe/Documents/pdfs curso Ciencia da Computacao/OAC/laboratorios/laboratorio1/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux32_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525749853140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525749853140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_32 " "Found entity 1: mux32_32" {  } { { "mux32_32.v" "" { Text "C:/Users/Cleibe/Documents/pdfs curso Ciencia da Computacao/OAC/laboratorios/laboratorio1/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux32_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525749853153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525749853153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_32a.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32_32a.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_32a " "Found entity 1: mux32_32a" {  } { { "mux32_32a.v" "" { Text "C:/Users/Cleibe/Documents/pdfs curso Ciencia da Computacao/OAC/laboratorios/laboratorio1/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux32_32a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525749853166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525749853166 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/Users/Cleibe/Documents/pdfs curso Ciencia da Computacao/OAC/laboratorios/laboratorio1/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1525749853180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/Cleibe/Documents/pdfs curso Ciencia da Computacao/OAC/laboratorios/laboratorio1/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525749853181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525749853181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_2_v2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_2_v2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_2_v2_TB " "Found entity 1: mux1_2_v2_TB" {  } { { "mux1_2_v2_TB.v" "" { Text "C:/Users/Cleibe/Documents/pdfs curso Ciencia da Computacao/OAC/laboratorios/laboratorio1/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_2_v2_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525749853196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525749853196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux1_2_v2_TB " "Elaborating entity \"mux1_2_v2_TB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525749853273 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Input = 0, Select = 0, Saida = 0 mux1_2_v2_TB.v(18) " "Verilog HDL Display System Task info at mux1_2_v2_TB.v(18): Input = 0, Select = 0, Saida = 0" {  } { { "mux1_2_v2_TB.v" "" { Text "C:/Users/Cleibe/Documents/pdfs curso Ciencia da Computacao/OAC/laboratorios/laboratorio1/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_2_v2_TB.v" 18 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525749853286 "|mux1_2_v2_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Input = 1, Select = 0, Saida = 1 mux1_2_v2_TB.v(23) " "Verilog HDL Display System Task info at mux1_2_v2_TB.v(23): Input = 1, Select = 0, Saida = 1" {  } { { "mux1_2_v2_TB.v" "" { Text "C:/Users/Cleibe/Documents/pdfs curso Ciencia da Computacao/OAC/laboratorios/laboratorio1/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_2_v2_TB.v" 23 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525749853286 "|mux1_2_v2_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Input = 2, Select = 0, Saida = 0 mux1_2_v2_TB.v(28) " "Verilog HDL Display System Task info at mux1_2_v2_TB.v(28): Input = 2, Select = 0, Saida = 0" {  } { { "mux1_2_v2_TB.v" "" { Text "C:/Users/Cleibe/Documents/pdfs curso Ciencia da Computacao/OAC/laboratorios/laboratorio1/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_2_v2_TB.v" 28 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525749853286 "|mux1_2_v2_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Input = 3, Select = 0, Saida = 1 mux1_2_v2_TB.v(33) " "Verilog HDL Display System Task info at mux1_2_v2_TB.v(33): Input = 3, Select = 0, Saida = 1" {  } { { "mux1_2_v2_TB.v" "" { Text "C:/Users/Cleibe/Documents/pdfs curso Ciencia da Computacao/OAC/laboratorios/laboratorio1/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_2_v2_TB.v" 33 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525749853286 "|mux1_2_v2_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Input = 0, Select = 1, Saida = 0 mux1_2_v2_TB.v(40) " "Verilog HDL Display System Task info at mux1_2_v2_TB.v(40): Input = 0, Select = 1, Saida = 0" {  } { { "mux1_2_v2_TB.v" "" { Text "C:/Users/Cleibe/Documents/pdfs curso Ciencia da Computacao/OAC/laboratorios/laboratorio1/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_2_v2_TB.v" 40 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525749853286 "|mux1_2_v2_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Input = 1, Select = 1, Saida = 0 mux1_2_v2_TB.v(45) " "Verilog HDL Display System Task info at mux1_2_v2_TB.v(45): Input = 1, Select = 1, Saida = 0" {  } { { "mux1_2_v2_TB.v" "" { Text "C:/Users/Cleibe/Documents/pdfs curso Ciencia da Computacao/OAC/laboratorios/laboratorio1/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_2_v2_TB.v" 45 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525749853286 "|mux1_2_v2_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Input = 2, Select = 1, Saida = 1 mux1_2_v2_TB.v(50) " "Verilog HDL Display System Task info at mux1_2_v2_TB.v(50): Input = 2, Select = 1, Saida = 1" {  } { { "mux1_2_v2_TB.v" "" { Text "C:/Users/Cleibe/Documents/pdfs curso Ciencia da Computacao/OAC/laboratorios/laboratorio1/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_2_v2_TB.v" 50 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525749853286 "|mux1_2_v2_TB"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Input = 3, Select = 1, Saida = 1 mux1_2_v2_TB.v(55) " "Verilog HDL Display System Task info at mux1_2_v2_TB.v(55): Input = 3, Select = 1, Saida = 1" {  } { { "mux1_2_v2_TB.v" "" { Text "C:/Users/Cleibe/Documents/pdfs curso Ciencia da Computacao/OAC/laboratorios/laboratorio1/TrabalhosOAC/Laboratorio_2/Lab2/Files/Multiplexadores/mux1_2_v2_TB.v" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525749853287 "|mux1_2_v2_TB"}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1525749853311 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "622 " "Peak virtual memory: 622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525749853436 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 08 00:24:13 2018 " "Processing ended: Tue May 08 00:24:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525749853436 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525749853436 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525749853436 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525749853436 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "TOP_LEVEL_ENTITY mux1_2_v2_TB TopDE " "Assignment TOP_LEVEL_ENTITY changed value from mux1_2_v2_TB to TopDE." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1525750038525 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Analysis & Synthesis" 0 -1 1525750038525 ""}
