#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f2b771ec70 .scope module, "spi_in_tb" "spi_in_tb" 2 4;
 .timescale -9 -11;
v000001f2b778bc00_0 .var "bit_count", 7 0;
v000001f2b778bb60_0 .var "clk", 0 0;
v000001f2b778d890_0 .var "count", 9 0;
v000001f2b778df70_0 .net "d_out", 7 0, v000001f2b778bac0_0;  1 drivers
v000001f2b778c350 .array "data_in", 0 320, 7 0;
v000001f2b778dd90_0 .var/i "i", 31 0;
v000001f2b778c670_0 .var "reset", 0 0;
v000001f2b778c5d0_0 .var "sdi", 0 0;
v000001f2b778dcf0_0 .net "send", 0 0, L_000001f2b77168a0;  1 drivers
v000001f2b778ded0_0 .net "settings", 15 0, v000001f2b778b160_0;  1 drivers
v000001f2b778c0d0_0 .net "waddr", 8 0, v000001f2b778b700_0;  1 drivers
v000001f2b778d070_0 .net "write_en", 0 0, L_000001f2b7716830;  1 drivers
v000001f2b778c850_0 .var/i "write_file", 31 0;
E_000001f2b7720f20/0 .event negedge, v000001f2b778bfc0_0;
E_000001f2b7720f20/1 .event posedge, v000001f2b778b980_0;
E_000001f2b7720f20 .event/or E_000001f2b7720f20/0, E_000001f2b7720f20/1;
S_000001f2b771ee00 .scope module, "spi_in_inst" "spi_in" 2 68, 3 1 0, S_000001f2b771ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "sdi";
    .port_info 2 /INPUT 1 "n_cs_in";
    .port_info 3 /OUTPUT 8 "d_out";
    .port_info 4 /OUTPUT 1 "write_en";
    .port_info 5 /OUTPUT 9 "waddr";
    .port_info 6 /OUTPUT 1 "send";
    .port_info 7 /OUTPUT 16 "settings";
P_000001f2b771d890 .param/l "addr_width" 0 3 4, +C4<00000000000000000000000000001001>;
P_000001f2b771d8c8 .param/l "data_width" 0 3 5, +C4<00000000000000000000000000001000>;
P_000001f2b771d900 .param/l "n_LEDS" 0 3 3, +C4<00000000000000000000000101000000>;
L_000001f2b7716830 .functor BUFZ 1, v000001f2b778b480_0, C4<0>, C4<0>, C4<0>;
L_000001f2b7716d00 .functor AND 1, L_000001f2b778c8f0, L_000001f2b778ce90, C4<1>, C4<1>;
L_000001f2b7717160 .functor AND 1, L_000001f2b778d110, L_000001f2b778c210, C4<1>, C4<1>;
L_000001f2b77168a0 .functor OR 1, L_000001f2b7716d00, L_000001f2b7717160, C4<0>, C4<0>;
L_000001f2b778e128 .functor BUFT 1, C4<00000000000000000000000101001000>, C4<0>, C4<0>, C4<0>;
v000001f2b772a620_0 .net/2u *"_ivl_10", 31 0, L_000001f2b778e128;  1 drivers
v000001f2b77241a0_0 .net *"_ivl_12", 0 0, L_000001f2b778ce90;  1 drivers
v000001f2b7724240_0 .net *"_ivl_15", 0 0, L_000001f2b7716d00;  1 drivers
L_000001f2b778e170 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v000001f2b778bca0_0 .net/2u *"_ivl_16", 7 0, L_000001f2b778e170;  1 drivers
v000001f2b778b520_0 .net *"_ivl_18", 0 0, L_000001f2b778d110;  1 drivers
L_000001f2b778e098 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001f2b778b8e0_0 .net/2u *"_ivl_2", 7 0, L_000001f2b778e098;  1 drivers
v000001f2b778b200_0 .net *"_ivl_20", 31 0, L_000001f2b778c170;  1 drivers
L_000001f2b778e1b8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f2b778ba20_0 .net *"_ivl_23", 22 0, L_000001f2b778e1b8;  1 drivers
L_000001f2b778e200 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001f2b778b660_0 .net/2u *"_ivl_24", 31 0, L_000001f2b778e200;  1 drivers
v000001f2b778b2a0_0 .net *"_ivl_26", 0 0, L_000001f2b778c210;  1 drivers
v000001f2b778b7a0_0 .net *"_ivl_29", 0 0, L_000001f2b7717160;  1 drivers
v000001f2b778b3e0_0 .net *"_ivl_4", 0 0, L_000001f2b778c8f0;  1 drivers
v000001f2b778b5c0_0 .net *"_ivl_6", 31 0, L_000001f2b778c2b0;  1 drivers
L_000001f2b778e0e0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f2b778b0c0_0 .net *"_ivl_9", 22 0, L_000001f2b778e0e0;  1 drivers
v000001f2b778bfc0_0 .net "clk_in", 0 0, v000001f2b778bb60_0;  1 drivers
v000001f2b778bac0_0 .var "d_out", 7 0;
v000001f2b778b840_0 .var "data", 7 0;
v000001f2b778b340_0 .var "data_cnt", 8 0;
v000001f2b778bd40_0 .var "instruction", 7 0;
v000001f2b778b980_0 .net "n_cs_in", 0 0, v000001f2b778c670_0;  1 drivers
v000001f2b778bde0_0 .net "sdi", 0 0, v000001f2b778c5d0_0;  1 drivers
v000001f2b778bf20_0 .net "send", 0 0, L_000001f2b77168a0;  alias, 1 drivers
v000001f2b778b160_0 .var "settings", 15 0;
v000001f2b778b700_0 .var "waddr", 8 0;
v000001f2b778be80_0 .net "write_en", 0 0, L_000001f2b7716830;  alias, 1 drivers
v000001f2b778b480_0 .var "write_flag", 0 0;
E_000001f2b77212a0 .event posedge, v000001f2b778bfc0_0;
L_000001f2b778c8f0 .cmp/eq 8, v000001f2b778bd40_0, L_000001f2b778e098;
L_000001f2b778c2b0 .concat [ 9 23 0 0], v000001f2b778b340_0, L_000001f2b778e0e0;
L_000001f2b778ce90 .cmp/eq 32, L_000001f2b778c2b0, L_000001f2b778e128;
L_000001f2b778d110 .cmp/eq 8, v000001f2b778bd40_0, L_000001f2b778e170;
L_000001f2b778c170 .concat [ 9 23 0 0], v000001f2b778b340_0, L_000001f2b778e1b8;
L_000001f2b778c210 .cmp/eq 32, L_000001f2b778c170, L_000001f2b778e200;
    .scope S_000001f2b771ee00;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f2b778b160_0, 0, 16;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f2b778b340_0, 0, 9;
    %end;
    .thread T_0;
    .scope S_000001f2b771ee00;
T_1 ;
    %wait E_000001f2b77212a0;
    %load/vec4 v000001f2b778bfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001f2b778b980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001f2b778b700_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f2b778bac0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001f2b778b340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2b778b480_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001f2b778b340_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v000001f2b778b840_0;
    %assign/vec4 v000001f2b778bd40_0, 0;
T_1.4 ;
    %load/vec4 v000001f2b778bd40_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001f2b778b340_0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v000001f2b778b840_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f2b778b160_0, 4, 5;
T_1.6 ;
    %load/vec4 v000001f2b778bd40_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001f2b778b340_0;
    %pad/u 32;
    %pushi/vec4 24, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v000001f2b778b840_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f2b778b160_0, 4, 5;
T_1.8 ;
    %load/vec4 v000001f2b778bd40_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001f2b778bd40_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001f2b778b340_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v000001f2b778b340_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v000001f2b778b700_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001f2b778b700_0, 0;
    %load/vec4 v000001f2b778b840_0;
    %assign/vec4 v000001f2b778bac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f2b778b480_0, 0;
T_1.10 ;
    %load/vec4 v000001f2b778b480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2b778b480_0, 0;
T_1.12 ;
    %load/vec4 v000001f2b778b840_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001f2b778bde0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f2b778b840_0, 0;
    %load/vec4 v000001f2b778b340_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001f2b778b340_0, 0;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f2b771ec70;
T_2 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001f2b778d890_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f2b778bc00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2b778c670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2b778bb60_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001f2b771ec70;
T_3 ;
    %delay 1700, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2b778c670_0, 0, 1;
    %delay 400000, 0;
    %vpi_call 2 18 "$stop" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001f2b771ec70;
T_4 ;
    %vpi_call 2 24 "$readmemb", "input_files/input_data.b", v000001f2b778c350 {0 0 0};
    %vpi_func 2 25 "$fopen" 32, "output_files/output_data.txt" {0 0 0};
    %store/vec4 v000001f2b778c850_0, 0, 32;
    %vpi_call 2 26 "$fdisplay", v000001f2b778c850_0, "rst, clk, sdi, data_out, waddr, write_en, send, settings" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f2b778dd90_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001f2b778dd90_0;
    %cmpi/s 3999, 0, 32;
    %jmp/0xz T_4.1, 5;
    %delay 100, 0;
    %vpi_call 2 30 "$fdisplay", v000001f2b778c850_0, "%b, %b, %b, %d, %d, %b, %b, %h", v000001f2b778c670_0, v000001f2b778bb60_0, v000001f2b778c5d0_0, v000001f2b778df70_0, v000001f2b778c0d0_0, v000001f2b778d070_0, v000001f2b778dcf0_0, v000001f2b778ded0_0 {0 0 0};
    %vpi_call 2 31 "$display", "%b, %b, %b, %d, %d, %b, %b, %h", v000001f2b778c670_0, v000001f2b778bb60_0, v000001f2b778c5d0_0, v000001f2b778df70_0, v000001f2b778c0d0_0, v000001f2b778d070_0, v000001f2b778dcf0_0, v000001f2b778ded0_0 {0 0 0};
    %load/vec4 v000001f2b778dd90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f2b778dd90_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 33 "$fclose", v000001f2b778c850_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001f2b771ec70;
T_5 ;
    %delay 500, 0;
    %load/vec4 v000001f2b778bb60_0;
    %nor/r;
    %store/vec4 v000001f2b778bb60_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f2b771ec70;
T_6 ;
    %wait E_000001f2b7720f20;
    %load/vec4 v000001f2b778c670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001f2b778d890_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f2b778bc00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f2b778bc00_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v000001f2b778d890_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001f2b778d890_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f2b778bc00_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %ix/getv 4, v000001f2b778d890_0;
    %load/vec4a v000001f2b778c350, 4;
    %load/vec4 v000001f2b778bc00_0;
    %part/u 1;
    %assign/vec4 v000001f2b778c5d0_0, 0;
T_6.3 ;
    %load/vec4 v000001f2b778bc00_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001f2b778bc00_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "spi_in_tb.v";
    "./spi_in.v";
