Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Nov  7 17:46:19 2022
| Host         : DESKTOP-6RIHC61 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RO_timing_summary_routed.rpt -pb RO_timing_summary_routed.pb -rpx RO_timing_summary_routed.rpx -warn_on_violation
| Design       : RO
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    62          
TIMING-18  Warning           Missing input or output delay  2           
TIMING-23  Warning           Combinational loop found       8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1116)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (126)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (8)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1116)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: challange[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: challange[1] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: challange[2] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: challange[3] (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[0]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[10]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[11]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[12]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[13]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[14]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[15]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[1]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[2]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[3]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[4]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[5]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[6]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[7]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[8]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: on_counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (126)
--------------------------------------------------
 There are 126 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (8)
---------------------
 There are 8 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.597        0.000                      0                   16        0.239        0.000                      0                   16        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.597        0.000                      0                   16        0.239        0.000                      0                   16        4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 on_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.922ns (43.632%)  route 2.483ns (56.368%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns = ( 15.248 - 10.000 ) 
    Source Clock Delay      (SCD):    5.731ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.657     5.731    clk_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.456     6.187 r  on_counter_reg[8]/Q
                         net (fo=2, routed)           0.842     7.029    on_counter[8]
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.153 r  n_in_valid_inferred_i_3/O
                         net (fo=1, routed)           0.823     7.976    n_in_valid_inferred_i_3_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.100 r  n_in_valid_inferred_i_1/O
                         net (fo=9, routed)           0.818     8.918    n_in_valid
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124     9.042 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     9.042    on_counter[3]_i_2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.574 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    on_counter_reg[3]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  on_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.688    on_counter_reg[7]_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  on_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.802    on_counter_reg[11]_i_1_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.136 r  on_counter_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.136    on_counter__0[13]
    SLICE_X51Y48         FDCE                                         r  on_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.483    15.248    clk_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  on_counter_reg[13]/C
                         clock pessimism              0.458    15.706    
                         clock uncertainty           -0.035    15.670    
    SLICE_X51Y48         FDCE (Setup_fdce_C_D)        0.062    15.732    on_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.732    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 on_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.901ns (43.362%)  route 2.483ns (56.638%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns = ( 15.248 - 10.000 ) 
    Source Clock Delay      (SCD):    5.731ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.657     5.731    clk_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.456     6.187 r  on_counter_reg[8]/Q
                         net (fo=2, routed)           0.842     7.029    on_counter[8]
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.153 r  n_in_valid_inferred_i_3/O
                         net (fo=1, routed)           0.823     7.976    n_in_valid_inferred_i_3_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.100 r  n_in_valid_inferred_i_1/O
                         net (fo=9, routed)           0.818     8.918    n_in_valid
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124     9.042 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     9.042    on_counter[3]_i_2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.574 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    on_counter_reg[3]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  on_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.688    on_counter_reg[7]_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  on_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.802    on_counter_reg[11]_i_1_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.115 r  on_counter_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.115    on_counter__0[15]
    SLICE_X51Y48         FDCE                                         r  on_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.483    15.248    clk_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  on_counter_reg[15]/C
                         clock pessimism              0.458    15.706    
                         clock uncertainty           -0.035    15.670    
    SLICE_X51Y48         FDCE (Setup_fdce_C_D)        0.062    15.732    on_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.732    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  5.618    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 on_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 1.827ns (42.390%)  route 2.483ns (57.610%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns = ( 15.248 - 10.000 ) 
    Source Clock Delay      (SCD):    5.731ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.657     5.731    clk_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.456     6.187 r  on_counter_reg[8]/Q
                         net (fo=2, routed)           0.842     7.029    on_counter[8]
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.153 r  n_in_valid_inferred_i_3/O
                         net (fo=1, routed)           0.823     7.976    n_in_valid_inferred_i_3_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.100 r  n_in_valid_inferred_i_1/O
                         net (fo=9, routed)           0.818     8.918    n_in_valid
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124     9.042 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     9.042    on_counter[3]_i_2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.574 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    on_counter_reg[3]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  on_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.688    on_counter_reg[7]_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  on_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.802    on_counter_reg[11]_i_1_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.041 r  on_counter_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.041    on_counter__0[14]
    SLICE_X51Y48         FDCE                                         r  on_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.483    15.248    clk_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  on_counter_reg[14]/C
                         clock pessimism              0.458    15.706    
                         clock uncertainty           -0.035    15.670    
    SLICE_X51Y48         FDCE (Setup_fdce_C_D)        0.062    15.732    on_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.732    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 on_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 1.811ns (42.175%)  route 2.483ns (57.825%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns = ( 15.248 - 10.000 ) 
    Source Clock Delay      (SCD):    5.731ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.657     5.731    clk_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.456     6.187 r  on_counter_reg[8]/Q
                         net (fo=2, routed)           0.842     7.029    on_counter[8]
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.153 r  n_in_valid_inferred_i_3/O
                         net (fo=1, routed)           0.823     7.976    n_in_valid_inferred_i_3_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.100 r  n_in_valid_inferred_i_1/O
                         net (fo=9, routed)           0.818     8.918    n_in_valid
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124     9.042 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     9.042    on_counter[3]_i_2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.574 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    on_counter_reg[3]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  on_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.688    on_counter_reg[7]_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  on_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.802    on_counter_reg[11]_i_1_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.025 r  on_counter_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.025    on_counter__0[12]
    SLICE_X51Y48         FDCE                                         r  on_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.483    15.248    clk_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  on_counter_reg[12]/C
                         clock pessimism              0.458    15.706    
                         clock uncertainty           -0.035    15.670    
    SLICE_X51Y48         FDCE (Setup_fdce_C_D)        0.062    15.732    on_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.732    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 on_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 1.808ns (42.363%)  route 2.460ns (57.637%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns = ( 15.248 - 10.000 ) 
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.656     5.730    clk_IBUF_BUFG
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.456     6.186 r  on_counter_reg[4]/Q
                         net (fo=2, routed)           0.819     7.005    on_counter[4]
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.129 r  n_in_valid_inferred_i_3/O
                         net (fo=1, routed)           0.823     7.951    n_in_valid_inferred_i_3_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.075 r  n_in_valid_inferred_i_1/O
                         net (fo=9, routed)           0.818     8.894    n_in_valid
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124     9.018 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     9.018    on_counter[3]_i_2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.550 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    on_counter_reg[3]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  on_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.664    on_counter_reg[7]_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.998 r  on_counter_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.998    on_counter__0[9]
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.483    15.248    clk_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[9]/C
                         clock pessimism              0.458    15.706    
                         clock uncertainty           -0.035    15.670    
    SLICE_X51Y47         FDCE (Setup_fdce_C_D)        0.062    15.732    on_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.732    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 on_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 1.787ns (42.078%)  route 2.460ns (57.922%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns = ( 15.248 - 10.000 ) 
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.656     5.730    clk_IBUF_BUFG
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.456     6.186 r  on_counter_reg[4]/Q
                         net (fo=2, routed)           0.819     7.005    on_counter[4]
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.129 r  n_in_valid_inferred_i_3/O
                         net (fo=1, routed)           0.823     7.951    n_in_valid_inferred_i_3_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.075 r  n_in_valid_inferred_i_1/O
                         net (fo=9, routed)           0.818     8.894    n_in_valid
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124     9.018 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     9.018    on_counter[3]_i_2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.550 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    on_counter_reg[3]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  on_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.664    on_counter_reg[7]_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.977 r  on_counter_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.977    on_counter__0[11]
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.483    15.248    clk_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[11]/C
                         clock pessimism              0.458    15.706    
                         clock uncertainty           -0.035    15.670    
    SLICE_X51Y47         FDCE (Setup_fdce_C_D)        0.062    15.732    on_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.732    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 on_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.694ns (40.555%)  route 2.483ns (59.445%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 15.247 - 10.000 ) 
    Source Clock Delay      (SCD):    5.731ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.657     5.731    clk_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.456     6.187 r  on_counter_reg[8]/Q
                         net (fo=2, routed)           0.842     7.029    on_counter[8]
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.153 r  n_in_valid_inferred_i_3/O
                         net (fo=1, routed)           0.823     7.976    n_in_valid_inferred_i_3_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.100 r  n_in_valid_inferred_i_1/O
                         net (fo=9, routed)           0.818     8.918    n_in_valid
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124     9.042 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     9.042    on_counter[3]_i_2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.574 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    on_counter_reg[3]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.908 r  on_counter_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.908    on_counter__0[5]
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.482    15.247    clk_IBUF_BUFG
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[5]/C
                         clock pessimism              0.458    15.705    
                         clock uncertainty           -0.035    15.669    
    SLICE_X51Y46         FDCE (Setup_fdce_C_D)        0.062    15.731    on_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.731    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.830ns  (required time - arrival time)
  Source:                 on_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.713ns (41.050%)  route 2.460ns (58.950%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns = ( 15.248 - 10.000 ) 
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.656     5.730    clk_IBUF_BUFG
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.456     6.186 r  on_counter_reg[4]/Q
                         net (fo=2, routed)           0.819     7.005    on_counter[4]
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.129 r  n_in_valid_inferred_i_3/O
                         net (fo=1, routed)           0.823     7.951    n_in_valid_inferred_i_3_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.075 r  n_in_valid_inferred_i_1/O
                         net (fo=9, routed)           0.818     8.894    n_in_valid
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124     9.018 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     9.018    on_counter[3]_i_2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.550 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    on_counter_reg[3]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  on_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.664    on_counter_reg[7]_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.903 r  on_counter_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.903    on_counter__0[10]
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.483    15.248    clk_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[10]/C
                         clock pessimism              0.458    15.706    
                         clock uncertainty           -0.035    15.670    
    SLICE_X51Y47         FDCE (Setup_fdce_C_D)        0.062    15.732    on_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.732    
                         arrival time                          -9.903    
  -------------------------------------------------------------------
                         slack                                  5.830    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 on_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 1.673ns (40.255%)  route 2.483ns (59.745%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 15.247 - 10.000 ) 
    Source Clock Delay      (SCD):    5.731ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.657     5.731    clk_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.456     6.187 r  on_counter_reg[8]/Q
                         net (fo=2, routed)           0.842     7.029    on_counter[8]
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.153 r  n_in_valid_inferred_i_3/O
                         net (fo=1, routed)           0.823     7.976    n_in_valid_inferred_i_3_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.100 r  n_in_valid_inferred_i_1/O
                         net (fo=9, routed)           0.818     8.918    n_in_valid
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124     9.042 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     9.042    on_counter[3]_i_2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.574 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    on_counter_reg[3]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.887 r  on_counter_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.887    on_counter__0[7]
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.482    15.247    clk_IBUF_BUFG
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[7]/C
                         clock pessimism              0.458    15.705    
                         clock uncertainty           -0.035    15.669    
    SLICE_X51Y46         FDCE (Setup_fdce_C_D)        0.062    15.731    on_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.731    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 on_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 1.697ns (40.824%)  route 2.460ns (59.176%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns = ( 15.248 - 10.000 ) 
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.656     5.730    clk_IBUF_BUFG
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.456     6.186 r  on_counter_reg[4]/Q
                         net (fo=2, routed)           0.819     7.005    on_counter[4]
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.129 r  n_in_valid_inferred_i_3/O
                         net (fo=1, routed)           0.823     7.951    n_in_valid_inferred_i_3_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.075 r  n_in_valid_inferred_i_1/O
                         net (fo=9, routed)           0.818     8.894    n_in_valid
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.124     9.018 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     9.018    on_counter[3]_i_2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.550 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    on_counter_reg[3]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  on_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.664    on_counter_reg[7]_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.887 r  on_counter_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.887    on_counter__0[8]
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.483    15.248    clk_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[8]/C
                         clock pessimism              0.458    15.706    
                         clock uncertainty           -0.035    15.670    
    SLICE_X51Y47         FDCE (Setup_fdce_C_D)        0.062    15.732    on_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.732    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  5.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 on_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.558     1.644    clk_IBUF_BUFG
    SLICE_X51Y45         FDCE                                         r  on_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDCE (Prop_fdce_C_Q)         0.141     1.785 r  on_counter_reg[0]/Q
                         net (fo=3, routed)           0.079     1.864    on_counter[0]
    SLICE_X51Y45         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.988 r  on_counter_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.988    on_counter__0[1]
    SLICE_X51Y45         FDCE                                         r  on_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.825     2.167    clk_IBUF_BUFG
    SLICE_X51Y45         FDCE                                         r  on_counter_reg[1]/C
                         clock pessimism             -0.523     1.644    
    SLICE_X51Y45         FDCE (Hold_fdce_C_D)         0.105     1.749    on_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 on_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.558     1.644    clk_IBUF_BUFG
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     1.785 r  on_counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.904    on_counter[7]
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.012 r  on_counter_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.012    on_counter__0[7]
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.825     2.167    clk_IBUF_BUFG
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[7]/C
                         clock pessimism             -0.523     1.644    
    SLICE_X51Y46         FDCE (Hold_fdce_C_D)         0.105     1.749    on_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 on_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.559     1.645    clk_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  on_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDCE (Prop_fdce_C_Q)         0.141     1.786 r  on_counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.906    on_counter[15]
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.014 r  on_counter_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.014    on_counter__0[15]
    SLICE_X51Y48         FDCE                                         r  on_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.826     2.168    clk_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  on_counter_reg[15]/C
                         clock pessimism             -0.523     1.645    
    SLICE_X51Y48         FDCE (Hold_fdce_C_D)         0.105     1.750    on_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 on_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.558     1.644    clk_IBUF_BUFG
    SLICE_X51Y45         FDCE                                         r  on_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDCE (Prop_fdce_C_Q)         0.141     1.785 r  on_counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.905    on_counter[3]
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.013 r  on_counter_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.013    on_counter__0[3]
    SLICE_X51Y45         FDCE                                         r  on_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.825     2.167    clk_IBUF_BUFG
    SLICE_X51Y45         FDCE                                         r  on_counter_reg[3]/C
                         clock pessimism             -0.523     1.644    
    SLICE_X51Y45         FDCE (Hold_fdce_C_D)         0.105     1.749    on_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 on_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.559     1.645    clk_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.141     1.786 r  on_counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.906    on_counter[11]
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.014 r  on_counter_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.014    on_counter__0[11]
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.826     2.168    clk_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[11]/C
                         clock pessimism             -0.523     1.645    
    SLICE_X51Y47         FDCE (Hold_fdce_C_D)         0.105     1.750    on_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 on_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.558     1.644    clk_IBUF_BUFG
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     1.785 r  on_counter_reg[4]/Q
                         net (fo=2, routed)           0.114     1.899    on_counter[4]
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.014 r  on_counter_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.014    on_counter__0[4]
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.825     2.167    clk_IBUF_BUFG
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[4]/C
                         clock pessimism             -0.523     1.644    
    SLICE_X51Y46         FDCE (Hold_fdce_C_D)         0.105     1.749    on_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 on_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.558     1.644    clk_IBUF_BUFG
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     1.785 r  on_counter_reg[6]/Q
                         net (fo=2, routed)           0.120     1.906    on_counter[6]
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.017 r  on_counter_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.017    on_counter__0[6]
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.825     2.167    clk_IBUF_BUFG
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[6]/C
                         clock pessimism             -0.523     1.644    
    SLICE_X51Y46         FDCE (Hold_fdce_C_D)         0.105     1.749    on_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 on_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.559     1.645    clk_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  on_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDCE (Prop_fdce_C_Q)         0.141     1.786 r  on_counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.903    on_counter[12]
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.018 r  on_counter_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.018    on_counter__0[12]
    SLICE_X51Y48         FDCE                                         r  on_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.826     2.168    clk_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  on_counter_reg[12]/C
                         clock pessimism             -0.523     1.645    
    SLICE_X51Y48         FDCE (Hold_fdce_C_D)         0.105     1.750    on_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 on_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.559     1.645    clk_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.141     1.786 r  on_counter_reg[8]/Q
                         net (fo=2, routed)           0.117     1.903    on_counter[8]
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.018 r  on_counter_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.018    on_counter__0[8]
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.826     2.168    clk_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[8]/C
                         clock pessimism             -0.523     1.645    
    SLICE_X51Y47         FDCE (Hold_fdce_C_D)         0.105     1.750    on_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 on_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.559     1.645    clk_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  on_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDCE (Prop_fdce_C_Q)         0.141     1.786 r  on_counter_reg[14]/Q
                         net (fo=2, routed)           0.122     1.908    on_counter[14]
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.019 r  on_counter_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.019    on_counter__0[14]
    SLICE_X51Y48         FDCE                                         r  on_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.826     2.168    clk_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  on_counter_reg[14]/C
                         clock pessimism             -0.523     1.645    
    SLICE_X51Y48         FDCE (Hold_fdce_C_D)         0.105     1.750    on_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y45    on_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y47    on_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y47    on_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y48    on_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y48    on_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y48    on_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y48    on_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y45    on_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y45    on_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y45    on_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y45    on_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y47    on_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y47    on_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y47    on_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y47    on_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y48    on_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y48    on_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y48    on_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y48    on_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y45    on_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y45    on_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y47    on_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y47    on_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y47    on_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y47    on_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y48    on_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y48    on_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y48    on_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y48    on_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt2_reg[28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.075ns  (logic 1.542ns (25.388%)  route 4.532ns (74.612%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.532     6.075    rst_IBUF
    SLICE_X111Y89        FDCE                                         f  cnt2_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt2_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.075ns  (logic 1.542ns (25.388%)  route 4.532ns (74.612%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.532     6.075    rst_IBUF
    SLICE_X111Y89        FDCE                                         f  cnt2_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt2_reg[24]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.936ns  (logic 1.542ns (25.980%)  route 4.394ns (74.020%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.394     5.936    rst_IBUF
    SLICE_X111Y88        FDCE                                         f  cnt2_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt2_reg[25]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.936ns  (logic 1.542ns (25.980%)  route 4.394ns (74.020%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.394     5.936    rst_IBUF
    SLICE_X111Y88        FDCE                                         f  cnt2_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt2_reg[26]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.936ns  (logic 1.542ns (25.980%)  route 4.394ns (74.020%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.394     5.936    rst_IBUF
    SLICE_X111Y88        FDCE                                         f  cnt2_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt2_reg[27]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.936ns  (logic 1.542ns (25.980%)  route 4.394ns (74.020%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.394     5.936    rst_IBUF
    SLICE_X111Y88        FDCE                                         f  cnt2_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_led_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            out_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.825ns  (logic 4.151ns (71.265%)  route 1.674ns (28.735%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDPE                         0.000     0.000 r  out_led_reg[1]/C
    SLICE_X113Y87        FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  out_led_reg[1]/Q
                         net (fo=1, routed)           1.674     2.093    out_led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.732     5.825 r  out_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.825    out_led[1]
    P14                                                               r  out_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt2_reg[20]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.788ns  (logic 1.542ns (26.646%)  route 4.246ns (73.354%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.246     5.788    rst_IBUF
    SLICE_X111Y87        FDCE                                         f  cnt2_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt2_reg[21]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.788ns  (logic 1.542ns (26.646%)  route 4.246ns (73.354%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.246     5.788    rst_IBUF
    SLICE_X111Y87        FDCE                                         f  cnt2_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt2_reg[22]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.788ns  (logic 1.542ns (26.646%)  route 4.246ns (73.354%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.246     5.788    rst_IBUF
    SLICE_X111Y87        FDCE                                         f  cnt2_reg[22]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt2_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDCE                         0.000     0.000 r  cnt2_reg[0]/C
    SLICE_X111Y82        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt2_reg[0]/Q
                         net (fo=3, routed)           0.078     0.219    cnt2[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.343 r  cnt2_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.343    cnt2__0[1]
    SLICE_X111Y82        FDCE                                         r  cnt2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDCE                         0.000     0.000 r  cnt2_reg[11]/C
    SLICE_X111Y84        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt2_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    cnt2[11]
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  cnt2_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    cnt2__0[11]
    SLICE_X111Y84        FDCE                                         r  cnt2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDCE                         0.000     0.000 r  cnt2_reg[15]/C
    SLICE_X111Y85        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt2_reg[15]/Q
                         net (fo=2, routed)           0.119     0.260    cnt2[15]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  cnt2_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    cnt2__0[15]
    SLICE_X111Y85        FDCE                                         r  cnt2_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDCE                         0.000     0.000 r  cnt2_reg[19]/C
    SLICE_X111Y86        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt2_reg[19]/Q
                         net (fo=2, routed)           0.119     0.260    cnt2[19]
    SLICE_X111Y86        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  cnt2_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    cnt2__0[19]
    SLICE_X111Y86        FDCE                                         r  cnt2_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDCE                         0.000     0.000 r  cnt2_reg[23]/C
    SLICE_X111Y87        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt2_reg[23]/Q
                         net (fo=2, routed)           0.119     0.260    cnt2[23]
    SLICE_X111Y87        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  cnt2_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    cnt2__0[23]
    SLICE_X111Y87        FDCE                                         r  cnt2_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDCE                         0.000     0.000 r  cnt2_reg[3]/C
    SLICE_X111Y82        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt2_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    cnt2[3]
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  cnt2_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    cnt2__0[3]
    SLICE_X111Y82        FDCE                                         r  cnt2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDCE                         0.000     0.000 r  cnt2_reg[7]/C
    SLICE_X111Y83        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt2_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    cnt2[7]
    SLICE_X111Y83        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  cnt2_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    cnt2__0[7]
    SLICE_X111Y83        FDCE                                         r  cnt2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDCE                         0.000     0.000 r  cnt2_reg[12]/C
    SLICE_X111Y85        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt2_reg[12]/Q
                         net (fo=2, routed)           0.116     0.257    cnt2[12]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  cnt2_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    cnt2__0[12]
    SLICE_X111Y85        FDCE                                         r  cnt2_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDCE                         0.000     0.000 r  cnt2_reg[16]/C
    SLICE_X111Y86        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt2_reg[16]/Q
                         net (fo=2, routed)           0.116     0.257    cnt2[16]
    SLICE_X111Y86        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  cnt2_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    cnt2__0[16]
    SLICE_X111Y86        FDCE                                         r  cnt2_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt2_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt2_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDCE                         0.000     0.000 r  cnt2_reg[20]/C
    SLICE_X111Y87        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt2_reg[20]/Q
                         net (fo=2, routed)           0.116     0.257    cnt2[20]
    SLICE_X111Y87        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  cnt2_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    cnt2__0[20]
    SLICE_X111Y87        FDCE                                         r  cnt2_reg[20]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            on_counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.688ns  (logic 1.542ns (17.751%)  route 7.146ns (82.249%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=78, routed)          7.146     8.688    rst_IBUF
    SLICE_X51Y48         FDCE                                         f  on_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.483     5.248    clk_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  on_counter_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            on_counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.688ns  (logic 1.542ns (17.751%)  route 7.146ns (82.249%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=78, routed)          7.146     8.688    rst_IBUF
    SLICE_X51Y48         FDCE                                         f  on_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.483     5.248    clk_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  on_counter_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            on_counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.688ns  (logic 1.542ns (17.751%)  route 7.146ns (82.249%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=78, routed)          7.146     8.688    rst_IBUF
    SLICE_X51Y48         FDCE                                         f  on_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.483     5.248    clk_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  on_counter_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            on_counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.688ns  (logic 1.542ns (17.751%)  route 7.146ns (82.249%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=78, routed)          7.146     8.688    rst_IBUF
    SLICE_X51Y48         FDCE                                         f  on_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.483     5.248    clk_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  on_counter_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            on_counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.550ns  (logic 1.542ns (18.038%)  route 7.008ns (81.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=78, routed)          7.008     8.550    rst_IBUF
    SLICE_X51Y47         FDCE                                         f  on_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.483     5.248    clk_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            on_counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.550ns  (logic 1.542ns (18.038%)  route 7.008ns (81.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=78, routed)          7.008     8.550    rst_IBUF
    SLICE_X51Y47         FDCE                                         f  on_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.483     5.248    clk_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            on_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.550ns  (logic 1.542ns (18.038%)  route 7.008ns (81.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=78, routed)          7.008     8.550    rst_IBUF
    SLICE_X51Y47         FDCE                                         f  on_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.483     5.248    clk_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            on_counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.550ns  (logic 1.542ns (18.038%)  route 7.008ns (81.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=78, routed)          7.008     8.550    rst_IBUF
    SLICE_X51Y47         FDCE                                         f  on_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.483     5.248    clk_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            on_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.261ns  (logic 1.542ns (18.670%)  route 6.718ns (81.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=78, routed)          6.718     8.261    rst_IBUF
    SLICE_X51Y45         FDCE                                         f  on_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.482     5.247    clk_IBUF_BUFG
    SLICE_X51Y45         FDCE                                         r  on_counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            on_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.261ns  (logic 1.542ns (18.670%)  route 6.718ns (81.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=78, routed)          6.718     8.261    rst_IBUF
    SLICE_X51Y45         FDCE                                         f  on_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.482     5.247    clk_IBUF_BUFG
    SLICE_X51Y45         FDCE                                         r  on_counter_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            on_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.377ns  (logic 0.415ns (17.459%)  route 1.962ns (82.541%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        2.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  in_valid_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.262    in_valid_IBUF
    SLICE_X51Y45         LUT3 (Prop_lut3_I2_O)        0.045     2.307 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.307    on_counter[3]_i_2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.377 r  on_counter_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.377    on_counter__0[0]
    SLICE_X51Y45         FDCE                                         r  on_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.825     2.167    clk_IBUF_BUFG
    SLICE_X51Y45         FDCE                                         r  on_counter_reg[0]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            on_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.413ns  (logic 0.451ns (18.691%)  route 1.962ns (81.309%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        2.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  in_valid_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.262    in_valid_IBUF
    SLICE_X51Y45         LUT3 (Prop_lut3_I2_O)        0.045     2.307 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.307    on_counter[3]_i_2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.413 r  on_counter_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.413    on_counter__0[1]
    SLICE_X51Y45         FDCE                                         r  on_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.825     2.167    clk_IBUF_BUFG
    SLICE_X51Y45         FDCE                                         r  on_counter_reg[1]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            on_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.453ns  (logic 0.491ns (20.017%)  route 1.962ns (79.983%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        2.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  in_valid_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.262    in_valid_IBUF
    SLICE_X51Y45         LUT3 (Prop_lut3_I2_O)        0.045     2.307 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.307    on_counter[3]_i_2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.453 r  on_counter_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.453    on_counter__0[2]
    SLICE_X51Y45         FDCE                                         r  on_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.825     2.167    clk_IBUF_BUFG
    SLICE_X51Y45         FDCE                                         r  on_counter_reg[2]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            on_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.473ns  (logic 0.511ns (20.664%)  route 1.962ns (79.336%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        2.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  in_valid_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.262    in_valid_IBUF
    SLICE_X51Y45         LUT3 (Prop_lut3_I2_O)        0.045     2.307 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.307    on_counter[3]_i_2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     2.473 r  on_counter_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.473    on_counter__0[3]
    SLICE_X51Y45         FDCE                                         r  on_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.825     2.167    clk_IBUF_BUFG
    SLICE_X51Y45         FDCE                                         r  on_counter_reg[3]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            on_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.513ns  (logic 0.551ns (21.927%)  route 1.962ns (78.073%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        2.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  in_valid_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.262    in_valid_IBUF
    SLICE_X51Y45         LUT3 (Prop_lut3_I2_O)        0.045     2.307 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.307    on_counter[3]_i_2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.459 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.459    on_counter_reg[3]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.513 r  on_counter_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.513    on_counter__0[4]
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.825     2.167    clk_IBUF_BUFG
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[4]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            on_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.524ns  (logic 0.562ns (22.267%)  route 1.962ns (77.733%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        2.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  in_valid_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.262    in_valid_IBUF
    SLICE_X51Y45         LUT3 (Prop_lut3_I2_O)        0.045     2.307 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.307    on_counter[3]_i_2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.459 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.459    on_counter_reg[3]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.524 r  on_counter_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.524    on_counter__0[6]
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.825     2.167    clk_IBUF_BUFG
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[6]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            on_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.549ns  (logic 0.587ns (23.030%)  route 1.962ns (76.970%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        2.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  in_valid_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.262    in_valid_IBUF
    SLICE_X51Y45         LUT3 (Prop_lut3_I2_O)        0.045     2.307 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.307    on_counter[3]_i_2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.459 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.459    on_counter_reg[3]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.549 r  on_counter_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.549    on_counter__0[5]
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.825     2.167    clk_IBUF_BUFG
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[5]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            on_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.549ns  (logic 0.587ns (23.030%)  route 1.962ns (76.970%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        2.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  in_valid_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.262    in_valid_IBUF
    SLICE_X51Y45         LUT3 (Prop_lut3_I2_O)        0.045     2.307 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.307    on_counter[3]_i_2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.459 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.459    on_counter_reg[3]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.549 r  on_counter_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.549    on_counter__0[7]
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.825     2.167    clk_IBUF_BUFG
    SLICE_X51Y46         FDCE                                         r  on_counter_reg[7]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            on_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.552ns  (logic 0.590ns (23.120%)  route 1.962ns (76.880%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)
  Clock Path Skew:        2.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  in_valid_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.262    in_valid_IBUF
    SLICE_X51Y45         LUT3 (Prop_lut3_I2_O)        0.045     2.307 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.307    on_counter[3]_i_2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.459 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.459    on_counter_reg[3]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.498 r  on_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.498    on_counter_reg[7]_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.552 r  on_counter_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.552    on_counter__0[8]
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.826     2.168    clk_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[8]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            on_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.563ns  (logic 0.601ns (23.450%)  route 1.962ns (76.550%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)
  Clock Path Skew:        2.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  in_valid_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.262    in_valid_IBUF
    SLICE_X51Y45         LUT3 (Prop_lut3_I2_O)        0.045     2.307 r  on_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.307    on_counter[3]_i_2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.459 r  on_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.459    on_counter_reg[3]_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.498 r  on_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.498    on_counter_reg[7]_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.563 r  on_counter_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.563    on_counter__0[10]
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.826     2.168    clk_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  on_counter_reg[10]/C





