
EX_Three_Phase_Rectifier_H743IIT6_Hollies.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001522c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000025a0  080154d0  080154d0  000164d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08017a70  08017a70  00018a70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08017a78  08017a78  00018a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08017a7c  08017a7c  00018a7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000002f4  24000000  08017a80  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00009374  240002f4  08017d74  000192f4  2**2
                  ALLOC
  8 ._user_heap_stack 0000c000  24009668  08017d74  00019668  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000192f4  2**0
                  CONTENTS, READONLY
 10 .debug_info   0003a619  00000000  00000000  00019322  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00008183  00000000  00000000  0005393b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002758  00000000  00000000  0005bac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001d98  00000000  00000000  0005e218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00041509  00000000  00000000  0005ffb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000377d3  00000000  00000000  000a14b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00176e10  00000000  00000000  000d8c8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      000000b8  00000000  00000000  0024fa9c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000b38c  00000000  00000000  0024fb54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000077  00000000  00000000  0025aee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loc    000005c1  00000000  00000000  0025af57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_ranges 00000058  00000000  00000000  0025b518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240002f4 	.word	0x240002f4
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080154b4 	.word	0x080154b4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240002f8 	.word	0x240002f8
 80002dc:	080154b4 	.word	0x080154b4

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_frsub>:
 8000390:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__addsf3>
 8000396:	bf00      	nop

08000398 <__aeabi_fsub>:
 8000398:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800039c <__addsf3>:
 800039c:	0042      	lsls	r2, r0, #1
 800039e:	bf1f      	itttt	ne
 80003a0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80003a4:	ea92 0f03 	teqne	r2, r3
 80003a8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80003ac:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003b0:	d06a      	beq.n	8000488 <__addsf3+0xec>
 80003b2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80003b6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80003ba:	bfc1      	itttt	gt
 80003bc:	18d2      	addgt	r2, r2, r3
 80003be:	4041      	eorgt	r1, r0
 80003c0:	4048      	eorgt	r0, r1
 80003c2:	4041      	eorgt	r1, r0
 80003c4:	bfb8      	it	lt
 80003c6:	425b      	neglt	r3, r3
 80003c8:	2b19      	cmp	r3, #25
 80003ca:	bf88      	it	hi
 80003cc:	4770      	bxhi	lr
 80003ce:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80003d2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003d6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80003da:	bf18      	it	ne
 80003dc:	4240      	negne	r0, r0
 80003de:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003e2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80003e6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80003ea:	bf18      	it	ne
 80003ec:	4249      	negne	r1, r1
 80003ee:	ea92 0f03 	teq	r2, r3
 80003f2:	d03f      	beq.n	8000474 <__addsf3+0xd8>
 80003f4:	f1a2 0201 	sub.w	r2, r2, #1
 80003f8:	fa41 fc03 	asr.w	ip, r1, r3
 80003fc:	eb10 000c 	adds.w	r0, r0, ip
 8000400:	f1c3 0320 	rsb	r3, r3, #32
 8000404:	fa01 f103 	lsl.w	r1, r1, r3
 8000408:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800040c:	d502      	bpl.n	8000414 <__addsf3+0x78>
 800040e:	4249      	negs	r1, r1
 8000410:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000414:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000418:	d313      	bcc.n	8000442 <__addsf3+0xa6>
 800041a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800041e:	d306      	bcc.n	800042e <__addsf3+0x92>
 8000420:	0840      	lsrs	r0, r0, #1
 8000422:	ea4f 0131 	mov.w	r1, r1, rrx
 8000426:	f102 0201 	add.w	r2, r2, #1
 800042a:	2afe      	cmp	r2, #254	@ 0xfe
 800042c:	d251      	bcs.n	80004d2 <__addsf3+0x136>
 800042e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000432:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000436:	bf08      	it	eq
 8000438:	f020 0001 	biceq.w	r0, r0, #1
 800043c:	ea40 0003 	orr.w	r0, r0, r3
 8000440:	4770      	bx	lr
 8000442:	0049      	lsls	r1, r1, #1
 8000444:	eb40 0000 	adc.w	r0, r0, r0
 8000448:	3a01      	subs	r2, #1
 800044a:	bf28      	it	cs
 800044c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000450:	d2ed      	bcs.n	800042e <__addsf3+0x92>
 8000452:	fab0 fc80 	clz	ip, r0
 8000456:	f1ac 0c08 	sub.w	ip, ip, #8
 800045a:	ebb2 020c 	subs.w	r2, r2, ip
 800045e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000462:	bfaa      	itet	ge
 8000464:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000468:	4252      	neglt	r2, r2
 800046a:	4318      	orrge	r0, r3
 800046c:	bfbc      	itt	lt
 800046e:	40d0      	lsrlt	r0, r2
 8000470:	4318      	orrlt	r0, r3
 8000472:	4770      	bx	lr
 8000474:	f092 0f00 	teq	r2, #0
 8000478:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800047c:	bf06      	itte	eq
 800047e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000482:	3201      	addeq	r2, #1
 8000484:	3b01      	subne	r3, #1
 8000486:	e7b5      	b.n	80003f4 <__addsf3+0x58>
 8000488:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800048c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000490:	bf18      	it	ne
 8000492:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000496:	d021      	beq.n	80004dc <__addsf3+0x140>
 8000498:	ea92 0f03 	teq	r2, r3
 800049c:	d004      	beq.n	80004a8 <__addsf3+0x10c>
 800049e:	f092 0f00 	teq	r2, #0
 80004a2:	bf08      	it	eq
 80004a4:	4608      	moveq	r0, r1
 80004a6:	4770      	bx	lr
 80004a8:	ea90 0f01 	teq	r0, r1
 80004ac:	bf1c      	itt	ne
 80004ae:	2000      	movne	r0, #0
 80004b0:	4770      	bxne	lr
 80004b2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80004b6:	d104      	bne.n	80004c2 <__addsf3+0x126>
 80004b8:	0040      	lsls	r0, r0, #1
 80004ba:	bf28      	it	cs
 80004bc:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80004c0:	4770      	bx	lr
 80004c2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80004c6:	bf3c      	itt	cc
 80004c8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80004cc:	4770      	bxcc	lr
 80004ce:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80004d2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80004d6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004da:	4770      	bx	lr
 80004dc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80004e0:	bf16      	itet	ne
 80004e2:	4608      	movne	r0, r1
 80004e4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80004e8:	4601      	movne	r1, r0
 80004ea:	0242      	lsls	r2, r0, #9
 80004ec:	bf06      	itte	eq
 80004ee:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80004f2:	ea90 0f01 	teqeq	r0, r1
 80004f6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80004fa:	4770      	bx	lr

080004fc <__aeabi_ui2f>:
 80004fc:	f04f 0300 	mov.w	r3, #0
 8000500:	e004      	b.n	800050c <__aeabi_i2f+0x8>
 8000502:	bf00      	nop

08000504 <__aeabi_i2f>:
 8000504:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000508:	bf48      	it	mi
 800050a:	4240      	negmi	r0, r0
 800050c:	ea5f 0c00 	movs.w	ip, r0
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000518:	4601      	mov	r1, r0
 800051a:	f04f 0000 	mov.w	r0, #0
 800051e:	e01c      	b.n	800055a <__aeabi_l2f+0x2a>

08000520 <__aeabi_ul2f>:
 8000520:	ea50 0201 	orrs.w	r2, r0, r1
 8000524:	bf08      	it	eq
 8000526:	4770      	bxeq	lr
 8000528:	f04f 0300 	mov.w	r3, #0
 800052c:	e00a      	b.n	8000544 <__aeabi_l2f+0x14>
 800052e:	bf00      	nop

08000530 <__aeabi_l2f>:
 8000530:	ea50 0201 	orrs.w	r2, r0, r1
 8000534:	bf08      	it	eq
 8000536:	4770      	bxeq	lr
 8000538:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800053c:	d502      	bpl.n	8000544 <__aeabi_l2f+0x14>
 800053e:	4240      	negs	r0, r0
 8000540:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000544:	ea5f 0c01 	movs.w	ip, r1
 8000548:	bf02      	ittt	eq
 800054a:	4684      	moveq	ip, r0
 800054c:	4601      	moveq	r1, r0
 800054e:	2000      	moveq	r0, #0
 8000550:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000554:	bf08      	it	eq
 8000556:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800055a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800055e:	fabc f28c 	clz	r2, ip
 8000562:	3a08      	subs	r2, #8
 8000564:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000568:	db10      	blt.n	800058c <__aeabi_l2f+0x5c>
 800056a:	fa01 fc02 	lsl.w	ip, r1, r2
 800056e:	4463      	add	r3, ip
 8000570:	fa00 fc02 	lsl.w	ip, r0, r2
 8000574:	f1c2 0220 	rsb	r2, r2, #32
 8000578:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800057c:	fa20 f202 	lsr.w	r2, r0, r2
 8000580:	eb43 0002 	adc.w	r0, r3, r2
 8000584:	bf08      	it	eq
 8000586:	f020 0001 	biceq.w	r0, r0, #1
 800058a:	4770      	bx	lr
 800058c:	f102 0220 	add.w	r2, r2, #32
 8000590:	fa01 fc02 	lsl.w	ip, r1, r2
 8000594:	f1c2 0220 	rsb	r2, r2, #32
 8000598:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800059c:	fa21 f202 	lsr.w	r2, r1, r2
 80005a0:	eb43 0002 	adc.w	r0, r3, r2
 80005a4:	bf08      	it	eq
 80005a6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80005aa:	4770      	bx	lr

080005ac <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b08a      	sub	sp, #40	@ 0x28
 80005b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80005b2:	1d3b      	adds	r3, r7, #4
 80005b4:	2224      	movs	r2, #36	@ 0x24
 80005b6:	2100      	movs	r1, #0
 80005b8:	4618      	mov	r0, r3
 80005ba:	f012 fcea 	bl	8012f92 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80005be:	4b12      	ldr	r3, [pc, #72]	@ (8000608 <MX_DAC1_Init+0x5c>)
 80005c0:	4a12      	ldr	r2, [pc, #72]	@ (800060c <MX_DAC1_Init+0x60>)
 80005c2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80005c4:	4810      	ldr	r0, [pc, #64]	@ (8000608 <MX_DAC1_Init+0x5c>)
 80005c6:	f001 fee5 	bl	8002394 <HAL_DAC_Init>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d001      	beq.n	80005d4 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80005d0:	f000 ffaa 	bl	8001528 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80005d4:	2300      	movs	r3, #0
 80005d6:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80005d8:	2300      	movs	r3, #0
 80005da:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80005dc:	2300      	movs	r3, #0
 80005de:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80005e0:	2301      	movs	r3, #1
 80005e2:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80005e4:	2300      	movs	r3, #0
 80005e6:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80005e8:	1d3b      	adds	r3, r7, #4
 80005ea:	2200      	movs	r2, #0
 80005ec:	4619      	mov	r1, r3
 80005ee:	4806      	ldr	r0, [pc, #24]	@ (8000608 <MX_DAC1_Init+0x5c>)
 80005f0:	f001 ffd4 	bl	800259c <HAL_DAC_ConfigChannel>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 80005fa:	f000 ff95 	bl	8001528 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80005fe:	bf00      	nop
 8000600:	3728      	adds	r7, #40	@ 0x28
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	24000310 	.word	0x24000310
 800060c:	40007400 	.word	0x40007400

08000610 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b08a      	sub	sp, #40	@ 0x28
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000618:	f107 0314 	add.w	r3, r7, #20
 800061c:	2200      	movs	r2, #0
 800061e:	601a      	str	r2, [r3, #0]
 8000620:	605a      	str	r2, [r3, #4]
 8000622:	609a      	str	r2, [r3, #8]
 8000624:	60da      	str	r2, [r3, #12]
 8000626:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	4a1c      	ldr	r2, [pc, #112]	@ (80006a0 <HAL_DAC_MspInit+0x90>)
 800062e:	4293      	cmp	r3, r2
 8000630:	d131      	bne.n	8000696 <HAL_DAC_MspInit+0x86>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 8000632:	4b1c      	ldr	r3, [pc, #112]	@ (80006a4 <HAL_DAC_MspInit+0x94>)
 8000634:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000638:	4a1a      	ldr	r2, [pc, #104]	@ (80006a4 <HAL_DAC_MspInit+0x94>)
 800063a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800063e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000642:	4b18      	ldr	r3, [pc, #96]	@ (80006a4 <HAL_DAC_MspInit+0x94>)
 8000644:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000648:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800064c:	613b      	str	r3, [r7, #16]
 800064e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000650:	4b14      	ldr	r3, [pc, #80]	@ (80006a4 <HAL_DAC_MspInit+0x94>)
 8000652:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000656:	4a13      	ldr	r2, [pc, #76]	@ (80006a4 <HAL_DAC_MspInit+0x94>)
 8000658:	f043 0301 	orr.w	r3, r3, #1
 800065c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000660:	4b10      	ldr	r3, [pc, #64]	@ (80006a4 <HAL_DAC_MspInit+0x94>)
 8000662:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000666:	f003 0301 	and.w	r3, r3, #1
 800066a:	60fb      	str	r3, [r7, #12]
 800066c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800066e:	2310      	movs	r3, #16
 8000670:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000672:	2303      	movs	r3, #3
 8000674:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000676:	2300      	movs	r3, #0
 8000678:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800067a:	f107 0314 	add.w	r3, r7, #20
 800067e:	4619      	mov	r1, r3
 8000680:	4809      	ldr	r0, [pc, #36]	@ (80006a8 <HAL_DAC_MspInit+0x98>)
 8000682:	f002 f8d7 	bl	8002834 <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8000686:	2200      	movs	r2, #0
 8000688:	2105      	movs	r1, #5
 800068a:	2036      	movs	r0, #54	@ 0x36
 800068c:	f001 fde2 	bl	8002254 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000690:	2036      	movs	r0, #54	@ 0x36
 8000692:	f001 fdf9 	bl	8002288 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8000696:	bf00      	nop
 8000698:	3728      	adds	r7, #40	@ 0x28
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	40007400 	.word	0x40007400
 80006a4:	58024400 	.word	0x58024400
 80006a8:	58020000 	.word	0x58020000

080006ac <MX_FREERTOS_Init>:
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
  ad7606_Init();
 80006b0:	f010 f8aa 	bl	8010808 <ad7606_Init>
  pll_Init_V(&signal_V, 50, 20000);
 80006b4:	f644 6120 	movw	r1, #20000	@ 0x4e20
 80006b8:	ed9f 0a28 	vldr	s0, [pc, #160]	@ 800075c <MX_FREERTOS_Init+0xb0>
 80006bc:	4828      	ldr	r0, [pc, #160]	@ (8000760 <MX_FREERTOS_Init+0xb4>)
 80006be:	f011 f817 	bl	80116f0 <pll_Init_V>
  pll_Init_I(&signal_I, 50, 20000);
 80006c2:	f644 6120 	movw	r1, #20000	@ 0x4e20
 80006c6:	ed9f 0a25 	vldr	s0, [pc, #148]	@ 800075c <MX_FREERTOS_Init+0xb0>
 80006ca:	4826      	ldr	r0, [pc, #152]	@ (8000764 <MX_FREERTOS_Init+0xb8>)
 80006cc:	f011 f8b0 	bl	8011830 <pll_Init_I>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80006d0:	2100      	movs	r1, #0
 80006d2:	4825      	ldr	r0, [pc, #148]	@ (8000768 <MX_FREERTOS_Init+0xbc>)
 80006d4:	f008 ff60 	bl	8009598 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80006d8:	2104      	movs	r1, #4
 80006da:	4823      	ldr	r0, [pc, #140]	@ (8000768 <MX_FREERTOS_Init+0xbc>)
 80006dc:	f008 ff5c 	bl	8009598 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 80006e0:	2108      	movs	r1, #8
 80006e2:	4821      	ldr	r0, [pc, #132]	@ (8000768 <MX_FREERTOS_Init+0xbc>)
 80006e4:	f008 ff58 	bl	8009598 <HAL_TIMEx_PWMN_Start>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 80006e8:	2100      	movs	r1, #0
 80006ea:	4820      	ldr	r0, [pc, #128]	@ (800076c <MX_FREERTOS_Init+0xc0>)
 80006ec:	f001 fe74 	bl	80023d8 <HAL_DAC_Start>
  ad7606_Start(&htim2, TIM_CHANNEL_1);
 80006f0:	2100      	movs	r1, #0
 80006f2:	481f      	ldr	r0, [pc, #124]	@ (8000770 <MX_FREERTOS_Init+0xc4>)
 80006f4:	f010 f8c2 	bl	801087c <ad7606_Start>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of stateLED */
  stateLEDHandle = osThreadNew(StartStateLED, NULL, &stateLED_attributes);
 80006f8:	4a1e      	ldr	r2, [pc, #120]	@ (8000774 <MX_FREERTOS_Init+0xc8>)
 80006fa:	2100      	movs	r1, #0
 80006fc:	481e      	ldr	r0, [pc, #120]	@ (8000778 <MX_FREERTOS_Init+0xcc>)
 80006fe:	f00c fd3b 	bl	800d178 <osThreadNew>
 8000702:	4603      	mov	r3, r0
 8000704:	4a1d      	ldr	r2, [pc, #116]	@ (800077c <MX_FREERTOS_Init+0xd0>)
 8000706:	6013      	str	r3, [r2, #0]

  /* creation of oledShow */
  oledShowHandle = osThreadNew(StartOledShow, NULL, &oledShow_attributes);
 8000708:	4a1d      	ldr	r2, [pc, #116]	@ (8000780 <MX_FREERTOS_Init+0xd4>)
 800070a:	2100      	movs	r1, #0
 800070c:	481d      	ldr	r0, [pc, #116]	@ (8000784 <MX_FREERTOS_Init+0xd8>)
 800070e:	f00c fd33 	bl	800d178 <osThreadNew>
 8000712:	4603      	mov	r3, r0
 8000714:	4a1c      	ldr	r2, [pc, #112]	@ (8000788 <MX_FREERTOS_Init+0xdc>)
 8000716:	6013      	str	r3, [r2, #0]

  /* creation of dcSamp */
  dcSampHandle = osThreadNew(StartDcSamp, NULL, &dcSamp_attributes);
 8000718:	4a1c      	ldr	r2, [pc, #112]	@ (800078c <MX_FREERTOS_Init+0xe0>)
 800071a:	2100      	movs	r1, #0
 800071c:	481c      	ldr	r0, [pc, #112]	@ (8000790 <MX_FREERTOS_Init+0xe4>)
 800071e:	f00c fd2b 	bl	800d178 <osThreadNew>
 8000722:	4603      	mov	r3, r0
 8000724:	4a1b      	ldr	r2, [pc, #108]	@ (8000794 <MX_FREERTOS_Init+0xe8>)
 8000726:	6013      	str	r3, [r2, #0]

  /* creation of usartDebug */
  usartDebugHandle = osThreadNew(StartUsartDebug, NULL, &usartDebug_attributes);
 8000728:	4a1b      	ldr	r2, [pc, #108]	@ (8000798 <MX_FREERTOS_Init+0xec>)
 800072a:	2100      	movs	r1, #0
 800072c:	481b      	ldr	r0, [pc, #108]	@ (800079c <MX_FREERTOS_Init+0xf0>)
 800072e:	f00c fd23 	bl	800d178 <osThreadNew>
 8000732:	4603      	mov	r3, r0
 8000734:	4a1a      	ldr	r2, [pc, #104]	@ (80007a0 <MX_FREERTOS_Init+0xf4>)
 8000736:	6013      	str	r3, [r2, #0]

  /* creation of acVControl */
  acVControlHandle = osThreadNew(StartACVContorl, NULL, &acVControl_attributes);
 8000738:	4a1a      	ldr	r2, [pc, #104]	@ (80007a4 <MX_FREERTOS_Init+0xf8>)
 800073a:	2100      	movs	r1, #0
 800073c:	481a      	ldr	r0, [pc, #104]	@ (80007a8 <MX_FREERTOS_Init+0xfc>)
 800073e:	f00c fd1b 	bl	800d178 <osThreadNew>
 8000742:	4603      	mov	r3, r0
 8000744:	4a19      	ldr	r2, [pc, #100]	@ (80007ac <MX_FREERTOS_Init+0x100>)
 8000746:	6013      	str	r3, [r2, #0]

  /* creation of circuitProtect */
  circuitProtectHandle = osThreadNew(StartCircuitProtect, NULL, &circuitProtect_attributes);
 8000748:	4a19      	ldr	r2, [pc, #100]	@ (80007b0 <MX_FREERTOS_Init+0x104>)
 800074a:	2100      	movs	r1, #0
 800074c:	4819      	ldr	r0, [pc, #100]	@ (80007b4 <MX_FREERTOS_Init+0x108>)
 800074e:	f00c fd13 	bl	800d178 <osThreadNew>
 8000752:	4603      	mov	r3, r0
 8000754:	4a18      	ldr	r2, [pc, #96]	@ (80007b8 <MX_FREERTOS_Init+0x10c>)
 8000756:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */
}
 8000758:	bf00      	nop
 800075a:	bd80      	pop	{r7, pc}
 800075c:	42480000 	.word	0x42480000
 8000760:	24009510 	.word	0x24009510
 8000764:	24009514 	.word	0x24009514
 8000768:	24000534 	.word	0x24000534
 800076c:	24000310 	.word	0x24000310
 8000770:	24000580 	.word	0x24000580
 8000774:	080155fc 	.word	0x080155fc
 8000778:	080007bd 	.word	0x080007bd
 800077c:	24000324 	.word	0x24000324
 8000780:	08015620 	.word	0x08015620
 8000784:	08000855 	.word	0x08000855
 8000788:	24000328 	.word	0x24000328
 800078c:	08015644 	.word	0x08015644
 8000790:	08000871 	.word	0x08000871
 8000794:	2400032c 	.word	0x2400032c
 8000798:	08015668 	.word	0x08015668
 800079c:	080008c1 	.word	0x080008c1
 80007a0:	24000330 	.word	0x24000330
 80007a4:	0801568c 	.word	0x0801568c
 80007a8:	080008d9 	.word	0x080008d9
 80007ac:	24000334 	.word	0x24000334
 80007b0:	080156b0 	.word	0x080156b0
 80007b4:	080008f1 	.word	0x080008f1
 80007b8:	24000338 	.word	0x24000338

080007bc <StartStateLED>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartStateLED */
void StartStateLED(void *argument)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 80007c4:	f00f fae0 	bl	800fd88 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartStateLED */
  /* Infinite loop */
  for (;;)
  {
    switch (runState)
 80007c8:	4b20      	ldr	r3, [pc, #128]	@ (800084c <StartStateLED+0x90>)
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	b2db      	uxtb	r3, r3
 80007ce:	2b02      	cmp	r3, #2
 80007d0:	d032      	beq.n	8000838 <StartStateLED+0x7c>
 80007d2:	2b02      	cmp	r3, #2
 80007d4:	dc38      	bgt.n	8000848 <StartStateLED+0x8c>
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d002      	beq.n	80007e0 <StartStateLED+0x24>
 80007da:	2b01      	cmp	r3, #1
 80007dc:	d006      	beq.n	80007ec <StartStateLED+0x30>
    case FAULT: // 保护状态
      HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_0);
      osDelay(100);
      break;
    default:
      break;
 80007de:	e033      	b.n	8000848 <StartStateLED+0x8c>
      HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_SET);
 80007e0:	2201      	movs	r2, #1
 80007e2:	2101      	movs	r1, #1
 80007e4:	481a      	ldr	r0, [pc, #104]	@ (8000850 <StartStateLED+0x94>)
 80007e6:	f002 f9d5 	bl	8002b94 <HAL_GPIO_WritePin>
      break;
 80007ea:	e02e      	b.n	800084a <StartStateLED+0x8e>
      HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_0);
 80007ec:	2101      	movs	r1, #1
 80007ee:	4818      	ldr	r0, [pc, #96]	@ (8000850 <StartStateLED+0x94>)
 80007f0:	f002 f9e9 	bl	8002bc6 <HAL_GPIO_TogglePin>
      osDelay(100);
 80007f4:	2064      	movs	r0, #100	@ 0x64
 80007f6:	f00c fd51 	bl	800d29c <osDelay>
      HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_0);
 80007fa:	2101      	movs	r1, #1
 80007fc:	4814      	ldr	r0, [pc, #80]	@ (8000850 <StartStateLED+0x94>)
 80007fe:	f002 f9e2 	bl	8002bc6 <HAL_GPIO_TogglePin>
      osDelay(200);
 8000802:	20c8      	movs	r0, #200	@ 0xc8
 8000804:	f00c fd4a 	bl	800d29c <osDelay>
      HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_0);
 8000808:	2101      	movs	r1, #1
 800080a:	4811      	ldr	r0, [pc, #68]	@ (8000850 <StartStateLED+0x94>)
 800080c:	f002 f9db 	bl	8002bc6 <HAL_GPIO_TogglePin>
      osDelay(100);
 8000810:	2064      	movs	r0, #100	@ 0x64
 8000812:	f00c fd43 	bl	800d29c <osDelay>
      HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_0);
 8000816:	2101      	movs	r1, #1
 8000818:	480d      	ldr	r0, [pc, #52]	@ (8000850 <StartStateLED+0x94>)
 800081a:	f002 f9d4 	bl	8002bc6 <HAL_GPIO_TogglePin>
      osDelay(200);
 800081e:	20c8      	movs	r0, #200	@ 0xc8
 8000820:	f00c fd3c 	bl	800d29c <osDelay>
      HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, GPIO_PIN_RESET);
 8000824:	2200      	movs	r2, #0
 8000826:	2102      	movs	r1, #2
 8000828:	4809      	ldr	r0, [pc, #36]	@ (8000850 <StartStateLED+0x94>)
 800082a:	f002 f9b3 	bl	8002b94 <HAL_GPIO_WritePin>
      osDelay(1000);
 800082e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000832:	f00c fd33 	bl	800d29c <osDelay>
      break;
 8000836:	e008      	b.n	800084a <StartStateLED+0x8e>
      HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_0);
 8000838:	2101      	movs	r1, #1
 800083a:	4805      	ldr	r0, [pc, #20]	@ (8000850 <StartStateLED+0x94>)
 800083c:	f002 f9c3 	bl	8002bc6 <HAL_GPIO_TogglePin>
      osDelay(100);
 8000840:	2064      	movs	r0, #100	@ 0x64
 8000842:	f00c fd2b 	bl	800d29c <osDelay>
      break;
 8000846:	e000      	b.n	800084a <StartStateLED+0x8e>
      break;
 8000848:	bf00      	nop
    switch (runState)
 800084a:	e7bd      	b.n	80007c8 <StartStateLED+0xc>
 800084c:	24009518 	.word	0x24009518
 8000850:	58022000 	.word	0x58022000

08000854 <StartOledShow>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartOledShow */
void StartOledShow(void *argument)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartOledShow */
  OLED_Init();
 800085c:	f010 fc12 	bl	8011084 <OLED_Init>
  /* Infinite loop */
  for (;;)
  {
    appOLEDShow();
 8000860:	f000 f936 	bl	8000ad0 <appOLEDShow>
    osDelay(100);
 8000864:	2064      	movs	r0, #100	@ 0x64
 8000866:	f00c fd19 	bl	800d29c <osDelay>
    appOLEDShow();
 800086a:	bf00      	nop
 800086c:	e7f8      	b.n	8000860 <StartOledShow+0xc>
	...

08000870 <StartDcSamp>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDcSamp */
void StartDcSamp(void *argument)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDcSamp */
  INA228_config(INA228_0);
 8000878:	4b0e      	ldr	r3, [pc, #56]	@ (80008b4 <StartDcSamp+0x44>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4618      	mov	r0, r3
 800087e:	f010 f8d8 	bl	8010a32 <INA228_config>
  /* Infinite loop */
  for (;;)
  {
    U = INA228_getVBUS_V(INA228_0);
 8000882:	4b0c      	ldr	r3, [pc, #48]	@ (80008b4 <StartDcSamp+0x44>)
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	4618      	mov	r0, r3
 8000888:	f010 f982 	bl	8010b90 <INA228_getVBUS_V>
 800088c:	eef0 7a40 	vmov.f32	s15, s0
 8000890:	4b09      	ldr	r3, [pc, #36]	@ (80008b8 <StartDcSamp+0x48>)
 8000892:	edc3 7a00 	vstr	s15, [r3]
    I = INA228_getCURRENT_A(INA228_0);
 8000896:	4b07      	ldr	r3, [pc, #28]	@ (80008b4 <StartDcSamp+0x44>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	4618      	mov	r0, r3
 800089c:	f010 f9fc 	bl	8010c98 <INA228_getCURRENT_A>
 80008a0:	eef0 7a40 	vmov.f32	s15, s0
 80008a4:	4b05      	ldr	r3, [pc, #20]	@ (80008bc <StartDcSamp+0x4c>)
 80008a6:	edc3 7a00 	vstr	s15, [r3]
    osDelay(10);
 80008aa:	200a      	movs	r0, #10
 80008ac:	f00c fcf6 	bl	800d29c <osDelay>
    U = INA228_getVBUS_V(INA228_0);
 80008b0:	bf00      	nop
 80008b2:	e7e6      	b.n	8000882 <StartDcSamp+0x12>
 80008b4:	08016ee4 	.word	0x08016ee4
 80008b8:	24009508 	.word	0x24009508
 80008bc:	2400950c 	.word	0x2400950c

080008c0 <StartUsartDebug>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartUsartDebug */
void StartUsartDebug(void *argument)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b082      	sub	sp, #8
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUsartDebug */
  /* Infinite loop */
  for (;;)
  {
    appTaskStackShow();
 80008c8:	f000 fa00 	bl	8000ccc <appTaskStackShow>
    osDelay(500);
 80008cc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80008d0:	f00c fce4 	bl	800d29c <osDelay>
    appTaskStackShow();
 80008d4:	bf00      	nop
 80008d6:	e7f7      	b.n	80008c8 <StartUsartDebug+0x8>

080008d8 <StartACVContorl>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartACVContorl */
void StartACVContorl(void *argument)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b082      	sub	sp, #8
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartACVContorl */
  /* Infinite loop */
  for (;;)
  {
#if RectifierOrInverter
    vTaskDelete(NULL);
 80008e0:	2000      	movs	r0, #0
 80008e2:	f00d fc7f 	bl	800e1e4 <vTaskDelete>
#else
    appACVControl();
#endif
    osDelay(25);
 80008e6:	2019      	movs	r0, #25
 80008e8:	f00c fcd8 	bl	800d29c <osDelay>
    vTaskDelete(NULL);
 80008ec:	bf00      	nop
 80008ee:	e7f7      	b.n	80008e0 <StartACVContorl+0x8>

080008f0 <StartCircuitProtect>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartCircuitProtect */
void StartCircuitProtect(void *argument)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCircuitProtect */
  /* Infinite loop */
  for (;;)
  {
    if (U > protection_Udc || I > protection_Idc ||
 80008f8:	4b6d      	ldr	r3, [pc, #436]	@ (8000ab0 <StartCircuitProtect+0x1c0>)
 80008fa:	edd3 7a00 	vldr	s15, [r3]
 80008fe:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 8000ab4 <StartCircuitProtect+0x1c4>
 8000902:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800090a:	dc51      	bgt.n	80009b0 <StartCircuitProtect+0xc0>
 800090c:	4b6a      	ldr	r3, [pc, #424]	@ (8000ab8 <StartCircuitProtect+0x1c8>)
 800090e:	edd3 7a00 	vldr	s15, [r3]
 8000912:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000916:	eef4 7ac7 	vcmpe.f32	s15, s14
 800091a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800091e:	dc47      	bgt.n	80009b0 <StartCircuitProtect+0xc0>
        signal_V->basic->rms_a > protection_Uac || signal_I->basic->rms_a > protection_Iac ||
 8000920:	4b66      	ldr	r3, [pc, #408]	@ (8000abc <StartCircuitProtect+0x1cc>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	edd3 7a03 	vldr	s15, [r3, #12]
    if (U > protection_Udc || I > protection_Idc ||
 800092a:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800092e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000936:	dc3b      	bgt.n	80009b0 <StartCircuitProtect+0xc0>
        signal_V->basic->rms_a > protection_Uac || signal_I->basic->rms_a > protection_Iac ||
 8000938:	4b61      	ldr	r3, [pc, #388]	@ (8000ac0 <StartCircuitProtect+0x1d0>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	edd3 7a03 	vldr	s15, [r3, #12]
 8000942:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000946:	eef4 7ac7 	vcmpe.f32	s15, s14
 800094a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800094e:	dc2f      	bgt.n	80009b0 <StartCircuitProtect+0xc0>
        signal_V->basic->rms_b > protection_Uac || signal_I->basic->rms_b > protection_Iac ||
 8000950:	4b5a      	ldr	r3, [pc, #360]	@ (8000abc <StartCircuitProtect+0x1cc>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	edd3 7a04 	vldr	s15, [r3, #16]
        signal_V->basic->rms_a > protection_Uac || signal_I->basic->rms_a > protection_Iac ||
 800095a:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800095e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000962:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000966:	dc23      	bgt.n	80009b0 <StartCircuitProtect+0xc0>
        signal_V->basic->rms_b > protection_Uac || signal_I->basic->rms_b > protection_Iac ||
 8000968:	4b55      	ldr	r3, [pc, #340]	@ (8000ac0 <StartCircuitProtect+0x1d0>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	edd3 7a04 	vldr	s15, [r3, #16]
 8000972:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000976:	eef4 7ac7 	vcmpe.f32	s15, s14
 800097a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800097e:	dc17      	bgt.n	80009b0 <StartCircuitProtect+0xc0>
        signal_V->basic->rms_c > protection_Uac || signal_I->basic->rms_c > protection_Iac)
 8000980:	4b4e      	ldr	r3, [pc, #312]	@ (8000abc <StartCircuitProtect+0x1cc>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	edd3 7a05 	vldr	s15, [r3, #20]
        signal_V->basic->rms_b > protection_Uac || signal_I->basic->rms_b > protection_Iac ||
 800098a:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800098e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000996:	dc0b      	bgt.n	80009b0 <StartCircuitProtect+0xc0>
        signal_V->basic->rms_c > protection_Uac || signal_I->basic->rms_c > protection_Iac)
 8000998:	4b49      	ldr	r3, [pc, #292]	@ (8000ac0 <StartCircuitProtect+0x1d0>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	edd3 7a05 	vldr	s15, [r3, #20]
 80009a2:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80009a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80009aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009ae:	dd0d      	ble.n	80009cc <StartCircuitProtect+0xdc>
    {
      runState = FAULT;
 80009b0:	4b44      	ldr	r3, [pc, #272]	@ (8000ac4 <StartCircuitProtect+0x1d4>)
 80009b2:	2202      	movs	r2, #2
 80009b4:	701a      	strb	r2, [r3, #0]
      osDelay(1000);
 80009b6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80009ba:	f00c fc6f 	bl	800d29c <osDelay>
      HAL_GPIO_WritePin(IR2104_SD_GPIO_Port, IR2104_SD_Pin, GPIO_PIN_RESET);
 80009be:	2200      	movs	r2, #0
 80009c0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009c4:	4840      	ldr	r0, [pc, #256]	@ (8000ac8 <StartCircuitProtect+0x1d8>)
 80009c6:	f002 f8e5 	bl	8002b94 <HAL_GPIO_WritePin>
 80009ca:	e06c      	b.n	8000aa6 <StartCircuitProtect+0x1b6>
    }
    else if (runState == START &&
 80009cc:	4b3d      	ldr	r3, [pc, #244]	@ (8000ac4 <StartCircuitProtect+0x1d4>)
 80009ce:	781b      	ldrb	r3, [r3, #0]
 80009d0:	b2db      	uxtb	r3, r3
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d167      	bne.n	8000aa6 <StartCircuitProtect+0x1b6>
             runState != FAULT &&
 80009d6:	4b3b      	ldr	r3, [pc, #236]	@ (8000ac4 <StartCircuitProtect+0x1d4>)
 80009d8:	781b      	ldrb	r3, [r3, #0]
 80009da:	b2db      	uxtb	r3, r3
    else if (runState == START &&
 80009dc:	2b02      	cmp	r3, #2
 80009de:	d062      	beq.n	8000aa6 <StartCircuitProtect+0x1b6>
             fabs(signal_V->basic->park_q) < 0.02f &&
 80009e0:	4b36      	ldr	r3, [pc, #216]	@ (8000abc <StartCircuitProtect+0x1cc>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80009ea:	eef0 7ae7 	vabs.f32	s15, s15
             runState != FAULT &&
 80009ee:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8000acc <StartCircuitProtect+0x1dc>
 80009f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80009f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009fa:	d554      	bpl.n	8000aa6 <StartCircuitProtect+0x1b6>
             signal_V->basic->rms_a > 5.f &&
 80009fc:	4b2f      	ldr	r3, [pc, #188]	@ (8000abc <StartCircuitProtect+0x1cc>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	edd3 7a03 	vldr	s15, [r3, #12]
             fabs(signal_V->basic->park_q) < 0.02f &&
 8000a06:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8000a0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a12:	dd48      	ble.n	8000aa6 <StartCircuitProtect+0x1b6>
             signal_I->basic->rms_a > 0.5f)
 8000a14:	4b2a      	ldr	r3, [pc, #168]	@ (8000ac0 <StartCircuitProtect+0x1d0>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	edd3 7a03 	vldr	s15, [r3, #12]
             signal_V->basic->rms_a > 5.f &&
 8000a1e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000a22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a2a:	dd3c      	ble.n	8000aa6 <StartCircuitProtect+0x1b6>
    {
      osDelay(1000); // 延迟时间是否合适需根据具体情况调整
 8000a2c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a30:	f00c fc34 	bl	800d29c <osDelay>
      // 防止上电瞬间误判
      if (runState == START &&
 8000a34:	4b23      	ldr	r3, [pc, #140]	@ (8000ac4 <StartCircuitProtect+0x1d4>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	b2db      	uxtb	r3, r3
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d133      	bne.n	8000aa6 <StartCircuitProtect+0x1b6>
          runState != FAULT &&
 8000a3e:	4b21      	ldr	r3, [pc, #132]	@ (8000ac4 <StartCircuitProtect+0x1d4>)
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	b2db      	uxtb	r3, r3
      if (runState == START &&
 8000a44:	2b02      	cmp	r3, #2
 8000a46:	d02e      	beq.n	8000aa6 <StartCircuitProtect+0x1b6>
          fabs(signal_V->basic->park_q) < 0.02f &&
 8000a48:	4b1c      	ldr	r3, [pc, #112]	@ (8000abc <StartCircuitProtect+0x1cc>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8000a52:	eef0 7ae7 	vabs.f32	s15, s15
          runState != FAULT &&
 8000a56:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8000acc <StartCircuitProtect+0x1dc>
 8000a5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a62:	d520      	bpl.n	8000aa6 <StartCircuitProtect+0x1b6>
          signal_V->basic->rms_a > 5.f &&
 8000a64:	4b15      	ldr	r3, [pc, #84]	@ (8000abc <StartCircuitProtect+0x1cc>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	edd3 7a03 	vldr	s15, [r3, #12]
          fabs(signal_V->basic->park_q) < 0.02f &&
 8000a6e:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8000a72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a7a:	dd14      	ble.n	8000aa6 <StartCircuitProtect+0x1b6>
          signal_I->basic->rms_a > 0.5f)
 8000a7c:	4b10      	ldr	r3, [pc, #64]	@ (8000ac0 <StartCircuitProtect+0x1d0>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	edd3 7a03 	vldr	s15, [r3, #12]
          signal_V->basic->rms_a > 5.f &&
 8000a86:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000a8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a92:	dd08      	ble.n	8000aa6 <StartCircuitProtect+0x1b6>
      {
        runState = RUN;
 8000a94:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac4 <StartCircuitProtect+0x1d4>)
 8000a96:	2201      	movs	r2, #1
 8000a98:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_WritePin(IR2104_SD_GPIO_Port, IR2104_SD_Pin, GPIO_PIN_SET);
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000aa0:	4809      	ldr	r0, [pc, #36]	@ (8000ac8 <StartCircuitProtect+0x1d8>)
 8000aa2:	f002 f877 	bl	8002b94 <HAL_GPIO_WritePin>
      }
    }
    osDelay(10);
 8000aa6:	200a      	movs	r0, #10
 8000aa8:	f00c fbf8 	bl	800d29c <osDelay>
    if (U > protection_Udc || I > protection_Idc ||
 8000aac:	e724      	b.n	80008f8 <StartCircuitProtect+0x8>
 8000aae:	bf00      	nop
 8000ab0:	24009508 	.word	0x24009508
 8000ab4:	42b40000 	.word	0x42b40000
 8000ab8:	2400950c 	.word	0x2400950c
 8000abc:	24009510 	.word	0x24009510
 8000ac0:	24009514 	.word	0x24009514
 8000ac4:	24009518 	.word	0x24009518
 8000ac8:	58020000 	.word	0x58020000
 8000acc:	3ca3d70a 	.word	0x3ca3d70a

08000ad0 <appOLEDShow>:

/**
 * @brief OLED显示
 */
static void appOLEDShow()
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b086      	sub	sp, #24
 8000ad4:	af04      	add	r7, sp, #16
  static uint8_t text[32] = {0};
  sprintf((char *)text, "Ua: %5.2f Ub: %5.2f", signal_V->basic->rms_a, signal_V->basic->rms_b);
 8000ad6:	4b70      	ldr	r3, [pc, #448]	@ (8000c98 <appOLEDShow+0x1c8>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	edd3 7a03 	vldr	s15, [r3, #12]
 8000ae0:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000ae4:	4b6c      	ldr	r3, [pc, #432]	@ (8000c98 <appOLEDShow+0x1c8>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	edd3 7a04 	vldr	s15, [r3, #16]
 8000aee:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000af2:	ed8d 7b00 	vstr	d7, [sp]
 8000af6:	ec53 2b16 	vmov	r2, r3, d6
 8000afa:	4968      	ldr	r1, [pc, #416]	@ (8000c9c <appOLEDShow+0x1cc>)
 8000afc:	4868      	ldr	r0, [pc, #416]	@ (8000ca0 <appOLEDShow+0x1d0>)
 8000afe:	f012 f9e5 	bl	8012ecc <siprintf>
  OLED_ShowString(0, 0, text, 12);
 8000b02:	230c      	movs	r3, #12
 8000b04:	4a66      	ldr	r2, [pc, #408]	@ (8000ca0 <appOLEDShow+0x1d0>)
 8000b06:	2100      	movs	r1, #0
 8000b08:	2000      	movs	r0, #0
 8000b0a:	f010 fa87 	bl	801101c <OLED_ShowString>
  sprintf((char *)text, "Uc: %5.2f Ia: %5.2f", signal_V->basic->rms_c, signal_I->basic->rms_a);
 8000b0e:	4b62      	ldr	r3, [pc, #392]	@ (8000c98 <appOLEDShow+0x1c8>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	edd3 7a05 	vldr	s15, [r3, #20]
 8000b18:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000b1c:	4b61      	ldr	r3, [pc, #388]	@ (8000ca4 <appOLEDShow+0x1d4>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	edd3 7a03 	vldr	s15, [r3, #12]
 8000b26:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b2a:	ed8d 7b00 	vstr	d7, [sp]
 8000b2e:	ec53 2b16 	vmov	r2, r3, d6
 8000b32:	495d      	ldr	r1, [pc, #372]	@ (8000ca8 <appOLEDShow+0x1d8>)
 8000b34:	485a      	ldr	r0, [pc, #360]	@ (8000ca0 <appOLEDShow+0x1d0>)
 8000b36:	f012 f9c9 	bl	8012ecc <siprintf>
  OLED_ShowString(0, 12, text, 12);
 8000b3a:	230c      	movs	r3, #12
 8000b3c:	4a58      	ldr	r2, [pc, #352]	@ (8000ca0 <appOLEDShow+0x1d0>)
 8000b3e:	210c      	movs	r1, #12
 8000b40:	2000      	movs	r0, #0
 8000b42:	f010 fa6b 	bl	801101c <OLED_ShowString>
  sprintf((char *)text, "Ib: %5.2f Ic: %5.2f", signal_I->basic->rms_b, signal_I->basic->rms_c);
 8000b46:	4b57      	ldr	r3, [pc, #348]	@ (8000ca4 <appOLEDShow+0x1d4>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	edd3 7a04 	vldr	s15, [r3, #16]
 8000b50:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000b54:	4b53      	ldr	r3, [pc, #332]	@ (8000ca4 <appOLEDShow+0x1d4>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	edd3 7a05 	vldr	s15, [r3, #20]
 8000b5e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b62:	ed8d 7b00 	vstr	d7, [sp]
 8000b66:	ec53 2b16 	vmov	r2, r3, d6
 8000b6a:	4950      	ldr	r1, [pc, #320]	@ (8000cac <appOLEDShow+0x1dc>)
 8000b6c:	484c      	ldr	r0, [pc, #304]	@ (8000ca0 <appOLEDShow+0x1d0>)
 8000b6e:	f012 f9ad 	bl	8012ecc <siprintf>
  OLED_ShowString(0, 24, text, 12);
 8000b72:	230c      	movs	r3, #12
 8000b74:	4a4a      	ldr	r2, [pc, #296]	@ (8000ca0 <appOLEDShow+0x1d0>)
 8000b76:	2118      	movs	r1, #24
 8000b78:	2000      	movs	r0, #0
 8000b7a:	f010 fa4f 	bl	801101c <OLED_ShowString>
  sprintf((char *)text, "U: %5.2f I: %5.2f", U, I);
 8000b7e:	4b4c      	ldr	r3, [pc, #304]	@ (8000cb0 <appOLEDShow+0x1e0>)
 8000b80:	edd3 7a00 	vldr	s15, [r3]
 8000b84:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000b88:	4b4a      	ldr	r3, [pc, #296]	@ (8000cb4 <appOLEDShow+0x1e4>)
 8000b8a:	edd3 7a00 	vldr	s15, [r3]
 8000b8e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b92:	ed8d 7b00 	vstr	d7, [sp]
 8000b96:	ec53 2b16 	vmov	r2, r3, d6
 8000b9a:	4947      	ldr	r1, [pc, #284]	@ (8000cb8 <appOLEDShow+0x1e8>)
 8000b9c:	4840      	ldr	r0, [pc, #256]	@ (8000ca0 <appOLEDShow+0x1d0>)
 8000b9e:	f012 f995 	bl	8012ecc <siprintf>
  OLED_ShowString(0, 36, text, 12);
 8000ba2:	230c      	movs	r3, #12
 8000ba4:	4a3e      	ldr	r2, [pc, #248]	@ (8000ca0 <appOLEDShow+0x1d0>)
 8000ba6:	2124      	movs	r1, #36	@ 0x24
 8000ba8:	2000      	movs	r0, #0
 8000baa:	f010 fa37 	bl	801101c <OLED_ShowString>
  float n = (signal_V->basic->rms_a * signal_I->basic->rms_a + signal_V->basic->rms_b * signal_I->basic->rms_b + signal_V->basic->rms_c * signal_I->basic->rms_c) / (U * I) * 100.f;
 8000bae:	4b3a      	ldr	r3, [pc, #232]	@ (8000c98 <appOLEDShow+0x1c8>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	ed93 7a03 	vldr	s14, [r3, #12]
 8000bb8:	4b3a      	ldr	r3, [pc, #232]	@ (8000ca4 <appOLEDShow+0x1d4>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	edd3 7a03 	vldr	s15, [r3, #12]
 8000bc2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000bc6:	4b34      	ldr	r3, [pc, #208]	@ (8000c98 <appOLEDShow+0x1c8>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	edd3 6a04 	vldr	s13, [r3, #16]
 8000bd0:	4b34      	ldr	r3, [pc, #208]	@ (8000ca4 <appOLEDShow+0x1d4>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	edd3 7a04 	vldr	s15, [r3, #16]
 8000bda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000bde:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000be2:	4b2d      	ldr	r3, [pc, #180]	@ (8000c98 <appOLEDShow+0x1c8>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	edd3 6a05 	vldr	s13, [r3, #20]
 8000bec:	4b2d      	ldr	r3, [pc, #180]	@ (8000ca4 <appOLEDShow+0x1d4>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	edd3 7a05 	vldr	s15, [r3, #20]
 8000bf6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000bfa:	ee77 6a27 	vadd.f32	s13, s14, s15
 8000bfe:	4b2c      	ldr	r3, [pc, #176]	@ (8000cb0 <appOLEDShow+0x1e0>)
 8000c00:	ed93 7a00 	vldr	s14, [r3]
 8000c04:	4b2b      	ldr	r3, [pc, #172]	@ (8000cb4 <appOLEDShow+0x1e4>)
 8000c06:	edd3 7a00 	vldr	s15, [r3]
 8000c0a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000c0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000c12:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8000cbc <appOLEDShow+0x1ec>
 8000c16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c1a:	edc7 7a01 	vstr	s15, [r7, #4]
  if (n > 100.f)
 8000c1e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c22:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8000cbc <appOLEDShow+0x1ec>
 8000c26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c2e:	dd02      	ble.n	8000c36 <appOLEDShow+0x166>
  {
    n = 100.f;
 8000c30:	4b23      	ldr	r3, [pc, #140]	@ (8000cc0 <appOLEDShow+0x1f0>)
 8000c32:	607b      	str	r3, [r7, #4]
 8000c34:	e009      	b.n	8000c4a <appOLEDShow+0x17a>
  }
  else if (n < 0.f)
 8000c36:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c3a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000c3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c42:	d502      	bpl.n	8000c4a <appOLEDShow+0x17a>
  {
    n = 0.f;
 8000c44:	f04f 0300 	mov.w	r3, #0
 8000c48:	607b      	str	r3, [r7, #4]
  }
  // sprintf((char *)text, "cnt: %4ld n: %5.2f%%", __HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_1), n);
  sprintf((char *)text, "d: %5.3f q: %5.3f %d", signal_I->basic->park_d, signal_I->basic->park_q, runState);
 8000c4a:	4b16      	ldr	r3, [pc, #88]	@ (8000ca4 <appOLEDShow+0x1d4>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	edd3 7a08 	vldr	s15, [r3, #32]
 8000c54:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000c58:	4b12      	ldr	r3, [pc, #72]	@ (8000ca4 <appOLEDShow+0x1d4>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8000c62:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c66:	4b17      	ldr	r3, [pc, #92]	@ (8000cc4 <appOLEDShow+0x1f4>)
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	b2db      	uxtb	r3, r3
 8000c6c:	9302      	str	r3, [sp, #8]
 8000c6e:	ed8d 7b00 	vstr	d7, [sp]
 8000c72:	ec53 2b16 	vmov	r2, r3, d6
 8000c76:	4914      	ldr	r1, [pc, #80]	@ (8000cc8 <appOLEDShow+0x1f8>)
 8000c78:	4809      	ldr	r0, [pc, #36]	@ (8000ca0 <appOLEDShow+0x1d0>)
 8000c7a:	f012 f927 	bl	8012ecc <siprintf>
  OLED_ShowString(0, 48, text, 12);
 8000c7e:	230c      	movs	r3, #12
 8000c80:	4a07      	ldr	r2, [pc, #28]	@ (8000ca0 <appOLEDShow+0x1d0>)
 8000c82:	2130      	movs	r1, #48	@ 0x30
 8000c84:	2000      	movs	r0, #0
 8000c86:	f010 f9c9 	bl	801101c <OLED_ShowString>
  OLED_Refresh();
 8000c8a:	f010 f857 	bl	8010d3c <OLED_Refresh>
}
 8000c8e:	bf00      	nop
 8000c90:	3708      	adds	r7, #8
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	24009510 	.word	0x24009510
 8000c9c:	08015518 	.word	0x08015518
 8000ca0:	2400033c 	.word	0x2400033c
 8000ca4:	24009514 	.word	0x24009514
 8000ca8:	0801552c 	.word	0x0801552c
 8000cac:	08015540 	.word	0x08015540
 8000cb0:	24009508 	.word	0x24009508
 8000cb4:	2400950c 	.word	0x2400950c
 8000cb8:	08015554 	.word	0x08015554
 8000cbc:	42c80000 	.word	0x42c80000
 8000cc0:	42c80000 	.word	0x42c80000
 8000cc4:	24009518 	.word	0x24009518
 8000cc8:	08015568 	.word	0x08015568

08000ccc <appTaskStackShow>:

/**
 * @brief 任务剩余堆栈输出
 */
static void appTaskStackShow()
{
 8000ccc:	b5b0      	push	{r4, r5, r7, lr}
 8000cce:	b0be      	sub	sp, #248	@ 0xf8
 8000cd0:	af02      	add	r7, sp, #8
  osThreadId_t currentTaskId[] = {stateLEDHandle, oledShowHandle, dcSampHandle, usartDebugHandle, acVControlHandle, circuitProtectHandle};
 8000cd2:	4b5b      	ldr	r3, [pc, #364]	@ (8000e40 <appTaskStackShow+0x174>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8000cda:	4b5a      	ldr	r3, [pc, #360]	@ (8000e44 <appTaskStackShow+0x178>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8000ce2:	4b59      	ldr	r3, [pc, #356]	@ (8000e48 <appTaskStackShow+0x17c>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8000cea:	4b58      	ldr	r3, [pc, #352]	@ (8000e4c <appTaskStackShow+0x180>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8000cf2:	4b57      	ldr	r3, [pc, #348]	@ (8000e50 <appTaskStackShow+0x184>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8000cfa:	4b56      	ldr	r3, [pc, #344]	@ (8000e54 <appTaskStackShow+0x188>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  osThreadAttr_t currentTaskAttr[] = {stateLED_attributes, oledShow_attributes, dcSamp_attributes, usartDebug_attributes, acVControl_attributes, circuitProtect_attributes};
 8000d02:	463b      	mov	r3, r7
 8000d04:	2224      	movs	r2, #36	@ 0x24
 8000d06:	2100      	movs	r1, #0
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f012 f942 	bl	8012f92 <memset>
 8000d0e:	4b52      	ldr	r3, [pc, #328]	@ (8000e58 <appTaskStackShow+0x18c>)
 8000d10:	603b      	str	r3, [r7, #0]
 8000d12:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d16:	617b      	str	r3, [r7, #20]
 8000d18:	2318      	movs	r3, #24
 8000d1a:	61bb      	str	r3, [r7, #24]
 8000d1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d20:	2224      	movs	r2, #36	@ 0x24
 8000d22:	2100      	movs	r1, #0
 8000d24:	4618      	mov	r0, r3
 8000d26:	f012 f934 	bl	8012f92 <memset>
 8000d2a:	4b4c      	ldr	r3, [pc, #304]	@ (8000e5c <appTaskStackShow+0x190>)
 8000d2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d2e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000d32:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000d34:	2318      	movs	r3, #24
 8000d36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000d38:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000d3c:	2224      	movs	r2, #36	@ 0x24
 8000d3e:	2100      	movs	r1, #0
 8000d40:	4618      	mov	r0, r3
 8000d42:	f012 f926 	bl	8012f92 <memset>
 8000d46:	4b46      	ldr	r3, [pc, #280]	@ (8000e60 <appTaskStackShow+0x194>)
 8000d48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000d4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000d50:	2328      	movs	r3, #40	@ 0x28
 8000d52:	663b      	str	r3, [r7, #96]	@ 0x60
 8000d54:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000d58:	2224      	movs	r2, #36	@ 0x24
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f012 f918 	bl	8012f92 <memset>
 8000d62:	4b40      	ldr	r3, [pc, #256]	@ (8000e64 <appTaskStackShow+0x198>)
 8000d64:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000d66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d6a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8000d6e:	2318      	movs	r3, #24
 8000d70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8000d74:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8000d78:	2224      	movs	r2, #36	@ 0x24
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f012 f908 	bl	8012f92 <memset>
 8000d82:	4b39      	ldr	r3, [pc, #228]	@ (8000e68 <appTaskStackShow+0x19c>)
 8000d84:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8000d88:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d8c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8000d90:	2328      	movs	r3, #40	@ 0x28
 8000d92:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8000d96:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8000d9a:	2224      	movs	r2, #36	@ 0x24
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f012 f8f7 	bl	8012f92 <memset>
 8000da4:	4b31      	ldr	r3, [pc, #196]	@ (8000e6c <appTaskStackShow+0x1a0>)
 8000da6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8000daa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000dae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8000db2:	2328      	movs	r3, #40	@ 0x28
 8000db4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  static int i = 0;

  static uint8_t text[32] = {0};
  sprintf((char *)text, "%d.%-10s: %4ld / %4ld \r\n", i, pcTaskGetTaskName(currentTaskId[i]), uxTaskGetStackHighWaterMark(currentTaskId[i]), currentTaskAttr[i].stack_size);
 8000db8:	4b2d      	ldr	r3, [pc, #180]	@ (8000e70 <appTaskStackShow+0x1a4>)
 8000dba:	681c      	ldr	r4, [r3, #0]
 8000dbc:	4b2c      	ldr	r3, [pc, #176]	@ (8000e70 <appTaskStackShow+0x1a4>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	009b      	lsls	r3, r3, #2
 8000dc2:	33f0      	adds	r3, #240	@ 0xf0
 8000dc4:	443b      	add	r3, r7
 8000dc6:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f00d fbd8 	bl	800e580 <pcTaskGetName>
 8000dd0:	4605      	mov	r5, r0
 8000dd2:	4b27      	ldr	r3, [pc, #156]	@ (8000e70 <appTaskStackShow+0x1a4>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	009b      	lsls	r3, r3, #2
 8000dd8:	33f0      	adds	r3, #240	@ 0xf0
 8000dda:	443b      	add	r3, r7
 8000ddc:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8000de0:	4618      	mov	r0, r3
 8000de2:	f00d fee9 	bl	800ebb8 <uxTaskGetStackHighWaterMark>
 8000de6:	4601      	mov	r1, r0
 8000de8:	4b21      	ldr	r3, [pc, #132]	@ (8000e70 <appTaskStackShow+0x1a4>)
 8000dea:	681a      	ldr	r2, [r3, #0]
 8000dec:	4613      	mov	r3, r2
 8000dee:	00db      	lsls	r3, r3, #3
 8000df0:	4413      	add	r3, r2
 8000df2:	009b      	lsls	r3, r3, #2
 8000df4:	33f0      	adds	r3, #240	@ 0xf0
 8000df6:	443b      	add	r3, r7
 8000df8:	3bdc      	subs	r3, #220	@ 0xdc
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	9301      	str	r3, [sp, #4]
 8000dfe:	9100      	str	r1, [sp, #0]
 8000e00:	462b      	mov	r3, r5
 8000e02:	4622      	mov	r2, r4
 8000e04:	491b      	ldr	r1, [pc, #108]	@ (8000e74 <appTaskStackShow+0x1a8>)
 8000e06:	481c      	ldr	r0, [pc, #112]	@ (8000e78 <appTaskStackShow+0x1ac>)
 8000e08:	f012 f860 	bl	8012ecc <siprintf>
  CDC_Transmit_FS(text, 32);
 8000e0c:	2120      	movs	r1, #32
 8000e0e:	481a      	ldr	r0, [pc, #104]	@ (8000e78 <appTaskStackShow+0x1ac>)
 8000e10:	f00f f87a 	bl	800ff08 <CDC_Transmit_FS>
  memset(text, 0, 32);
 8000e14:	2220      	movs	r2, #32
 8000e16:	2100      	movs	r1, #0
 8000e18:	4817      	ldr	r0, [pc, #92]	@ (8000e78 <appTaskStackShow+0x1ac>)
 8000e1a:	f012 f8ba 	bl	8012f92 <memset>
  if (++i >= sizeof(currentTaskId) / sizeof(currentTaskId[0]))
 8000e1e:	4b14      	ldr	r3, [pc, #80]	@ (8000e70 <appTaskStackShow+0x1a4>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	3301      	adds	r3, #1
 8000e24:	4a12      	ldr	r2, [pc, #72]	@ (8000e70 <appTaskStackShow+0x1a4>)
 8000e26:	6013      	str	r3, [r2, #0]
 8000e28:	4b11      	ldr	r3, [pc, #68]	@ (8000e70 <appTaskStackShow+0x1a4>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	2b05      	cmp	r3, #5
 8000e2e:	d902      	bls.n	8000e36 <appTaskStackShow+0x16a>
  {
    i = 0;
 8000e30:	4b0f      	ldr	r3, [pc, #60]	@ (8000e70 <appTaskStackShow+0x1a4>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	601a      	str	r2, [r3, #0]
  }
}
 8000e36:	bf00      	nop
 8000e38:	37f0      	adds	r7, #240	@ 0xf0
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bdb0      	pop	{r4, r5, r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	24000324 	.word	0x24000324
 8000e44:	24000328 	.word	0x24000328
 8000e48:	2400032c 	.word	0x2400032c
 8000e4c:	24000330 	.word	0x24000330
 8000e50:	24000334 	.word	0x24000334
 8000e54:	24000338 	.word	0x24000338
 8000e58:	080154d0 	.word	0x080154d0
 8000e5c:	080154dc 	.word	0x080154dc
 8000e60:	080154e8 	.word	0x080154e8
 8000e64:	080154f0 	.word	0x080154f0
 8000e68:	080154fc 	.word	0x080154fc
 8000e6c:	08015508 	.word	0x08015508
 8000e70:	2400035c 	.word	0x2400035c
 8000e74:	08015580 	.word	0x08015580
 8000e78:	24000360 	.word	0x24000360

08000e7c <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b08c      	sub	sp, #48	@ 0x30
 8000e80:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e82:	f107 031c 	add.w	r3, r7, #28
 8000e86:	2200      	movs	r2, #0
 8000e88:	601a      	str	r2, [r3, #0]
 8000e8a:	605a      	str	r2, [r3, #4]
 8000e8c:	609a      	str	r2, [r3, #8]
 8000e8e:	60da      	str	r2, [r3, #12]
 8000e90:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e92:	4b73      	ldr	r3, [pc, #460]	@ (8001060 <MX_GPIO_Init+0x1e4>)
 8000e94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e98:	4a71      	ldr	r2, [pc, #452]	@ (8001060 <MX_GPIO_Init+0x1e4>)
 8000e9a:	f043 0304 	orr.w	r3, r3, #4
 8000e9e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ea2:	4b6f      	ldr	r3, [pc, #444]	@ (8001060 <MX_GPIO_Init+0x1e4>)
 8000ea4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ea8:	f003 0304 	and.w	r3, r3, #4
 8000eac:	61bb      	str	r3, [r7, #24]
 8000eae:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000eb0:	4b6b      	ldr	r3, [pc, #428]	@ (8001060 <MX_GPIO_Init+0x1e4>)
 8000eb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eb6:	4a6a      	ldr	r2, [pc, #424]	@ (8001060 <MX_GPIO_Init+0x1e4>)
 8000eb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ebc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ec0:	4b67      	ldr	r3, [pc, #412]	@ (8001060 <MX_GPIO_Init+0x1e4>)
 8000ec2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ec6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000eca:	617b      	str	r3, [r7, #20]
 8000ecc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ece:	4b64      	ldr	r3, [pc, #400]	@ (8001060 <MX_GPIO_Init+0x1e4>)
 8000ed0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ed4:	4a62      	ldr	r2, [pc, #392]	@ (8001060 <MX_GPIO_Init+0x1e4>)
 8000ed6:	f043 0301 	orr.w	r3, r3, #1
 8000eda:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ede:	4b60      	ldr	r3, [pc, #384]	@ (8001060 <MX_GPIO_Init+0x1e4>)
 8000ee0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ee4:	f003 0301 	and.w	r3, r3, #1
 8000ee8:	613b      	str	r3, [r7, #16]
 8000eea:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eec:	4b5c      	ldr	r3, [pc, #368]	@ (8001060 <MX_GPIO_Init+0x1e4>)
 8000eee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ef2:	4a5b      	ldr	r2, [pc, #364]	@ (8001060 <MX_GPIO_Init+0x1e4>)
 8000ef4:	f043 0302 	orr.w	r3, r3, #2
 8000ef8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000efc:	4b58      	ldr	r3, [pc, #352]	@ (8001060 <MX_GPIO_Init+0x1e4>)
 8000efe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f02:	f003 0302 	and.w	r3, r3, #2
 8000f06:	60fb      	str	r3, [r7, #12]
 8000f08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f0a:	4b55      	ldr	r3, [pc, #340]	@ (8001060 <MX_GPIO_Init+0x1e4>)
 8000f0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f10:	4a53      	ldr	r2, [pc, #332]	@ (8001060 <MX_GPIO_Init+0x1e4>)
 8000f12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f16:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f1a:	4b51      	ldr	r3, [pc, #324]	@ (8001060 <MX_GPIO_Init+0x1e4>)
 8000f1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f24:	60bb      	str	r3, [r7, #8]
 8000f26:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000f28:	4b4d      	ldr	r3, [pc, #308]	@ (8001060 <MX_GPIO_Init+0x1e4>)
 8000f2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f2e:	4a4c      	ldr	r2, [pc, #304]	@ (8001060 <MX_GPIO_Init+0x1e4>)
 8000f30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f34:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f38:	4b49      	ldr	r3, [pc, #292]	@ (8001060 <MX_GPIO_Init+0x1e4>)
 8000f3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f42:	607b      	str	r3, [r7, #4]
 8000f44:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_RST_GPIO_Port, OLED_RST_Pin, GPIO_PIN_RESET);
 8000f46:	2200      	movs	r2, #0
 8000f48:	2120      	movs	r1, #32
 8000f4a:	4846      	ldr	r0, [pc, #280]	@ (8001064 <MX_GPIO_Init+0x1e8>)
 8000f4c:	f001 fe22 	bl	8002b94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, GPIO_PIN_RESET);
 8000f50:	2200      	movs	r2, #0
 8000f52:	2102      	movs	r1, #2
 8000f54:	4844      	ldr	r0, [pc, #272]	@ (8001068 <MX_GPIO_Init+0x1ec>)
 8000f56:	f001 fe1d 	bl	8002b94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, AD7606_RST_Pin|AD7606_CS_Pin, GPIO_PIN_RESET);
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	2188      	movs	r1, #136	@ 0x88
 8000f5e:	4843      	ldr	r0, [pc, #268]	@ (800106c <MX_GPIO_Init+0x1f0>)
 8000f60:	f001 fe18 	bl	8002b94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IR2104_SD_GPIO_Port, IR2104_SD_Pin, GPIO_PIN_RESET);
 8000f64:	2200      	movs	r2, #0
 8000f66:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f6a:	4841      	ldr	r0, [pc, #260]	@ (8001070 <MX_GPIO_Init+0x1f4>)
 8000f6c:	f001 fe12 	bl	8002b94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_SET);
 8000f70:	2201      	movs	r2, #1
 8000f72:	2101      	movs	r1, #1
 8000f74:	483f      	ldr	r0, [pc, #252]	@ (8001074 <MX_GPIO_Init+0x1f8>)
 8000f76:	f001 fe0d 	bl	8002b94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, GPIO_PIN_RESET);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	2140      	movs	r1, #64	@ 0x40
 8000f7e:	483d      	ldr	r0, [pc, #244]	@ (8001074 <MX_GPIO_Init+0x1f8>)
 8000f80:	f001 fe08 	bl	8002b94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OLED_RST_Pin;
 8000f84:	2320      	movs	r3, #32
 8000f86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f90:	2303      	movs	r3, #3
 8000f92:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OLED_RST_GPIO_Port, &GPIO_InitStruct);
 8000f94:	f107 031c 	add.w	r3, r7, #28
 8000f98:	4619      	mov	r1, r3
 8000f9a:	4832      	ldr	r0, [pc, #200]	@ (8001064 <MX_GPIO_Init+0x1e8>)
 8000f9c:	f001 fc4a 	bl	8002834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OLED_CS_Pin;
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fac:	2303      	movs	r3, #3
 8000fae:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OLED_CS_GPIO_Port, &GPIO_InitStruct);
 8000fb0:	f107 031c 	add.w	r3, r7, #28
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	482c      	ldr	r0, [pc, #176]	@ (8001068 <MX_GPIO_Init+0x1ec>)
 8000fb8:	f001 fc3c 	bl	8002834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = AD7606_RST_Pin|AD7606_CS_Pin;
 8000fbc:	2388      	movs	r3, #136	@ 0x88
 8000fbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fc8:	2303      	movs	r3, #3
 8000fca:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000fcc:	f107 031c 	add.w	r3, r7, #28
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	4826      	ldr	r0, [pc, #152]	@ (800106c <MX_GPIO_Init+0x1f0>)
 8000fd4:	f001 fc2e 	bl	8002834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AD7606_BUSY_Pin;
 8000fd8:	2340      	movs	r3, #64	@ 0x40
 8000fda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000fdc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000fe0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(AD7606_BUSY_GPIO_Port, &GPIO_InitStruct);
 8000fe6:	f107 031c 	add.w	r3, r7, #28
 8000fea:	4619      	mov	r1, r3
 8000fec:	481f      	ldr	r0, [pc, #124]	@ (800106c <MX_GPIO_Init+0x1f0>)
 8000fee:	f001 fc21 	bl	8002834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IR2104_SD_Pin;
 8000ff2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ff6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001000:	2303      	movs	r3, #3
 8001002:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(IR2104_SD_GPIO_Port, &GPIO_InitStruct);
 8001004:	f107 031c 	add.w	r3, r7, #28
 8001008:	4619      	mov	r1, r3
 800100a:	4819      	ldr	r0, [pc, #100]	@ (8001070 <MX_GPIO_Init+0x1f4>)
 800100c:	f001 fc12 	bl	8002834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PI0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001010:	2301      	movs	r3, #1
 8001012:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001014:	2301      	movs	r3, #1
 8001016:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001018:	2300      	movs	r3, #0
 800101a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800101c:	2300      	movs	r3, #0
 800101e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001020:	f107 031c 	add.w	r3, r7, #28
 8001024:	4619      	mov	r1, r3
 8001026:	4813      	ldr	r0, [pc, #76]	@ (8001074 <MX_GPIO_Init+0x1f8>)
 8001028:	f001 fc04 	bl	8002834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OLED_DC_Pin;
 800102c:	2340      	movs	r3, #64	@ 0x40
 800102e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001030:	2301      	movs	r3, #1
 8001032:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001034:	2300      	movs	r3, #0
 8001036:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001038:	2303      	movs	r3, #3
 800103a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OLED_DC_GPIO_Port, &GPIO_InitStruct);
 800103c:	f107 031c 	add.w	r3, r7, #28
 8001040:	4619      	mov	r1, r3
 8001042:	480c      	ldr	r0, [pc, #48]	@ (8001074 <MX_GPIO_Init+0x1f8>)
 8001044:	f001 fbf6 	bl	8002834 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001048:	2200      	movs	r2, #0
 800104a:	2105      	movs	r1, #5
 800104c:	2017      	movs	r0, #23
 800104e:	f001 f901 	bl	8002254 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001052:	2017      	movs	r0, #23
 8001054:	f001 f918 	bl	8002288 <HAL_NVIC_EnableIRQ>

}
 8001058:	bf00      	nop
 800105a:	3730      	adds	r7, #48	@ 0x30
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	58024400 	.word	0x58024400
 8001064:	58020800 	.word	0x58020800
 8001068:	58020400 	.word	0x58020400
 800106c:	58021800 	.word	0x58021800
 8001070:	58020000 	.word	0x58020000
 8001074:	58022000 	.word	0x58022000

08001078 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800107c:	4b1b      	ldr	r3, [pc, #108]	@ (80010ec <MX_I2C1_Init+0x74>)
 800107e:	4a1c      	ldr	r2, [pc, #112]	@ (80010f0 <MX_I2C1_Init+0x78>)
 8001080:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 8001082:	4b1a      	ldr	r3, [pc, #104]	@ (80010ec <MX_I2C1_Init+0x74>)
 8001084:	4a1b      	ldr	r2, [pc, #108]	@ (80010f4 <MX_I2C1_Init+0x7c>)
 8001086:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001088:	4b18      	ldr	r3, [pc, #96]	@ (80010ec <MX_I2C1_Init+0x74>)
 800108a:	2200      	movs	r2, #0
 800108c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800108e:	4b17      	ldr	r3, [pc, #92]	@ (80010ec <MX_I2C1_Init+0x74>)
 8001090:	2201      	movs	r2, #1
 8001092:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001094:	4b15      	ldr	r3, [pc, #84]	@ (80010ec <MX_I2C1_Init+0x74>)
 8001096:	2200      	movs	r2, #0
 8001098:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800109a:	4b14      	ldr	r3, [pc, #80]	@ (80010ec <MX_I2C1_Init+0x74>)
 800109c:	2200      	movs	r2, #0
 800109e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80010a0:	4b12      	ldr	r3, [pc, #72]	@ (80010ec <MX_I2C1_Init+0x74>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010a6:	4b11      	ldr	r3, [pc, #68]	@ (80010ec <MX_I2C1_Init+0x74>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010ac:	4b0f      	ldr	r3, [pc, #60]	@ (80010ec <MX_I2C1_Init+0x74>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010b2:	480e      	ldr	r0, [pc, #56]	@ (80010ec <MX_I2C1_Init+0x74>)
 80010b4:	f001 fdbc 	bl	8002c30 <HAL_I2C_Init>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80010be:	f000 fa33 	bl	8001528 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80010c2:	2100      	movs	r1, #0
 80010c4:	4809      	ldr	r0, [pc, #36]	@ (80010ec <MX_I2C1_Init+0x74>)
 80010c6:	f002 fb3f 	bl	8003748 <HAL_I2CEx_ConfigAnalogFilter>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80010d0:	f000 fa2a 	bl	8001528 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80010d4:	2100      	movs	r1, #0
 80010d6:	4805      	ldr	r0, [pc, #20]	@ (80010ec <MX_I2C1_Init+0x74>)
 80010d8:	f002 fb81 	bl	80037de <HAL_I2CEx_ConfigDigitalFilter>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80010e2:	f000 fa21 	bl	8001528 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	24000380 	.word	0x24000380
 80010f0:	40005400 	.word	0x40005400
 80010f4:	307075b1 	.word	0x307075b1

080010f8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b0ba      	sub	sp, #232	@ 0xe8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001100:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001104:	2200      	movs	r2, #0
 8001106:	601a      	str	r2, [r3, #0]
 8001108:	605a      	str	r2, [r3, #4]
 800110a:	609a      	str	r2, [r3, #8]
 800110c:	60da      	str	r2, [r3, #12]
 800110e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001110:	f107 0310 	add.w	r3, r7, #16
 8001114:	22c0      	movs	r2, #192	@ 0xc0
 8001116:	2100      	movs	r1, #0
 8001118:	4618      	mov	r0, r3
 800111a:	f011 ff3a 	bl	8012f92 <memset>
  if(i2cHandle->Instance==I2C1)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4a26      	ldr	r2, [pc, #152]	@ (80011bc <HAL_I2C_MspInit+0xc4>)
 8001124:	4293      	cmp	r3, r2
 8001126:	d145      	bne.n	80011b4 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001128:	f04f 0208 	mov.w	r2, #8
 800112c:	f04f 0300 	mov.w	r3, #0
 8001130:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8001134:	2300      	movs	r3, #0
 8001136:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800113a:	f107 0310 	add.w	r3, r7, #16
 800113e:	4618      	mov	r0, r3
 8001140:	f004 fe94 	bl	8005e6c <HAL_RCCEx_PeriphCLKConfig>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800114a:	f000 f9ed 	bl	8001528 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800114e:	4b1c      	ldr	r3, [pc, #112]	@ (80011c0 <HAL_I2C_MspInit+0xc8>)
 8001150:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001154:	4a1a      	ldr	r2, [pc, #104]	@ (80011c0 <HAL_I2C_MspInit+0xc8>)
 8001156:	f043 0302 	orr.w	r3, r3, #2
 800115a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800115e:	4b18      	ldr	r3, [pc, #96]	@ (80011c0 <HAL_I2C_MspInit+0xc8>)
 8001160:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001164:	f003 0302 	and.w	r3, r3, #2
 8001168:	60fb      	str	r3, [r7, #12]
 800116a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800116c:	23c0      	movs	r3, #192	@ 0xc0
 800116e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001172:	2312      	movs	r3, #18
 8001174:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001178:	2300      	movs	r3, #0
 800117a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117e:	2300      	movs	r3, #0
 8001180:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001184:	2304      	movs	r3, #4
 8001186:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800118a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800118e:	4619      	mov	r1, r3
 8001190:	480c      	ldr	r0, [pc, #48]	@ (80011c4 <HAL_I2C_MspInit+0xcc>)
 8001192:	f001 fb4f 	bl	8002834 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001196:	4b0a      	ldr	r3, [pc, #40]	@ (80011c0 <HAL_I2C_MspInit+0xc8>)
 8001198:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800119c:	4a08      	ldr	r2, [pc, #32]	@ (80011c0 <HAL_I2C_MspInit+0xc8>)
 800119e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80011a2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80011a6:	4b06      	ldr	r3, [pc, #24]	@ (80011c0 <HAL_I2C_MspInit+0xc8>)
 80011a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011b0:	60bb      	str	r3, [r7, #8]
 80011b2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80011b4:	bf00      	nop
 80011b6:	37e8      	adds	r7, #232	@ 0xe8
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	40005400 	.word	0x40005400
 80011c0:	58024400 	.word	0x58024400
 80011c4:	58020400 	.word	0x58020400

080011c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80011ce:	f000 f961 	bl	8001494 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80011d2:	4b40      	ldr	r3, [pc, #256]	@ (80012d4 <main+0x10c>)
 80011d4:	695b      	ldr	r3, [r3, #20]
 80011d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d11b      	bne.n	8001216 <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80011de:	f3bf 8f4f 	dsb	sy
}
 80011e2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80011e4:	f3bf 8f6f 	isb	sy
}
 80011e8:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80011ea:	4b3a      	ldr	r3, [pc, #232]	@ (80012d4 <main+0x10c>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80011f2:	f3bf 8f4f 	dsb	sy
}
 80011f6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80011f8:	f3bf 8f6f 	isb	sy
}
 80011fc:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80011fe:	4b35      	ldr	r3, [pc, #212]	@ (80012d4 <main+0x10c>)
 8001200:	695b      	ldr	r3, [r3, #20]
 8001202:	4a34      	ldr	r2, [pc, #208]	@ (80012d4 <main+0x10c>)
 8001204:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001208:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800120a:	f3bf 8f4f 	dsb	sy
}
 800120e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001210:	f3bf 8f6f 	isb	sy
}
 8001214:	e000      	b.n	8001218 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001216:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001218:	4b2e      	ldr	r3, [pc, #184]	@ (80012d4 <main+0x10c>)
 800121a:	695b      	ldr	r3, [r3, #20]
 800121c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001220:	2b00      	cmp	r3, #0
 8001222:	d138      	bne.n	8001296 <main+0xce>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8001224:	4b2b      	ldr	r3, [pc, #172]	@ (80012d4 <main+0x10c>)
 8001226:	2200      	movs	r2, #0
 8001228:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800122c:	f3bf 8f4f 	dsb	sy
}
 8001230:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001232:	4b28      	ldr	r3, [pc, #160]	@ (80012d4 <main+0x10c>)
 8001234:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001238:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	0b5b      	lsrs	r3, r3, #13
 800123e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001242:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	08db      	lsrs	r3, r3, #3
 8001248:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800124c:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	015a      	lsls	r2, r3, #5
 8001252:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8001256:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001258:	687a      	ldr	r2, [r7, #4]
 800125a:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800125c:	491d      	ldr	r1, [pc, #116]	@ (80012d4 <main+0x10c>)
 800125e:	4313      	orrs	r3, r2
 8001260:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	1e5a      	subs	r2, r3, #1
 8001268:	607a      	str	r2, [r7, #4]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d1ef      	bne.n	800124e <main+0x86>
    } while(sets-- != 0U);
 800126e:	68bb      	ldr	r3, [r7, #8]
 8001270:	1e5a      	subs	r2, r3, #1
 8001272:	60ba      	str	r2, [r7, #8]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d1e5      	bne.n	8001244 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8001278:	f3bf 8f4f 	dsb	sy
}
 800127c:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800127e:	4b15      	ldr	r3, [pc, #84]	@ (80012d4 <main+0x10c>)
 8001280:	695b      	ldr	r3, [r3, #20]
 8001282:	4a14      	ldr	r2, [pc, #80]	@ (80012d4 <main+0x10c>)
 8001284:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001288:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800128a:	f3bf 8f4f 	dsb	sy
}
 800128e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001290:	f3bf 8f6f 	isb	sy
}
 8001294:	e000      	b.n	8001298 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001296:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001298:	f000 fe98 	bl	8001fcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800129c:	f000 f81c 	bl	80012d8 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80012a0:	f000 f8c8 	bl	8001434 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012a4:	f7ff fdea 	bl	8000e7c <MX_GPIO_Init>
  MX_SPI2_Init();
 80012a8:	f000 f99a 	bl	80015e0 <MX_SPI2_Init>
  MX_TIM2_Init();
 80012ac:	f000 fd52 	bl	8001d54 <MX_TIM2_Init>
  MX_I2C1_Init();
 80012b0:	f7ff fee2 	bl	8001078 <MX_I2C1_Init>
  MX_TIM1_Init();
 80012b4:	f000 fc86 	bl	8001bc4 <MX_TIM1_Init>
  MX_DAC1_Init();
 80012b8:	f7ff f978 	bl	80005ac <MX_DAC1_Init>
  MX_SPI1_Init();
 80012bc:	f000 f93a 	bl	8001534 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  MX_USB_DEVICE_Init();
 80012c0:	f00e fd62 	bl	800fd88 <MX_USB_DEVICE_Init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80012c4:	f00b ff0e 	bl	800d0e4 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80012c8:	f7ff f9f0 	bl	80006ac <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80012cc:	f00b ff2e 	bl	800d12c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80012d0:	bf00      	nop
 80012d2:	e7fd      	b.n	80012d0 <main+0x108>
 80012d4:	e000ed00 	.word	0xe000ed00

080012d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b09e      	sub	sp, #120	@ 0x78
 80012dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012de:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80012e2:	224c      	movs	r2, #76	@ 0x4c
 80012e4:	2100      	movs	r1, #0
 80012e6:	4618      	mov	r0, r3
 80012e8:	f011 fe53 	bl	8012f92 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012ec:	f107 030c 	add.w	r3, r7, #12
 80012f0:	2220      	movs	r2, #32
 80012f2:	2100      	movs	r1, #0
 80012f4:	4618      	mov	r0, r3
 80012f6:	f011 fe4c 	bl	8012f92 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80012fa:	2002      	movs	r0, #2
 80012fc:	f003 fd5a 	bl	8004db4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001300:	2300      	movs	r3, #0
 8001302:	60bb      	str	r3, [r7, #8]
 8001304:	4b48      	ldr	r3, [pc, #288]	@ (8001428 <SystemClock_Config+0x150>)
 8001306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001308:	4a47      	ldr	r2, [pc, #284]	@ (8001428 <SystemClock_Config+0x150>)
 800130a:	f023 0301 	bic.w	r3, r3, #1
 800130e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001310:	4b45      	ldr	r3, [pc, #276]	@ (8001428 <SystemClock_Config+0x150>)
 8001312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001314:	f003 0301 	and.w	r3, r3, #1
 8001318:	60bb      	str	r3, [r7, #8]
 800131a:	4b44      	ldr	r3, [pc, #272]	@ (800142c <SystemClock_Config+0x154>)
 800131c:	699b      	ldr	r3, [r3, #24]
 800131e:	4a43      	ldr	r2, [pc, #268]	@ (800142c <SystemClock_Config+0x154>)
 8001320:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001324:	6193      	str	r3, [r2, #24]
 8001326:	4b41      	ldr	r3, [pc, #260]	@ (800142c <SystemClock_Config+0x154>)
 8001328:	699b      	ldr	r3, [r3, #24]
 800132a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800132e:	60bb      	str	r3, [r7, #8]
 8001330:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001332:	bf00      	nop
 8001334:	4b3d      	ldr	r3, [pc, #244]	@ (800142c <SystemClock_Config+0x154>)
 8001336:	699b      	ldr	r3, [r3, #24]
 8001338:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800133c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001340:	d1f8      	bne.n	8001334 <SystemClock_Config+0x5c>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001342:	4b3b      	ldr	r3, [pc, #236]	@ (8001430 <SystemClock_Config+0x158>)
 8001344:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001348:	4a39      	ldr	r2, [pc, #228]	@ (8001430 <SystemClock_Config+0x158>)
 800134a:	f043 0302 	orr.w	r3, r3, #2
 800134e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001352:	4b37      	ldr	r3, [pc, #220]	@ (8001430 <SystemClock_Config+0x158>)
 8001354:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001358:	f003 0302 	and.w	r3, r3, #2
 800135c:	607b      	str	r3, [r7, #4]
 800135e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001360:	2300      	movs	r3, #0
 8001362:	603b      	str	r3, [r7, #0]
 8001364:	4b31      	ldr	r3, [pc, #196]	@ (800142c <SystemClock_Config+0x154>)
 8001366:	699b      	ldr	r3, [r3, #24]
 8001368:	4a30      	ldr	r2, [pc, #192]	@ (800142c <SystemClock_Config+0x154>)
 800136a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800136e:	6193      	str	r3, [r2, #24]
 8001370:	4b2e      	ldr	r3, [pc, #184]	@ (800142c <SystemClock_Config+0x154>)
 8001372:	699b      	ldr	r3, [r3, #24]
 8001374:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001378:	603b      	str	r3, [r7, #0]
 800137a:	4b2b      	ldr	r3, [pc, #172]	@ (8001428 <SystemClock_Config+0x150>)
 800137c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800137e:	4a2a      	ldr	r2, [pc, #168]	@ (8001428 <SystemClock_Config+0x150>)
 8001380:	f043 0301 	orr.w	r3, r3, #1
 8001384:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001386:	4b28      	ldr	r3, [pc, #160]	@ (8001428 <SystemClock_Config+0x150>)
 8001388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800138a:	f003 0301 	and.w	r3, r3, #1
 800138e:	603b      	str	r3, [r7, #0]
 8001390:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001392:	bf00      	nop
 8001394:	4b25      	ldr	r3, [pc, #148]	@ (800142c <SystemClock_Config+0x154>)
 8001396:	699b      	ldr	r3, [r3, #24]
 8001398:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800139c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80013a0:	d1f8      	bne.n	8001394 <SystemClock_Config+0xbc>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013a2:	2301      	movs	r3, #1
 80013a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013a6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013aa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013ac:	2302      	movs	r3, #2
 80013ae:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013b0:	2302      	movs	r3, #2
 80013b2:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLM = 5;
 80013b4:	2305      	movs	r3, #5
 80013b6:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 192;
 80013b8:	23c0      	movs	r3, #192	@ 0xc0
 80013ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLP = 2;
 80013bc:	2302      	movs	r3, #2
 80013be:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLQ = 20;
 80013c0:	2314      	movs	r3, #20
 80013c2:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLR = 2;
 80013c4:	2302      	movs	r3, #2
 80013c6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80013c8:	2308      	movs	r3, #8
 80013ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80013cc:	2300      	movs	r3, #0
 80013ce:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80013d0:	2300      	movs	r3, #0
 80013d2:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013d4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80013d8:	4618      	mov	r0, r3
 80013da:	f003 fd35 	bl	8004e48 <HAL_RCC_OscConfig>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <SystemClock_Config+0x110>
  {
    Error_Handler();
 80013e4:	f000 f8a0 	bl	8001528 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013e8:	233f      	movs	r3, #63	@ 0x3f
 80013ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013ec:	2303      	movs	r3, #3
 80013ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80013f0:	2300      	movs	r3, #0
 80013f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80013f4:	2308      	movs	r3, #8
 80013f6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80013f8:	2340      	movs	r3, #64	@ 0x40
 80013fa:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80013fc:	2340      	movs	r3, #64	@ 0x40
 80013fe:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001400:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001404:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001406:	2340      	movs	r3, #64	@ 0x40
 8001408:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800140a:	f107 030c 	add.w	r3, r7, #12
 800140e:	2104      	movs	r1, #4
 8001410:	4618      	mov	r0, r3
 8001412:	f004 f973 	bl	80056fc <HAL_RCC_ClockConfig>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <SystemClock_Config+0x148>
  {
    Error_Handler();
 800141c:	f000 f884 	bl	8001528 <Error_Handler>
  }
}
 8001420:	bf00      	nop
 8001422:	3778      	adds	r7, #120	@ 0x78
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	58000400 	.word	0x58000400
 800142c:	58024800 	.word	0x58024800
 8001430:	58024400 	.word	0x58024400

08001434 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b0b0      	sub	sp, #192	@ 0xc0
 8001438:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800143a:	463b      	mov	r3, r7
 800143c:	22c0      	movs	r2, #192	@ 0xc0
 800143e:	2100      	movs	r1, #0
 8001440:	4618      	mov	r0, r3
 8001442:	f011 fda6 	bl	8012f92 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2|RCC_PERIPHCLK_SPI1;
 8001446:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800144a:	f04f 0300 	mov.w	r3, #0
 800144e:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL3.PLL3M = 25;
 8001452:	2319      	movs	r3, #25
 8001454:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 300;
 8001456:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 800145a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 2;
 800145c:	2302      	movs	r3, #2
 800145e:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 2;
 8001460:	2302      	movs	r3, #2
 8001462:	637b      	str	r3, [r7, #52]	@ 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 8001464:	2302      	movs	r3, #2
 8001466:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 8001468:	2300      	movs	r3, #0
 800146a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 800146c:	2300      	movs	r3, #0
 800146e:	643b      	str	r3, [r7, #64]	@ 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8001470:	2300      	movs	r3, #0
 8001472:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL3;
 8001474:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001478:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800147a:	463b      	mov	r3, r7
 800147c:	4618      	mov	r0, r3
 800147e:	f004 fcf5 	bl	8005e6c <HAL_RCCEx_PeriphCLKConfig>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 8001488:	f000 f84e 	bl	8001528 <Error_Handler>
  }
}
 800148c:	bf00      	nop
 800148e:	37c0      	adds	r7, #192	@ 0xc0
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}

08001494 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800149a:	463b      	mov	r3, r7
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	609a      	str	r2, [r3, #8]
 80014a4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80014a6:	f000 fefd 	bl	80022a4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80014aa:	2301      	movs	r3, #1
 80014ac:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80014ae:	2300      	movs	r3, #0
 80014b0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x24000000;
 80014b2:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 80014b6:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 80014b8:	2312      	movs	r3, #18
 80014ba:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 80014bc:	2300      	movs	r3, #0
 80014be:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 80014c0:	2301      	movs	r3, #1
 80014c2:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80014c4:	2303      	movs	r3, #3
 80014c6:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 80014c8:	2300      	movs	r3, #0
 80014ca:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 80014cc:	2300      	movs	r3, #0
 80014ce:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 80014d0:	2301      	movs	r3, #1
 80014d2:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 80014d4:	2301      	movs	r3, #1
 80014d6:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80014d8:	463b      	mov	r3, r7
 80014da:	4618      	mov	r0, r3
 80014dc:	f000 ff1a 	bl	8002314 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 80014e0:	2301      	movs	r3, #1
 80014e2:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x20000000;
 80014e4:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80014e8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_128KB;
 80014ea:	2310      	movs	r3, #16
 80014ec:	723b      	strb	r3, [r7, #8]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80014ee:	463b      	mov	r3, r7
 80014f0:	4618      	mov	r0, r3
 80014f2:	f000 ff0f 	bl	8002314 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80014f6:	2004      	movs	r0, #4
 80014f8:	f000 feec 	bl	80022d4 <HAL_MPU_Enable>

}
 80014fc:	bf00      	nop
 80014fe:	3710      	adds	r7, #16
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}

08001504 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a04      	ldr	r2, [pc, #16]	@ (8001524 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d101      	bne.n	800151a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001516:	f000 fd95 	bl	8002044 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	40001000 	.word	0x40001000

08001528 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800152c:	b672      	cpsid	i
}
 800152e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001530:	bf00      	nop
 8001532:	e7fd      	b.n	8001530 <Error_Handler+0x8>

08001534 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001538:	4b27      	ldr	r3, [pc, #156]	@ (80015d8 <MX_SPI1_Init+0xa4>)
 800153a:	4a28      	ldr	r2, [pc, #160]	@ (80015dc <MX_SPI1_Init+0xa8>)
 800153c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800153e:	4b26      	ldr	r3, [pc, #152]	@ (80015d8 <MX_SPI1_Init+0xa4>)
 8001540:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001544:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8001546:	4b24      	ldr	r3, [pc, #144]	@ (80015d8 <MX_SPI1_Init+0xa4>)
 8001548:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800154c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800154e:	4b22      	ldr	r3, [pc, #136]	@ (80015d8 <MX_SPI1_Init+0xa4>)
 8001550:	2207      	movs	r2, #7
 8001552:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001554:	4b20      	ldr	r3, [pc, #128]	@ (80015d8 <MX_SPI1_Init+0xa4>)
 8001556:	2200      	movs	r2, #0
 8001558:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800155a:	4b1f      	ldr	r3, [pc, #124]	@ (80015d8 <MX_SPI1_Init+0xa4>)
 800155c:	2200      	movs	r2, #0
 800155e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001560:	4b1d      	ldr	r3, [pc, #116]	@ (80015d8 <MX_SPI1_Init+0xa4>)
 8001562:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001566:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001568:	4b1b      	ldr	r3, [pc, #108]	@ (80015d8 <MX_SPI1_Init+0xa4>)
 800156a:	2200      	movs	r2, #0
 800156c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800156e:	4b1a      	ldr	r3, [pc, #104]	@ (80015d8 <MX_SPI1_Init+0xa4>)
 8001570:	2200      	movs	r2, #0
 8001572:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001574:	4b18      	ldr	r3, [pc, #96]	@ (80015d8 <MX_SPI1_Init+0xa4>)
 8001576:	2200      	movs	r2, #0
 8001578:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800157a:	4b17      	ldr	r3, [pc, #92]	@ (80015d8 <MX_SPI1_Init+0xa4>)
 800157c:	2200      	movs	r2, #0
 800157e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001580:	4b15      	ldr	r3, [pc, #84]	@ (80015d8 <MX_SPI1_Init+0xa4>)
 8001582:	2200      	movs	r2, #0
 8001584:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001586:	4b14      	ldr	r3, [pc, #80]	@ (80015d8 <MX_SPI1_Init+0xa4>)
 8001588:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800158c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800158e:	4b12      	ldr	r3, [pc, #72]	@ (80015d8 <MX_SPI1_Init+0xa4>)
 8001590:	2200      	movs	r2, #0
 8001592:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001594:	4b10      	ldr	r3, [pc, #64]	@ (80015d8 <MX_SPI1_Init+0xa4>)
 8001596:	2200      	movs	r2, #0
 8001598:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800159a:	4b0f      	ldr	r3, [pc, #60]	@ (80015d8 <MX_SPI1_Init+0xa4>)
 800159c:	2200      	movs	r2, #0
 800159e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80015a0:	4b0d      	ldr	r3, [pc, #52]	@ (80015d8 <MX_SPI1_Init+0xa4>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80015a6:	4b0c      	ldr	r3, [pc, #48]	@ (80015d8 <MX_SPI1_Init+0xa4>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80015ac:	4b0a      	ldr	r3, [pc, #40]	@ (80015d8 <MX_SPI1_Init+0xa4>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80015b2:	4b09      	ldr	r3, [pc, #36]	@ (80015d8 <MX_SPI1_Init+0xa4>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80015b8:	4b07      	ldr	r3, [pc, #28]	@ (80015d8 <MX_SPI1_Init+0xa4>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80015be:	4b06      	ldr	r3, [pc, #24]	@ (80015d8 <MX_SPI1_Init+0xa4>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80015c4:	4804      	ldr	r0, [pc, #16]	@ (80015d8 <MX_SPI1_Init+0xa4>)
 80015c6:	f005 ffbf 	bl	8007548 <HAL_SPI_Init>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 80015d0:	f7ff ffaa 	bl	8001528 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80015d4:	bf00      	nop
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	240003d4 	.word	0x240003d4
 80015dc:	40013000 	.word	0x40013000

080015e0 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80015e4:	4b28      	ldr	r3, [pc, #160]	@ (8001688 <MX_SPI2_Init+0xa8>)
 80015e6:	4a29      	ldr	r2, [pc, #164]	@ (800168c <MX_SPI2_Init+0xac>)
 80015e8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80015ea:	4b27      	ldr	r3, [pc, #156]	@ (8001688 <MX_SPI2_Init+0xa8>)
 80015ec:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80015f0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80015f2:	4b25      	ldr	r3, [pc, #148]	@ (8001688 <MX_SPI2_Init+0xa8>)
 80015f4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80015f8:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 80015fa:	4b23      	ldr	r3, [pc, #140]	@ (8001688 <MX_SPI2_Init+0xa8>)
 80015fc:	220f      	movs	r2, #15
 80015fe:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001600:	4b21      	ldr	r3, [pc, #132]	@ (8001688 <MX_SPI2_Init+0xa8>)
 8001602:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001606:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001608:	4b1f      	ldr	r3, [pc, #124]	@ (8001688 <MX_SPI2_Init+0xa8>)
 800160a:	2200      	movs	r2, #0
 800160c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800160e:	4b1e      	ldr	r3, [pc, #120]	@ (8001688 <MX_SPI2_Init+0xa8>)
 8001610:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001614:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001616:	4b1c      	ldr	r3, [pc, #112]	@ (8001688 <MX_SPI2_Init+0xa8>)
 8001618:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800161c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800161e:	4b1a      	ldr	r3, [pc, #104]	@ (8001688 <MX_SPI2_Init+0xa8>)
 8001620:	2200      	movs	r2, #0
 8001622:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001624:	4b18      	ldr	r3, [pc, #96]	@ (8001688 <MX_SPI2_Init+0xa8>)
 8001626:	2200      	movs	r2, #0
 8001628:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800162a:	4b17      	ldr	r3, [pc, #92]	@ (8001688 <MX_SPI2_Init+0xa8>)
 800162c:	2200      	movs	r2, #0
 800162e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001630:	4b15      	ldr	r3, [pc, #84]	@ (8001688 <MX_SPI2_Init+0xa8>)
 8001632:	2200      	movs	r2, #0
 8001634:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001636:	4b14      	ldr	r3, [pc, #80]	@ (8001688 <MX_SPI2_Init+0xa8>)
 8001638:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800163c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800163e:	4b12      	ldr	r3, [pc, #72]	@ (8001688 <MX_SPI2_Init+0xa8>)
 8001640:	2200      	movs	r2, #0
 8001642:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001644:	4b10      	ldr	r3, [pc, #64]	@ (8001688 <MX_SPI2_Init+0xa8>)
 8001646:	2200      	movs	r2, #0
 8001648:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800164a:	4b0f      	ldr	r3, [pc, #60]	@ (8001688 <MX_SPI2_Init+0xa8>)
 800164c:	2200      	movs	r2, #0
 800164e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001650:	4b0d      	ldr	r3, [pc, #52]	@ (8001688 <MX_SPI2_Init+0xa8>)
 8001652:	2200      	movs	r2, #0
 8001654:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001656:	4b0c      	ldr	r3, [pc, #48]	@ (8001688 <MX_SPI2_Init+0xa8>)
 8001658:	2200      	movs	r2, #0
 800165a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800165c:	4b0a      	ldr	r3, [pc, #40]	@ (8001688 <MX_SPI2_Init+0xa8>)
 800165e:	2200      	movs	r2, #0
 8001660:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001662:	4b09      	ldr	r3, [pc, #36]	@ (8001688 <MX_SPI2_Init+0xa8>)
 8001664:	2200      	movs	r2, #0
 8001666:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001668:	4b07      	ldr	r3, [pc, #28]	@ (8001688 <MX_SPI2_Init+0xa8>)
 800166a:	2200      	movs	r2, #0
 800166c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800166e:	4b06      	ldr	r3, [pc, #24]	@ (8001688 <MX_SPI2_Init+0xa8>)
 8001670:	2200      	movs	r2, #0
 8001672:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001674:	4804      	ldr	r0, [pc, #16]	@ (8001688 <MX_SPI2_Init+0xa8>)
 8001676:	f005 ff67 	bl	8007548 <HAL_SPI_Init>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <MX_SPI2_Init+0xa4>
  {
    Error_Handler();
 8001680:	f7ff ff52 	bl	8001528 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001684:	bf00      	nop
 8001686:	bd80      	pop	{r7, pc}
 8001688:	2400045c 	.word	0x2400045c
 800168c:	40003800 	.word	0x40003800

08001690 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b08c      	sub	sp, #48	@ 0x30
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001698:	f107 031c 	add.w	r3, r7, #28
 800169c:	2200      	movs	r2, #0
 800169e:	601a      	str	r2, [r3, #0]
 80016a0:	605a      	str	r2, [r3, #4]
 80016a2:	609a      	str	r2, [r3, #8]
 80016a4:	60da      	str	r2, [r3, #12]
 80016a6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a34      	ldr	r2, [pc, #208]	@ (8001780 <HAL_SPI_MspInit+0xf0>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d12e      	bne.n	8001710 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80016b2:	4b34      	ldr	r3, [pc, #208]	@ (8001784 <HAL_SPI_MspInit+0xf4>)
 80016b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80016b8:	4a32      	ldr	r2, [pc, #200]	@ (8001784 <HAL_SPI_MspInit+0xf4>)
 80016ba:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80016be:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80016c2:	4b30      	ldr	r3, [pc, #192]	@ (8001784 <HAL_SPI_MspInit+0xf4>)
 80016c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80016c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016cc:	61bb      	str	r3, [r7, #24]
 80016ce:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d0:	4b2c      	ldr	r3, [pc, #176]	@ (8001784 <HAL_SPI_MspInit+0xf4>)
 80016d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016d6:	4a2b      	ldr	r2, [pc, #172]	@ (8001784 <HAL_SPI_MspInit+0xf4>)
 80016d8:	f043 0301 	orr.w	r3, r3, #1
 80016dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016e0:	4b28      	ldr	r3, [pc, #160]	@ (8001784 <HAL_SPI_MspInit+0xf4>)
 80016e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016e6:	f003 0301 	and.w	r3, r3, #1
 80016ea:	617b      	str	r3, [r7, #20]
 80016ec:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = OLED_SCK_Pin|OLED_SDIN_Pin;
 80016ee:	23a0      	movs	r3, #160	@ 0xa0
 80016f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f2:	2302      	movs	r3, #2
 80016f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f6:	2300      	movs	r3, #0
 80016f8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016fa:	2303      	movs	r3, #3
 80016fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80016fe:	2305      	movs	r3, #5
 8001700:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001702:	f107 031c 	add.w	r3, r7, #28
 8001706:	4619      	mov	r1, r3
 8001708:	481f      	ldr	r0, [pc, #124]	@ (8001788 <HAL_SPI_MspInit+0xf8>)
 800170a:	f001 f893 	bl	8002834 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800170e:	e032      	b.n	8001776 <HAL_SPI_MspInit+0xe6>
  else if(spiHandle->Instance==SPI2)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a1d      	ldr	r2, [pc, #116]	@ (800178c <HAL_SPI_MspInit+0xfc>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d12d      	bne.n	8001776 <HAL_SPI_MspInit+0xe6>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800171a:	4b1a      	ldr	r3, [pc, #104]	@ (8001784 <HAL_SPI_MspInit+0xf4>)
 800171c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001720:	4a18      	ldr	r2, [pc, #96]	@ (8001784 <HAL_SPI_MspInit+0xf4>)
 8001722:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001726:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800172a:	4b16      	ldr	r3, [pc, #88]	@ (8001784 <HAL_SPI_MspInit+0xf4>)
 800172c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001730:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001734:	613b      	str	r3, [r7, #16]
 8001736:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001738:	4b12      	ldr	r3, [pc, #72]	@ (8001784 <HAL_SPI_MspInit+0xf4>)
 800173a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800173e:	4a11      	ldr	r2, [pc, #68]	@ (8001784 <HAL_SPI_MspInit+0xf4>)
 8001740:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001744:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001748:	4b0e      	ldr	r3, [pc, #56]	@ (8001784 <HAL_SPI_MspInit+0xf4>)
 800174a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800174e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001752:	60fb      	str	r3, [r7, #12]
 8001754:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001756:	2306      	movs	r3, #6
 8001758:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175a:	2302      	movs	r3, #2
 800175c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175e:	2300      	movs	r3, #0
 8001760:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001762:	2300      	movs	r3, #0
 8001764:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001766:	2305      	movs	r3, #5
 8001768:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800176a:	f107 031c 	add.w	r3, r7, #28
 800176e:	4619      	mov	r1, r3
 8001770:	4807      	ldr	r0, [pc, #28]	@ (8001790 <HAL_SPI_MspInit+0x100>)
 8001772:	f001 f85f 	bl	8002834 <HAL_GPIO_Init>
}
 8001776:	bf00      	nop
 8001778:	3730      	adds	r7, #48	@ 0x30
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	40013000 	.word	0x40013000
 8001784:	58024400 	.word	0x58024400
 8001788:	58020000 	.word	0x58020000
 800178c:	40003800 	.word	0x40003800
 8001790:	58022000 	.word	0x58022000

08001794 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800179a:	4b0c      	ldr	r3, [pc, #48]	@ (80017cc <HAL_MspInit+0x38>)
 800179c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80017a0:	4a0a      	ldr	r2, [pc, #40]	@ (80017cc <HAL_MspInit+0x38>)
 80017a2:	f043 0302 	orr.w	r3, r3, #2
 80017a6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80017aa:	4b08      	ldr	r3, [pc, #32]	@ (80017cc <HAL_MspInit+0x38>)
 80017ac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80017b0:	f003 0302 	and.w	r3, r3, #2
 80017b4:	607b      	str	r3, [r7, #4]
 80017b6:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80017b8:	2200      	movs	r2, #0
 80017ba:	210f      	movs	r1, #15
 80017bc:	f06f 0001 	mvn.w	r0, #1
 80017c0:	f000 fd48 	bl	8002254 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017c4:	bf00      	nop
 80017c6:	3708      	adds	r7, #8
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	58024400 	.word	0x58024400

080017d0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b090      	sub	sp, #64	@ 0x40
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2b0f      	cmp	r3, #15
 80017dc:	d827      	bhi.n	800182e <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80017de:	2200      	movs	r2, #0
 80017e0:	6879      	ldr	r1, [r7, #4]
 80017e2:	2036      	movs	r0, #54	@ 0x36
 80017e4:	f000 fd36 	bl	8002254 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80017e8:	2036      	movs	r0, #54	@ 0x36
 80017ea:	f000 fd4d 	bl	8002288 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80017ee:	4a29      	ldr	r2, [pc, #164]	@ (8001894 <HAL_InitTick+0xc4>)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80017f4:	4b28      	ldr	r3, [pc, #160]	@ (8001898 <HAL_InitTick+0xc8>)
 80017f6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80017fa:	4a27      	ldr	r2, [pc, #156]	@ (8001898 <HAL_InitTick+0xc8>)
 80017fc:	f043 0310 	orr.w	r3, r3, #16
 8001800:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001804:	4b24      	ldr	r3, [pc, #144]	@ (8001898 <HAL_InitTick+0xc8>)
 8001806:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800180a:	f003 0310 	and.w	r3, r3, #16
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001812:	f107 0210 	add.w	r2, r7, #16
 8001816:	f107 0314 	add.w	r3, r7, #20
 800181a:	4611      	mov	r1, r2
 800181c:	4618      	mov	r0, r3
 800181e:	f004 fae3 	bl	8005de8 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001824:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001826:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001828:	2b00      	cmp	r3, #0
 800182a:	d106      	bne.n	800183a <HAL_InitTick+0x6a>
 800182c:	e001      	b.n	8001832 <HAL_InitTick+0x62>
    return HAL_ERROR;
 800182e:	2301      	movs	r3, #1
 8001830:	e02b      	b.n	800188a <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001832:	f004 fac3 	bl	8005dbc <HAL_RCC_GetPCLK1Freq>
 8001836:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8001838:	e004      	b.n	8001844 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800183a:	f004 fabf 	bl	8005dbc <HAL_RCC_GetPCLK1Freq>
 800183e:	4603      	mov	r3, r0
 8001840:	005b      	lsls	r3, r3, #1
 8001842:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001844:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001846:	4a15      	ldr	r2, [pc, #84]	@ (800189c <HAL_InitTick+0xcc>)
 8001848:	fba2 2303 	umull	r2, r3, r2, r3
 800184c:	0c9b      	lsrs	r3, r3, #18
 800184e:	3b01      	subs	r3, #1
 8001850:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001852:	4b13      	ldr	r3, [pc, #76]	@ (80018a0 <HAL_InitTick+0xd0>)
 8001854:	4a13      	ldr	r2, [pc, #76]	@ (80018a4 <HAL_InitTick+0xd4>)
 8001856:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001858:	4b11      	ldr	r3, [pc, #68]	@ (80018a0 <HAL_InitTick+0xd0>)
 800185a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800185e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001860:	4a0f      	ldr	r2, [pc, #60]	@ (80018a0 <HAL_InitTick+0xd0>)
 8001862:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001864:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001866:	4b0e      	ldr	r3, [pc, #56]	@ (80018a0 <HAL_InitTick+0xd0>)
 8001868:	2200      	movs	r2, #0
 800186a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800186c:	4b0c      	ldr	r3, [pc, #48]	@ (80018a0 <HAL_InitTick+0xd0>)
 800186e:	2200      	movs	r2, #0
 8001870:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001872:	480b      	ldr	r0, [pc, #44]	@ (80018a0 <HAL_InitTick+0xd0>)
 8001874:	f006 fcd5 	bl	8008222 <HAL_TIM_Base_Init>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d104      	bne.n	8001888 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800187e:	4808      	ldr	r0, [pc, #32]	@ (80018a0 <HAL_InitTick+0xd0>)
 8001880:	f006 fd26 	bl	80082d0 <HAL_TIM_Base_Start_IT>
 8001884:	4603      	mov	r3, r0
 8001886:	e000      	b.n	800188a <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8001888:	2301      	movs	r3, #1
}
 800188a:	4618      	mov	r0, r3
 800188c:	3740      	adds	r7, #64	@ 0x40
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	24000008 	.word	0x24000008
 8001898:	58024400 	.word	0x58024400
 800189c:	431bde83 	.word	0x431bde83
 80018a0:	240004e4 	.word	0x240004e4
 80018a4:	40001000 	.word	0x40001000

080018a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018ac:	bf00      	nop
 80018ae:	e7fd      	b.n	80018ac <NMI_Handler+0x4>

080018b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018b4:	bf00      	nop
 80018b6:	e7fd      	b.n	80018b4 <HardFault_Handler+0x4>

080018b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018bc:	bf00      	nop
 80018be:	e7fd      	b.n	80018bc <MemManage_Handler+0x4>

080018c0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018c4:	bf00      	nop
 80018c6:	e7fd      	b.n	80018c4 <BusFault_Handler+0x4>

080018c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018cc:	bf00      	nop
 80018ce:	e7fd      	b.n	80018cc <UsageFault_Handler+0x4>

080018d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018d4:	bf00      	nop
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr

080018de <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80018de:	b580      	push	{r7, lr}
 80018e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(AD7606_BUSY_Pin);
 80018e2:	2040      	movs	r0, #64	@ 0x40
 80018e4:	f001 f989 	bl	8002bfa <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80018e8:	bf00      	nop
 80018ea:	bd80      	pop	{r7, pc}

080018ec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac1.State != HAL_DAC_STATE_RESET) {
 80018f0:	4b06      	ldr	r3, [pc, #24]	@ (800190c <TIM6_DAC_IRQHandler+0x20>)
 80018f2:	791b      	ldrb	r3, [r3, #4]
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d002      	beq.n	8001900 <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac1);
 80018fa:	4804      	ldr	r0, [pc, #16]	@ (800190c <TIM6_DAC_IRQHandler+0x20>)
 80018fc:	f000 fdc3 	bl	8002486 <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 8001900:	4803      	ldr	r0, [pc, #12]	@ (8001910 <TIM6_DAC_IRQHandler+0x24>)
 8001902:	f006 fecd 	bl	80086a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001906:	bf00      	nop
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	24000310 	.word	0x24000310
 8001910:	240004e4 	.word	0x240004e4

08001914 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001918:	4802      	ldr	r0, [pc, #8]	@ (8001924 <OTG_FS_IRQHandler+0x10>)
 800191a:	f002 f8ed 	bl	8003af8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800191e:	bf00      	nop
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	24006400 	.word	0x24006400

08001928 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  return 1;
 800192c:	2301      	movs	r3, #1
}
 800192e:	4618      	mov	r0, r3
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr

08001938 <_kill>:

int _kill(int pid, int sig)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001942:	f011 fb89 	bl	8013058 <__errno>
 8001946:	4603      	mov	r3, r0
 8001948:	2216      	movs	r2, #22
 800194a:	601a      	str	r2, [r3, #0]
  return -1;
 800194c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001950:	4618      	mov	r0, r3
 8001952:	3708      	adds	r7, #8
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}

08001958 <_exit>:

void _exit (int status)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001960:	f04f 31ff 	mov.w	r1, #4294967295
 8001964:	6878      	ldr	r0, [r7, #4]
 8001966:	f7ff ffe7 	bl	8001938 <_kill>
  while (1) {}    /* Make sure we hang here */
 800196a:	bf00      	nop
 800196c:	e7fd      	b.n	800196a <_exit+0x12>

0800196e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800196e:	b580      	push	{r7, lr}
 8001970:	b086      	sub	sp, #24
 8001972:	af00      	add	r7, sp, #0
 8001974:	60f8      	str	r0, [r7, #12]
 8001976:	60b9      	str	r1, [r7, #8]
 8001978:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800197a:	2300      	movs	r3, #0
 800197c:	617b      	str	r3, [r7, #20]
 800197e:	e00a      	b.n	8001996 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001980:	f3af 8000 	nop.w
 8001984:	4601      	mov	r1, r0
 8001986:	68bb      	ldr	r3, [r7, #8]
 8001988:	1c5a      	adds	r2, r3, #1
 800198a:	60ba      	str	r2, [r7, #8]
 800198c:	b2ca      	uxtb	r2, r1
 800198e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	3301      	adds	r3, #1
 8001994:	617b      	str	r3, [r7, #20]
 8001996:	697a      	ldr	r2, [r7, #20]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	429a      	cmp	r2, r3
 800199c:	dbf0      	blt.n	8001980 <_read+0x12>
  }

  return len;
 800199e:	687b      	ldr	r3, [r7, #4]
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3718      	adds	r7, #24
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}

080019a8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b086      	sub	sp, #24
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	60f8      	str	r0, [r7, #12]
 80019b0:	60b9      	str	r1, [r7, #8]
 80019b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019b4:	2300      	movs	r3, #0
 80019b6:	617b      	str	r3, [r7, #20]
 80019b8:	e009      	b.n	80019ce <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019ba:	68bb      	ldr	r3, [r7, #8]
 80019bc:	1c5a      	adds	r2, r3, #1
 80019be:	60ba      	str	r2, [r7, #8]
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	4618      	mov	r0, r3
 80019c4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	3301      	adds	r3, #1
 80019cc:	617b      	str	r3, [r7, #20]
 80019ce:	697a      	ldr	r2, [r7, #20]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	429a      	cmp	r2, r3
 80019d4:	dbf1      	blt.n	80019ba <_write+0x12>
  }
  return len;
 80019d6:	687b      	ldr	r3, [r7, #4]
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3718      	adds	r7, #24
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}

080019e0 <_close>:

int _close(int file)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	370c      	adds	r7, #12
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr

080019f8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b083      	sub	sp, #12
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
 8001a00:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a08:	605a      	str	r2, [r3, #4]
  return 0;
 8001a0a:	2300      	movs	r3, #0
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	370c      	adds	r7, #12
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr

08001a18 <_isatty>:

int _isatty(int file)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a20:	2301      	movs	r3, #1
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	370c      	adds	r7, #12
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr

08001a2e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	b085      	sub	sp, #20
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	60f8      	str	r0, [r7, #12]
 8001a36:	60b9      	str	r1, [r7, #8]
 8001a38:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a3a:	2300      	movs	r3, #0
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3714      	adds	r7, #20
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr

08001a48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b086      	sub	sp, #24
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a50:	4a14      	ldr	r2, [pc, #80]	@ (8001aa4 <_sbrk+0x5c>)
 8001a52:	4b15      	ldr	r3, [pc, #84]	@ (8001aa8 <_sbrk+0x60>)
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a5c:	4b13      	ldr	r3, [pc, #76]	@ (8001aac <_sbrk+0x64>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d102      	bne.n	8001a6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a64:	4b11      	ldr	r3, [pc, #68]	@ (8001aac <_sbrk+0x64>)
 8001a66:	4a12      	ldr	r2, [pc, #72]	@ (8001ab0 <_sbrk+0x68>)
 8001a68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a6a:	4b10      	ldr	r3, [pc, #64]	@ (8001aac <_sbrk+0x64>)
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4413      	add	r3, r2
 8001a72:	693a      	ldr	r2, [r7, #16]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d207      	bcs.n	8001a88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a78:	f011 faee 	bl	8013058 <__errno>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	220c      	movs	r2, #12
 8001a80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a82:	f04f 33ff 	mov.w	r3, #4294967295
 8001a86:	e009      	b.n	8001a9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a88:	4b08      	ldr	r3, [pc, #32]	@ (8001aac <_sbrk+0x64>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a8e:	4b07      	ldr	r3, [pc, #28]	@ (8001aac <_sbrk+0x64>)
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	4413      	add	r3, r2
 8001a96:	4a05      	ldr	r2, [pc, #20]	@ (8001aac <_sbrk+0x64>)
 8001a98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3718      	adds	r7, #24
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	24080000 	.word	0x24080000
 8001aa8:	00008000 	.word	0x00008000
 8001aac:	24000530 	.word	0x24000530
 8001ab0:	24009668 	.word	0x24009668

08001ab4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001ab8:	4b37      	ldr	r3, [pc, #220]	@ (8001b98 <SystemInit+0xe4>)
 8001aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001abe:	4a36      	ldr	r2, [pc, #216]	@ (8001b98 <SystemInit+0xe4>)
 8001ac0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ac4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001ac8:	4b34      	ldr	r3, [pc, #208]	@ (8001b9c <SystemInit+0xe8>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f003 030f 	and.w	r3, r3, #15
 8001ad0:	2b06      	cmp	r3, #6
 8001ad2:	d807      	bhi.n	8001ae4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001ad4:	4b31      	ldr	r3, [pc, #196]	@ (8001b9c <SystemInit+0xe8>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f023 030f 	bic.w	r3, r3, #15
 8001adc:	4a2f      	ldr	r2, [pc, #188]	@ (8001b9c <SystemInit+0xe8>)
 8001ade:	f043 0307 	orr.w	r3, r3, #7
 8001ae2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001ae4:	4b2e      	ldr	r3, [pc, #184]	@ (8001ba0 <SystemInit+0xec>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a2d      	ldr	r2, [pc, #180]	@ (8001ba0 <SystemInit+0xec>)
 8001aea:	f043 0301 	orr.w	r3, r3, #1
 8001aee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001af0:	4b2b      	ldr	r3, [pc, #172]	@ (8001ba0 <SystemInit+0xec>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001af6:	4b2a      	ldr	r3, [pc, #168]	@ (8001ba0 <SystemInit+0xec>)
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	4929      	ldr	r1, [pc, #164]	@ (8001ba0 <SystemInit+0xec>)
 8001afc:	4b29      	ldr	r3, [pc, #164]	@ (8001ba4 <SystemInit+0xf0>)
 8001afe:	4013      	ands	r3, r2
 8001b00:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001b02:	4b26      	ldr	r3, [pc, #152]	@ (8001b9c <SystemInit+0xe8>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0308 	and.w	r3, r3, #8
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d007      	beq.n	8001b1e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001b0e:	4b23      	ldr	r3, [pc, #140]	@ (8001b9c <SystemInit+0xe8>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f023 030f 	bic.w	r3, r3, #15
 8001b16:	4a21      	ldr	r2, [pc, #132]	@ (8001b9c <SystemInit+0xe8>)
 8001b18:	f043 0307 	orr.w	r3, r3, #7
 8001b1c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001b1e:	4b20      	ldr	r3, [pc, #128]	@ (8001ba0 <SystemInit+0xec>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001b24:	4b1e      	ldr	r3, [pc, #120]	@ (8001ba0 <SystemInit+0xec>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001b2a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ba0 <SystemInit+0xec>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001b30:	4b1b      	ldr	r3, [pc, #108]	@ (8001ba0 <SystemInit+0xec>)
 8001b32:	4a1d      	ldr	r2, [pc, #116]	@ (8001ba8 <SystemInit+0xf4>)
 8001b34:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001b36:	4b1a      	ldr	r3, [pc, #104]	@ (8001ba0 <SystemInit+0xec>)
 8001b38:	4a1c      	ldr	r2, [pc, #112]	@ (8001bac <SystemInit+0xf8>)
 8001b3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001b3c:	4b18      	ldr	r3, [pc, #96]	@ (8001ba0 <SystemInit+0xec>)
 8001b3e:	4a1c      	ldr	r2, [pc, #112]	@ (8001bb0 <SystemInit+0xfc>)
 8001b40:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001b42:	4b17      	ldr	r3, [pc, #92]	@ (8001ba0 <SystemInit+0xec>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001b48:	4b15      	ldr	r3, [pc, #84]	@ (8001ba0 <SystemInit+0xec>)
 8001b4a:	4a19      	ldr	r2, [pc, #100]	@ (8001bb0 <SystemInit+0xfc>)
 8001b4c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001b4e:	4b14      	ldr	r3, [pc, #80]	@ (8001ba0 <SystemInit+0xec>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001b54:	4b12      	ldr	r3, [pc, #72]	@ (8001ba0 <SystemInit+0xec>)
 8001b56:	4a16      	ldr	r2, [pc, #88]	@ (8001bb0 <SystemInit+0xfc>)
 8001b58:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001b5a:	4b11      	ldr	r3, [pc, #68]	@ (8001ba0 <SystemInit+0xec>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001b60:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba0 <SystemInit+0xec>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a0e      	ldr	r2, [pc, #56]	@ (8001ba0 <SystemInit+0xec>)
 8001b66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b6a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001b6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba0 <SystemInit+0xec>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001b72:	4b10      	ldr	r3, [pc, #64]	@ (8001bb4 <SystemInit+0x100>)
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	4b10      	ldr	r3, [pc, #64]	@ (8001bb8 <SystemInit+0x104>)
 8001b78:	4013      	ands	r3, r2
 8001b7a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001b7e:	d202      	bcs.n	8001b86 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001b80:	4b0e      	ldr	r3, [pc, #56]	@ (8001bbc <SystemInit+0x108>)
 8001b82:	2201      	movs	r2, #1
 8001b84:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001b86:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc0 <SystemInit+0x10c>)
 8001b88:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001b8c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001b8e:	bf00      	nop
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr
 8001b98:	e000ed00 	.word	0xe000ed00
 8001b9c:	52002000 	.word	0x52002000
 8001ba0:	58024400 	.word	0x58024400
 8001ba4:	eaf6ed7f 	.word	0xeaf6ed7f
 8001ba8:	02020200 	.word	0x02020200
 8001bac:	01ff0000 	.word	0x01ff0000
 8001bb0:	01010280 	.word	0x01010280
 8001bb4:	5c001000 	.word	0x5c001000
 8001bb8:	ffff0000 	.word	0xffff0000
 8001bbc:	51008108 	.word	0x51008108
 8001bc0:	52004000 	.word	0x52004000

08001bc4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b09a      	sub	sp, #104	@ 0x68
 8001bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bca:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001bce:	2200      	movs	r2, #0
 8001bd0:	601a      	str	r2, [r3, #0]
 8001bd2:	605a      	str	r2, [r3, #4]
 8001bd4:	609a      	str	r2, [r3, #8]
 8001bd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bd8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	605a      	str	r2, [r3, #4]
 8001be2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001be4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001be8:	2200      	movs	r2, #0
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	605a      	str	r2, [r3, #4]
 8001bee:	609a      	str	r2, [r3, #8]
 8001bf0:	60da      	str	r2, [r3, #12]
 8001bf2:	611a      	str	r2, [r3, #16]
 8001bf4:	615a      	str	r2, [r3, #20]
 8001bf6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001bf8:	1d3b      	adds	r3, r7, #4
 8001bfa:	222c      	movs	r2, #44	@ 0x2c
 8001bfc:	2100      	movs	r1, #0
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f011 f9c7 	bl	8012f92 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c04:	4b51      	ldr	r3, [pc, #324]	@ (8001d4c <MX_TIM1_Init+0x188>)
 8001c06:	4a52      	ldr	r2, [pc, #328]	@ (8001d50 <MX_TIM1_Init+0x18c>)
 8001c08:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001c0a:	4b50      	ldr	r3, [pc, #320]	@ (8001d4c <MX_TIM1_Init+0x188>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001c10:	4b4e      	ldr	r3, [pc, #312]	@ (8001d4c <MX_TIM1_Init+0x188>)
 8001c12:	2220      	movs	r2, #32
 8001c14:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 6000-1;
 8001c16:	4b4d      	ldr	r3, [pc, #308]	@ (8001d4c <MX_TIM1_Init+0x188>)
 8001c18:	f241 726f 	movw	r2, #5999	@ 0x176f
 8001c1c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c1e:	4b4b      	ldr	r3, [pc, #300]	@ (8001d4c <MX_TIM1_Init+0x188>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c24:	4b49      	ldr	r3, [pc, #292]	@ (8001d4c <MX_TIM1_Init+0x188>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c2a:	4b48      	ldr	r3, [pc, #288]	@ (8001d4c <MX_TIM1_Init+0x188>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001c30:	4846      	ldr	r0, [pc, #280]	@ (8001d4c <MX_TIM1_Init+0x188>)
 8001c32:	f006 faf6 	bl	8008222 <HAL_TIM_Base_Init>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001c3c:	f7ff fc74 	bl	8001528 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c40:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c44:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001c46:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	483f      	ldr	r0, [pc, #252]	@ (8001d4c <MX_TIM1_Init+0x188>)
 8001c4e:	f006 ff43 	bl	8008ad8 <HAL_TIM_ConfigClockSource>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001c58:	f7ff fc66 	bl	8001528 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c5c:	483b      	ldr	r0, [pc, #236]	@ (8001d4c <MX_TIM1_Init+0x188>)
 8001c5e:	f006 fbaf 	bl	80083c0 <HAL_TIM_PWM_Init>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001c68:	f7ff fc5e 	bl	8001528 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001c70:	2300      	movs	r3, #0
 8001c72:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c74:	2300      	movs	r3, #0
 8001c76:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c78:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	4833      	ldr	r0, [pc, #204]	@ (8001d4c <MX_TIM1_Init+0x188>)
 8001c80:	f007 fd4c 	bl	800971c <HAL_TIMEx_MasterConfigSynchronization>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001c8a:	f7ff fc4d 	bl	8001528 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c8e:	2360      	movs	r3, #96	@ 0x60
 8001c90:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 3000-1;
 8001c92:	f640 33b7 	movw	r3, #2999	@ 0xbb7
 8001c96:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001ca0:	2304      	movs	r3, #4
 8001ca2:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cac:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4825      	ldr	r0, [pc, #148]	@ (8001d4c <MX_TIM1_Init+0x188>)
 8001cb6:	f006 fdfb 	bl	80088b0 <HAL_TIM_PWM_ConfigChannel>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8001cc0:	f7ff fc32 	bl	8001528 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001cc4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001cc8:	2204      	movs	r2, #4
 8001cca:	4619      	mov	r1, r3
 8001ccc:	481f      	ldr	r0, [pc, #124]	@ (8001d4c <MX_TIM1_Init+0x188>)
 8001cce:	f006 fdef 	bl	80088b0 <HAL_TIM_PWM_ConfigChannel>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8001cd8:	f7ff fc26 	bl	8001528 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ce0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001ce4:	2208      	movs	r2, #8
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4818      	ldr	r0, [pc, #96]	@ (8001d4c <MX_TIM1_Init+0x188>)
 8001cea:	f006 fde1 	bl	80088b0 <HAL_TIM_PWM_ConfigChannel>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <MX_TIM1_Init+0x134>
  {
    Error_Handler();
 8001cf4:	f7ff fc18 	bl	8001528 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d00:	2300      	movs	r3, #0
 8001d02:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d04:	2300      	movs	r3, #0
 8001d06:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d0c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d10:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001d12:	2300      	movs	r3, #0
 8001d14:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001d16:	2300      	movs	r3, #0
 8001d18:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001d1a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d1e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001d20:	2300      	movs	r3, #0
 8001d22:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d24:	2300      	movs	r3, #0
 8001d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d28:	1d3b      	adds	r3, r7, #4
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	4807      	ldr	r0, [pc, #28]	@ (8001d4c <MX_TIM1_Init+0x188>)
 8001d2e:	f007 fd83 	bl	8009838 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d001      	beq.n	8001d3c <MX_TIM1_Init+0x178>
  {
    Error_Handler();
 8001d38:	f7ff fbf6 	bl	8001528 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001d3c:	4803      	ldr	r0, [pc, #12]	@ (8001d4c <MX_TIM1_Init+0x188>)
 8001d3e:	f000 f8b9 	bl	8001eb4 <HAL_TIM_MspPostInit>

}
 8001d42:	bf00      	nop
 8001d44:	3768      	adds	r7, #104	@ 0x68
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	24000534 	.word	0x24000534
 8001d50:	40010000 	.word	0x40010000

08001d54 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b08e      	sub	sp, #56	@ 0x38
 8001d58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d5a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d5e:	2200      	movs	r2, #0
 8001d60:	601a      	str	r2, [r3, #0]
 8001d62:	605a      	str	r2, [r3, #4]
 8001d64:	609a      	str	r2, [r3, #8]
 8001d66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d68:	f107 031c 	add.w	r3, r7, #28
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d74:	463b      	mov	r3, r7
 8001d76:	2200      	movs	r2, #0
 8001d78:	601a      	str	r2, [r3, #0]
 8001d7a:	605a      	str	r2, [r3, #4]
 8001d7c:	609a      	str	r2, [r3, #8]
 8001d7e:	60da      	str	r2, [r3, #12]
 8001d80:	611a      	str	r2, [r3, #16]
 8001d82:	615a      	str	r2, [r3, #20]
 8001d84:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d86:	4b2e      	ldr	r3, [pc, #184]	@ (8001e40 <MX_TIM2_Init+0xec>)
 8001d88:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d8c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001d8e:	4b2c      	ldr	r3, [pc, #176]	@ (8001e40 <MX_TIM2_Init+0xec>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d94:	4b2a      	ldr	r3, [pc, #168]	@ (8001e40 <MX_TIM2_Init+0xec>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 12000-1;
 8001d9a:	4b29      	ldr	r3, [pc, #164]	@ (8001e40 <MX_TIM2_Init+0xec>)
 8001d9c:	f642 62df 	movw	r2, #11999	@ 0x2edf
 8001da0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001da2:	4b27      	ldr	r3, [pc, #156]	@ (8001e40 <MX_TIM2_Init+0xec>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001da8:	4b25      	ldr	r3, [pc, #148]	@ (8001e40 <MX_TIM2_Init+0xec>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001dae:	4824      	ldr	r0, [pc, #144]	@ (8001e40 <MX_TIM2_Init+0xec>)
 8001db0:	f006 fa37 	bl	8008222 <HAL_TIM_Base_Init>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001dba:	f7ff fbb5 	bl	8001528 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dbe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001dc4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001dc8:	4619      	mov	r1, r3
 8001dca:	481d      	ldr	r0, [pc, #116]	@ (8001e40 <MX_TIM2_Init+0xec>)
 8001dcc:	f006 fe84 	bl	8008ad8 <HAL_TIM_ConfigClockSource>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001dd6:	f7ff fba7 	bl	8001528 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001dda:	4819      	ldr	r0, [pc, #100]	@ (8001e40 <MX_TIM2_Init+0xec>)
 8001ddc:	f006 faf0 	bl	80083c0 <HAL_TIM_PWM_Init>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001de6:	f7ff fb9f 	bl	8001528 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dea:	2300      	movs	r3, #0
 8001dec:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dee:	2300      	movs	r3, #0
 8001df0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001df2:	f107 031c 	add.w	r3, r7, #28
 8001df6:	4619      	mov	r1, r3
 8001df8:	4811      	ldr	r0, [pc, #68]	@ (8001e40 <MX_TIM2_Init+0xec>)
 8001dfa:	f007 fc8f 	bl	800971c <HAL_TIMEx_MasterConfigSynchronization>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d001      	beq.n	8001e08 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001e04:	f7ff fb90 	bl	8001528 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e08:	2360      	movs	r3, #96	@ 0x60
 8001e0a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 9000-1;
 8001e0c:	f242 3327 	movw	r3, #8999	@ 0x2327
 8001e10:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e12:	2300      	movs	r3, #0
 8001e14:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e16:	2300      	movs	r3, #0
 8001e18:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e1a:	463b      	mov	r3, r7
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	4619      	mov	r1, r3
 8001e20:	4807      	ldr	r0, [pc, #28]	@ (8001e40 <MX_TIM2_Init+0xec>)
 8001e22:	f006 fd45 	bl	80088b0 <HAL_TIM_PWM_ConfigChannel>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d001      	beq.n	8001e30 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8001e2c:	f7ff fb7c 	bl	8001528 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001e30:	4803      	ldr	r0, [pc, #12]	@ (8001e40 <MX_TIM2_Init+0xec>)
 8001e32:	f000 f83f 	bl	8001eb4 <HAL_TIM_MspPostInit>

}
 8001e36:	bf00      	nop
 8001e38:	3738      	adds	r7, #56	@ 0x38
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	24000580 	.word	0x24000580

08001e44 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b085      	sub	sp, #20
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a16      	ldr	r2, [pc, #88]	@ (8001eac <HAL_TIM_Base_MspInit+0x68>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d10f      	bne.n	8001e76 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e56:	4b16      	ldr	r3, [pc, #88]	@ (8001eb0 <HAL_TIM_Base_MspInit+0x6c>)
 8001e58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e5c:	4a14      	ldr	r2, [pc, #80]	@ (8001eb0 <HAL_TIM_Base_MspInit+0x6c>)
 8001e5e:	f043 0301 	orr.w	r3, r3, #1
 8001e62:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001e66:	4b12      	ldr	r3, [pc, #72]	@ (8001eb0 <HAL_TIM_Base_MspInit+0x6c>)
 8001e68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e6c:	f003 0301 	and.w	r3, r3, #1
 8001e70:	60fb      	str	r3, [r7, #12]
 8001e72:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001e74:	e013      	b.n	8001e9e <HAL_TIM_Base_MspInit+0x5a>
  else if(tim_baseHandle->Instance==TIM2)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e7e:	d10e      	bne.n	8001e9e <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e80:	4b0b      	ldr	r3, [pc, #44]	@ (8001eb0 <HAL_TIM_Base_MspInit+0x6c>)
 8001e82:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e86:	4a0a      	ldr	r2, [pc, #40]	@ (8001eb0 <HAL_TIM_Base_MspInit+0x6c>)
 8001e88:	f043 0301 	orr.w	r3, r3, #1
 8001e8c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001e90:	4b07      	ldr	r3, [pc, #28]	@ (8001eb0 <HAL_TIM_Base_MspInit+0x6c>)
 8001e92:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e96:	f003 0301 	and.w	r3, r3, #1
 8001e9a:	60bb      	str	r3, [r7, #8]
 8001e9c:	68bb      	ldr	r3, [r7, #8]
}
 8001e9e:	bf00      	nop
 8001ea0:	3714      	adds	r7, #20
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
 8001eaa:	bf00      	nop
 8001eac:	40010000 	.word	0x40010000
 8001eb0:	58024400 	.word	0x58024400

08001eb4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b08a      	sub	sp, #40	@ 0x28
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ebc:	f107 0314 	add.w	r3, r7, #20
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	601a      	str	r2, [r3, #0]
 8001ec4:	605a      	str	r2, [r3, #4]
 8001ec6:	609a      	str	r2, [r3, #8]
 8001ec8:	60da      	str	r2, [r3, #12]
 8001eca:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a25      	ldr	r2, [pc, #148]	@ (8001f68 <HAL_TIM_MspPostInit+0xb4>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d120      	bne.n	8001f18 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ed6:	4b25      	ldr	r3, [pc, #148]	@ (8001f6c <HAL_TIM_MspPostInit+0xb8>)
 8001ed8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001edc:	4a23      	ldr	r2, [pc, #140]	@ (8001f6c <HAL_TIM_MspPostInit+0xb8>)
 8001ede:	f043 0302 	orr.w	r3, r3, #2
 8001ee2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ee6:	4b21      	ldr	r3, [pc, #132]	@ (8001f6c <HAL_TIM_MspPostInit+0xb8>)
 8001ee8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001eec:	f003 0302 	and.w	r3, r3, #2
 8001ef0:	613b      	str	r3, [r7, #16]
 8001ef2:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PB0     ------> TIM1_CH2N
    PB13     ------> TIM1_CH1N
    PB15     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_13|GPIO_PIN_15;
 8001ef4:	f24a 0301 	movw	r3, #40961	@ 0xa001
 8001ef8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001efa:	2302      	movs	r3, #2
 8001efc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efe:	2300      	movs	r3, #0
 8001f00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f02:	2303      	movs	r3, #3
 8001f04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001f06:	2301      	movs	r3, #1
 8001f08:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f0a:	f107 0314 	add.w	r3, r7, #20
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4817      	ldr	r0, [pc, #92]	@ (8001f70 <HAL_TIM_MspPostInit+0xbc>)
 8001f12:	f000 fc8f 	bl	8002834 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001f16:	e023      	b.n	8001f60 <HAL_TIM_MspPostInit+0xac>
  else if(timHandle->Instance==TIM2)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f20:	d11e      	bne.n	8001f60 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f22:	4b12      	ldr	r3, [pc, #72]	@ (8001f6c <HAL_TIM_MspPostInit+0xb8>)
 8001f24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f28:	4a10      	ldr	r2, [pc, #64]	@ (8001f6c <HAL_TIM_MspPostInit+0xb8>)
 8001f2a:	f043 0301 	orr.w	r3, r3, #1
 8001f2e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f32:	4b0e      	ldr	r3, [pc, #56]	@ (8001f6c <HAL_TIM_MspPostInit+0xb8>)
 8001f34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f38:	f003 0301 	and.w	r3, r3, #1
 8001f3c:	60fb      	str	r3, [r7, #12]
 8001f3e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001f40:	2301      	movs	r3, #1
 8001f42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f44:	2302      	movs	r3, #2
 8001f46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f50:	2301      	movs	r3, #1
 8001f52:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f54:	f107 0314 	add.w	r3, r7, #20
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4806      	ldr	r0, [pc, #24]	@ (8001f74 <HAL_TIM_MspPostInit+0xc0>)
 8001f5c:	f000 fc6a 	bl	8002834 <HAL_GPIO_Init>
}
 8001f60:	bf00      	nop
 8001f62:	3728      	adds	r7, #40	@ 0x28
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	40010000 	.word	0x40010000
 8001f6c:	58024400 	.word	0x58024400
 8001f70:	58020400 	.word	0x58020400
 8001f74:	58020000 	.word	0x58020000

08001f78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001f78:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001fb0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001f7c:	f7ff fd9a 	bl	8001ab4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f80:	480c      	ldr	r0, [pc, #48]	@ (8001fb4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f82:	490d      	ldr	r1, [pc, #52]	@ (8001fb8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f84:	4a0d      	ldr	r2, [pc, #52]	@ (8001fbc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f88:	e002      	b.n	8001f90 <LoopCopyDataInit>

08001f8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f8e:	3304      	adds	r3, #4

08001f90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f94:	d3f9      	bcc.n	8001f8a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f96:	4a0a      	ldr	r2, [pc, #40]	@ (8001fc0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f98:	4c0a      	ldr	r4, [pc, #40]	@ (8001fc4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f9c:	e001      	b.n	8001fa2 <LoopFillZerobss>

08001f9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fa0:	3204      	adds	r2, #4

08001fa2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fa2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fa4:	d3fb      	bcc.n	8001f9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fa6:	f011 f85d 	bl	8013064 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001faa:	f7ff f90d 	bl	80011c8 <main>
  bx  lr
 8001fae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001fb0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001fb4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001fb8:	240002f4 	.word	0x240002f4
  ldr r2, =_sidata
 8001fbc:	08017a80 	.word	0x08017a80
  ldr r2, =_sbss
 8001fc0:	240002f4 	.word	0x240002f4
  ldr r4, =_ebss
 8001fc4:	24009668 	.word	0x24009668

08001fc8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fc8:	e7fe      	b.n	8001fc8 <ADC3_IRQHandler>
	...

08001fcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b082      	sub	sp, #8
 8001fd0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fd2:	2003      	movs	r0, #3
 8001fd4:	f000 f933 	bl	800223e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001fd8:	f003 fd46 	bl	8005a68 <HAL_RCC_GetSysClockFreq>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	4b15      	ldr	r3, [pc, #84]	@ (8002034 <HAL_Init+0x68>)
 8001fe0:	699b      	ldr	r3, [r3, #24]
 8001fe2:	0a1b      	lsrs	r3, r3, #8
 8001fe4:	f003 030f 	and.w	r3, r3, #15
 8001fe8:	4913      	ldr	r1, [pc, #76]	@ (8002038 <HAL_Init+0x6c>)
 8001fea:	5ccb      	ldrb	r3, [r1, r3]
 8001fec:	f003 031f 	and.w	r3, r3, #31
 8001ff0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ff4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001ff6:	4b0f      	ldr	r3, [pc, #60]	@ (8002034 <HAL_Init+0x68>)
 8001ff8:	699b      	ldr	r3, [r3, #24]
 8001ffa:	f003 030f 	and.w	r3, r3, #15
 8001ffe:	4a0e      	ldr	r2, [pc, #56]	@ (8002038 <HAL_Init+0x6c>)
 8002000:	5cd3      	ldrb	r3, [r2, r3]
 8002002:	f003 031f 	and.w	r3, r3, #31
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	fa22 f303 	lsr.w	r3, r2, r3
 800200c:	4a0b      	ldr	r2, [pc, #44]	@ (800203c <HAL_Init+0x70>)
 800200e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002010:	4a0b      	ldr	r2, [pc, #44]	@ (8002040 <HAL_Init+0x74>)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002016:	2005      	movs	r0, #5
 8002018:	f7ff fbda 	bl	80017d0 <HAL_InitTick>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e002      	b.n	800202c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002026:	f7ff fbb5 	bl	8001794 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800202a:	2300      	movs	r3, #0
}
 800202c:	4618      	mov	r0, r3
 800202e:	3708      	adds	r7, #8
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}
 8002034:	58024400 	.word	0x58024400
 8002038:	080156d4 	.word	0x080156d4
 800203c:	24000004 	.word	0x24000004
 8002040:	24000000 	.word	0x24000000

08002044 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002048:	4b06      	ldr	r3, [pc, #24]	@ (8002064 <HAL_IncTick+0x20>)
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	461a      	mov	r2, r3
 800204e:	4b06      	ldr	r3, [pc, #24]	@ (8002068 <HAL_IncTick+0x24>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4413      	add	r3, r2
 8002054:	4a04      	ldr	r2, [pc, #16]	@ (8002068 <HAL_IncTick+0x24>)
 8002056:	6013      	str	r3, [r2, #0]
}
 8002058:	bf00      	nop
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr
 8002062:	bf00      	nop
 8002064:	2400000c 	.word	0x2400000c
 8002068:	240005cc 	.word	0x240005cc

0800206c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  return uwTick;
 8002070:	4b03      	ldr	r3, [pc, #12]	@ (8002080 <HAL_GetTick+0x14>)
 8002072:	681b      	ldr	r3, [r3, #0]
}
 8002074:	4618      	mov	r0, r3
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
 800207e:	bf00      	nop
 8002080:	240005cc 	.word	0x240005cc

08002084 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800208c:	f7ff ffee 	bl	800206c <HAL_GetTick>
 8002090:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800209c:	d005      	beq.n	80020aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800209e:	4b0a      	ldr	r3, [pc, #40]	@ (80020c8 <HAL_Delay+0x44>)
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	461a      	mov	r2, r3
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	4413      	add	r3, r2
 80020a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020aa:	bf00      	nop
 80020ac:	f7ff ffde 	bl	800206c <HAL_GetTick>
 80020b0:	4602      	mov	r2, r0
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	1ad3      	subs	r3, r2, r3
 80020b6:	68fa      	ldr	r2, [r7, #12]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d8f7      	bhi.n	80020ac <HAL_Delay+0x28>
  {
  }
}
 80020bc:	bf00      	nop
 80020be:	bf00      	nop
 80020c0:	3710      	adds	r7, #16
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	2400000c 	.word	0x2400000c

080020cc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80020d0:	4b03      	ldr	r3, [pc, #12]	@ (80020e0 <HAL_GetREVID+0x14>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	0c1b      	lsrs	r3, r3, #16
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr
 80020e0:	5c001000 	.word	0x5c001000

080020e4 <__NVIC_SetPriorityGrouping>:
{
 80020e4:	b480      	push	{r7}
 80020e6:	b085      	sub	sp, #20
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	f003 0307 	and.w	r3, r3, #7
 80020f2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002124 <__NVIC_SetPriorityGrouping+0x40>)
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020fa:	68ba      	ldr	r2, [r7, #8]
 80020fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002100:	4013      	ands	r3, r2
 8002102:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800210c:	4b06      	ldr	r3, [pc, #24]	@ (8002128 <__NVIC_SetPriorityGrouping+0x44>)
 800210e:	4313      	orrs	r3, r2
 8002110:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002112:	4a04      	ldr	r2, [pc, #16]	@ (8002124 <__NVIC_SetPriorityGrouping+0x40>)
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	60d3      	str	r3, [r2, #12]
}
 8002118:	bf00      	nop
 800211a:	3714      	adds	r7, #20
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr
 8002124:	e000ed00 	.word	0xe000ed00
 8002128:	05fa0000 	.word	0x05fa0000

0800212c <__NVIC_GetPriorityGrouping>:
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002130:	4b04      	ldr	r3, [pc, #16]	@ (8002144 <__NVIC_GetPriorityGrouping+0x18>)
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	0a1b      	lsrs	r3, r3, #8
 8002136:	f003 0307 	and.w	r3, r3, #7
}
 800213a:	4618      	mov	r0, r3
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr
 8002144:	e000ed00 	.word	0xe000ed00

08002148 <__NVIC_EnableIRQ>:
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	4603      	mov	r3, r0
 8002150:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002152:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002156:	2b00      	cmp	r3, #0
 8002158:	db0b      	blt.n	8002172 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800215a:	88fb      	ldrh	r3, [r7, #6]
 800215c:	f003 021f 	and.w	r2, r3, #31
 8002160:	4907      	ldr	r1, [pc, #28]	@ (8002180 <__NVIC_EnableIRQ+0x38>)
 8002162:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002166:	095b      	lsrs	r3, r3, #5
 8002168:	2001      	movs	r0, #1
 800216a:	fa00 f202 	lsl.w	r2, r0, r2
 800216e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002172:	bf00      	nop
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr
 800217e:	bf00      	nop
 8002180:	e000e100 	.word	0xe000e100

08002184 <__NVIC_SetPriority>:
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	4603      	mov	r3, r0
 800218c:	6039      	str	r1, [r7, #0]
 800218e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002190:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002194:	2b00      	cmp	r3, #0
 8002196:	db0a      	blt.n	80021ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	b2da      	uxtb	r2, r3
 800219c:	490c      	ldr	r1, [pc, #48]	@ (80021d0 <__NVIC_SetPriority+0x4c>)
 800219e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80021a2:	0112      	lsls	r2, r2, #4
 80021a4:	b2d2      	uxtb	r2, r2
 80021a6:	440b      	add	r3, r1
 80021a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80021ac:	e00a      	b.n	80021c4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	b2da      	uxtb	r2, r3
 80021b2:	4908      	ldr	r1, [pc, #32]	@ (80021d4 <__NVIC_SetPriority+0x50>)
 80021b4:	88fb      	ldrh	r3, [r7, #6]
 80021b6:	f003 030f 	and.w	r3, r3, #15
 80021ba:	3b04      	subs	r3, #4
 80021bc:	0112      	lsls	r2, r2, #4
 80021be:	b2d2      	uxtb	r2, r2
 80021c0:	440b      	add	r3, r1
 80021c2:	761a      	strb	r2, [r3, #24]
}
 80021c4:	bf00      	nop
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr
 80021d0:	e000e100 	.word	0xe000e100
 80021d4:	e000ed00 	.word	0xe000ed00

080021d8 <NVIC_EncodePriority>:
{
 80021d8:	b480      	push	{r7}
 80021da:	b089      	sub	sp, #36	@ 0x24
 80021dc:	af00      	add	r7, sp, #0
 80021de:	60f8      	str	r0, [r7, #12]
 80021e0:	60b9      	str	r1, [r7, #8]
 80021e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	f003 0307 	and.w	r3, r3, #7
 80021ea:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	f1c3 0307 	rsb	r3, r3, #7
 80021f2:	2b04      	cmp	r3, #4
 80021f4:	bf28      	it	cs
 80021f6:	2304      	movcs	r3, #4
 80021f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	3304      	adds	r3, #4
 80021fe:	2b06      	cmp	r3, #6
 8002200:	d902      	bls.n	8002208 <NVIC_EncodePriority+0x30>
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	3b03      	subs	r3, #3
 8002206:	e000      	b.n	800220a <NVIC_EncodePriority+0x32>
 8002208:	2300      	movs	r3, #0
 800220a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800220c:	f04f 32ff 	mov.w	r2, #4294967295
 8002210:	69bb      	ldr	r3, [r7, #24]
 8002212:	fa02 f303 	lsl.w	r3, r2, r3
 8002216:	43da      	mvns	r2, r3
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	401a      	ands	r2, r3
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002220:	f04f 31ff 	mov.w	r1, #4294967295
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	fa01 f303 	lsl.w	r3, r1, r3
 800222a:	43d9      	mvns	r1, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002230:	4313      	orrs	r3, r2
}
 8002232:	4618      	mov	r0, r3
 8002234:	3724      	adds	r7, #36	@ 0x24
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr

0800223e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800223e:	b580      	push	{r7, lr}
 8002240:	b082      	sub	sp, #8
 8002242:	af00      	add	r7, sp, #0
 8002244:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f7ff ff4c 	bl	80020e4 <__NVIC_SetPriorityGrouping>
}
 800224c:	bf00      	nop
 800224e:	3708      	adds	r7, #8
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}

08002254 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b086      	sub	sp, #24
 8002258:	af00      	add	r7, sp, #0
 800225a:	4603      	mov	r3, r0
 800225c:	60b9      	str	r1, [r7, #8]
 800225e:	607a      	str	r2, [r7, #4]
 8002260:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002262:	f7ff ff63 	bl	800212c <__NVIC_GetPriorityGrouping>
 8002266:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002268:	687a      	ldr	r2, [r7, #4]
 800226a:	68b9      	ldr	r1, [r7, #8]
 800226c:	6978      	ldr	r0, [r7, #20]
 800226e:	f7ff ffb3 	bl	80021d8 <NVIC_EncodePriority>
 8002272:	4602      	mov	r2, r0
 8002274:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002278:	4611      	mov	r1, r2
 800227a:	4618      	mov	r0, r3
 800227c:	f7ff ff82 	bl	8002184 <__NVIC_SetPriority>
}
 8002280:	bf00      	nop
 8002282:	3718      	adds	r7, #24
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}

08002288 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
 800228e:	4603      	mov	r3, r0
 8002290:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002292:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002296:	4618      	mov	r0, r3
 8002298:	f7ff ff56 	bl	8002148 <__NVIC_EnableIRQ>
}
 800229c:	bf00      	nop
 800229e:	3708      	adds	r7, #8
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80022a8:	f3bf 8f5f 	dmb	sy
}
 80022ac:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80022ae:	4b07      	ldr	r3, [pc, #28]	@ (80022cc <HAL_MPU_Disable+0x28>)
 80022b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022b2:	4a06      	ldr	r2, [pc, #24]	@ (80022cc <HAL_MPU_Disable+0x28>)
 80022b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022b8:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80022ba:	4b05      	ldr	r3, [pc, #20]	@ (80022d0 <HAL_MPU_Disable+0x2c>)
 80022bc:	2200      	movs	r2, #0
 80022be:	605a      	str	r2, [r3, #4]
}
 80022c0:	bf00      	nop
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	e000ed00 	.word	0xe000ed00
 80022d0:	e000ed90 	.word	0xe000ed90

080022d4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80022dc:	4a0b      	ldr	r2, [pc, #44]	@ (800230c <HAL_MPU_Enable+0x38>)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	f043 0301 	orr.w	r3, r3, #1
 80022e4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80022e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002310 <HAL_MPU_Enable+0x3c>)
 80022e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ea:	4a09      	ldr	r2, [pc, #36]	@ (8002310 <HAL_MPU_Enable+0x3c>)
 80022ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022f0:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80022f2:	f3bf 8f4f 	dsb	sy
}
 80022f6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80022f8:	f3bf 8f6f 	isb	sy
}
 80022fc:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80022fe:	bf00      	nop
 8002300:	370c      	adds	r7, #12
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop
 800230c:	e000ed90 	.word	0xe000ed90
 8002310:	e000ed00 	.word	0xe000ed00

08002314 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	785a      	ldrb	r2, [r3, #1]
 8002320:	4b1b      	ldr	r3, [pc, #108]	@ (8002390 <HAL_MPU_ConfigRegion+0x7c>)
 8002322:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002324:	4b1a      	ldr	r3, [pc, #104]	@ (8002390 <HAL_MPU_ConfigRegion+0x7c>)
 8002326:	691b      	ldr	r3, [r3, #16]
 8002328:	4a19      	ldr	r2, [pc, #100]	@ (8002390 <HAL_MPU_ConfigRegion+0x7c>)
 800232a:	f023 0301 	bic.w	r3, r3, #1
 800232e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002330:	4a17      	ldr	r2, [pc, #92]	@ (8002390 <HAL_MPU_ConfigRegion+0x7c>)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	7b1b      	ldrb	r3, [r3, #12]
 800233c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	7adb      	ldrb	r3, [r3, #11]
 8002342:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002344:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	7a9b      	ldrb	r3, [r3, #10]
 800234a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800234c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	7b5b      	ldrb	r3, [r3, #13]
 8002352:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002354:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	7b9b      	ldrb	r3, [r3, #14]
 800235a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800235c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	7bdb      	ldrb	r3, [r3, #15]
 8002362:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002364:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	7a5b      	ldrb	r3, [r3, #9]
 800236a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800236c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	7a1b      	ldrb	r3, [r3, #8]
 8002372:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002374:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	7812      	ldrb	r2, [r2, #0]
 800237a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800237c:	4a04      	ldr	r2, [pc, #16]	@ (8002390 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800237e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002380:	6113      	str	r3, [r2, #16]
}
 8002382:	bf00      	nop
 8002384:	370c      	adds	r7, #12
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	e000ed90 	.word	0xe000ed90

08002394 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d101      	bne.n	80023a6 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e014      	b.n	80023d0 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	791b      	ldrb	r3, [r3, #4]
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d105      	bne.n	80023bc <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2200      	movs	r2, #0
 80023b4:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f7fe f92a 	bl	8000610 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2202      	movs	r2, #2
 80023c0:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2201      	movs	r2, #1
 80023cc:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80023ce:	2300      	movs	r3, #0
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3708      	adds	r7, #8
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80023d8:	b480      	push	{r7}
 80023da:	b083      	sub	sp, #12
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
 80023e0:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d101      	bne.n	80023ec <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	e046      	b.n	800247a <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	795b      	ldrb	r3, [r3, #5]
 80023f0:	2b01      	cmp	r3, #1
 80023f2:	d101      	bne.n	80023f8 <HAL_DAC_Start+0x20>
 80023f4:	2302      	movs	r3, #2
 80023f6:	e040      	b.n	800247a <HAL_DAC_Start+0xa2>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2201      	movs	r2, #1
 80023fc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2202      	movs	r2, #2
 8002402:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	6819      	ldr	r1, [r3, #0]
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	f003 0310 	and.w	r3, r3, #16
 8002410:	2201      	movs	r2, #1
 8002412:	409a      	lsls	r2, r3
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	430a      	orrs	r2, r1
 800241a:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d10f      	bne.n	8002442 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800242c:	2b02      	cmp	r3, #2
 800242e:	d11d      	bne.n	800246c <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	685a      	ldr	r2, [r3, #4]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f042 0201 	orr.w	r2, r2, #1
 800243e:	605a      	str	r2, [r3, #4]
 8002440:	e014      	b.n	800246c <HAL_DAC_Start+0x94>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	f003 0310 	and.w	r3, r3, #16
 8002452:	2102      	movs	r1, #2
 8002454:	fa01 f303 	lsl.w	r3, r1, r3
 8002458:	429a      	cmp	r2, r3
 800245a:	d107      	bne.n	800246c <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	685a      	ldr	r2, [r3, #4]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f042 0202 	orr.w	r2, r2, #2
 800246a:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2201      	movs	r2, #1
 8002470:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2200      	movs	r2, #0
 8002476:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002478:	2300      	movs	r3, #0
}
 800247a:	4618      	mov	r0, r3
 800247c:	370c      	adds	r7, #12
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr

08002486 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8002486:	b580      	push	{r7, lr}
 8002488:	b084      	sub	sp, #16
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800249c:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d01d      	beq.n	80024e4 <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d018      	beq.n	80024e4 <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2204      	movs	r2, #4
 80024b6:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	691b      	ldr	r3, [r3, #16]
 80024bc:	f043 0201 	orr.w	r2, r3, #1
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024cc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80024dc:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f000 f851 	bl	8002586 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d01d      	beq.n	800252a <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d018      	beq.n	800252a <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2204      	movs	r2, #4
 80024fc:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	691b      	ldr	r3, [r3, #16]
 8002502:	f043 0202 	orr.w	r2, r3, #2
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002512:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8002522:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8002524:	6878      	ldr	r0, [r7, #4]
 8002526:	f000 f97b 	bl	8002820 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 800252a:	bf00      	nop
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}

08002532 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002532:	b480      	push	{r7}
 8002534:	b087      	sub	sp, #28
 8002536:	af00      	add	r7, sp, #0
 8002538:	60f8      	str	r0, [r7, #12]
 800253a:	60b9      	str	r1, [r7, #8]
 800253c:	607a      	str	r2, [r7, #4]
 800253e:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8002540:	2300      	movs	r3, #0
 8002542:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d101      	bne.n	800254e <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e015      	b.n	800257a <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d105      	bne.n	8002566 <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800255a:	697a      	ldr	r2, [r7, #20]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	4413      	add	r3, r2
 8002560:	3308      	adds	r3, #8
 8002562:	617b      	str	r3, [r7, #20]
 8002564:	e004      	b.n	8002570 <HAL_DAC_SetValue+0x3e>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8002566:	697a      	ldr	r2, [r7, #20]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	4413      	add	r3, r2
 800256c:	3314      	adds	r3, #20
 800256e:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	461a      	mov	r2, r3
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002578:	2300      	movs	r3, #0
}
 800257a:	4618      	mov	r0, r3
 800257c:	371c      	adds	r7, #28
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr

08002586 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002586:	b480      	push	{r7}
 8002588:	b083      	sub	sp, #12
 800258a:	af00      	add	r7, sp, #0
 800258c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800258e:	bf00      	nop
 8002590:	370c      	adds	r7, #12
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr
	...

0800259c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b08a      	sub	sp, #40	@ 0x28
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	60f8      	str	r0, [r7, #12]
 80025a4:	60b9      	str	r1, [r7, #8]
 80025a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025a8:	2300      	movs	r3, #0
 80025aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d002      	beq.n	80025ba <HAL_DAC_ConfigChannel+0x1e>
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d101      	bne.n	80025be <HAL_DAC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e12a      	b.n	8002814 <HAL_DAC_ConfigChannel+0x278>
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	795b      	ldrb	r3, [r3, #5]
 80025c2:	2b01      	cmp	r3, #1
 80025c4:	d101      	bne.n	80025ca <HAL_DAC_ConfigChannel+0x2e>
 80025c6:	2302      	movs	r3, #2
 80025c8:	e124      	b.n	8002814 <HAL_DAC_ConfigChannel+0x278>
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2201      	movs	r2, #1
 80025ce:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2202      	movs	r2, #2
 80025d4:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	2b04      	cmp	r3, #4
 80025dc:	d17a      	bne.n	80026d4 <HAL_DAC_ConfigChannel+0x138>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80025de:	f7ff fd45 	bl	800206c <HAL_GetTick>
 80025e2:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d13d      	bne.n	8002666 <HAL_DAC_ConfigChannel+0xca>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80025ea:	e018      	b.n	800261e <HAL_DAC_ConfigChannel+0x82>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80025ec:	f7ff fd3e 	bl	800206c <HAL_GetTick>
 80025f0:	4602      	mov	r2, r0
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d911      	bls.n	800261e <HAL_DAC_ConfigChannel+0x82>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002600:	4b86      	ldr	r3, [pc, #536]	@ (800281c <HAL_DAC_ConfigChannel+0x280>)
 8002602:	4013      	ands	r3, r2
 8002604:	2b00      	cmp	r3, #0
 8002606:	d00a      	beq.n	800261e <HAL_DAC_ConfigChannel+0x82>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	691b      	ldr	r3, [r3, #16]
 800260c:	f043 0208 	orr.w	r2, r3, #8
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	2203      	movs	r2, #3
 8002618:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e0fa      	b.n	8002814 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002624:	4b7d      	ldr	r3, [pc, #500]	@ (800281c <HAL_DAC_ConfigChannel+0x280>)
 8002626:	4013      	ands	r3, r2
 8002628:	2b00      	cmp	r3, #0
 800262a:	d1df      	bne.n	80025ec <HAL_DAC_ConfigChannel+0x50>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	68ba      	ldr	r2, [r7, #8]
 8002632:	6992      	ldr	r2, [r2, #24]
 8002634:	641a      	str	r2, [r3, #64]	@ 0x40
 8002636:	e020      	b.n	800267a <HAL_DAC_ConfigChannel+0xde>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002638:	f7ff fd18 	bl	800206c <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	69fb      	ldr	r3, [r7, #28]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	2b01      	cmp	r3, #1
 8002644:	d90f      	bls.n	8002666 <HAL_DAC_ConfigChannel+0xca>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800264c:	2b00      	cmp	r3, #0
 800264e:	da0a      	bge.n	8002666 <HAL_DAC_ConfigChannel+0xca>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	691b      	ldr	r3, [r3, #16]
 8002654:	f043 0208 	orr.w	r2, r3, #8
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2203      	movs	r2, #3
 8002660:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002662:	2303      	movs	r3, #3
 8002664:	e0d6      	b.n	8002814 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800266c:	2b00      	cmp	r3, #0
 800266e:	dbe3      	blt.n	8002638 <HAL_DAC_ConfigChannel+0x9c>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	68ba      	ldr	r2, [r7, #8]
 8002676:	6992      	ldr	r2, [r2, #24]
 8002678:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	f003 0310 	and.w	r3, r3, #16
 8002686:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800268a:	fa01 f303 	lsl.w	r3, r1, r3
 800268e:	43db      	mvns	r3, r3
 8002690:	ea02 0103 	and.w	r1, r2, r3
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	69da      	ldr	r2, [r3, #28]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	f003 0310 	and.w	r3, r3, #16
 800269e:	409a      	lsls	r2, r3
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	430a      	orrs	r2, r1
 80026a6:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f003 0310 	and.w	r3, r3, #16
 80026b4:	21ff      	movs	r1, #255	@ 0xff
 80026b6:	fa01 f303 	lsl.w	r3, r1, r3
 80026ba:	43db      	mvns	r3, r3
 80026bc:	ea02 0103 	and.w	r1, r2, r3
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	6a1a      	ldr	r2, [r3, #32]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	f003 0310 	and.w	r3, r3, #16
 80026ca:	409a      	lsls	r2, r3
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	430a      	orrs	r2, r1
 80026d2:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	691b      	ldr	r3, [r3, #16]
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d11d      	bne.n	8002718 <HAL_DAC_ConfigChannel+0x17c>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026e2:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	f003 0310 	and.w	r3, r3, #16
 80026ea:	221f      	movs	r2, #31
 80026ec:	fa02 f303 	lsl.w	r3, r2, r3
 80026f0:	43db      	mvns	r3, r3
 80026f2:	69ba      	ldr	r2, [r7, #24]
 80026f4:	4013      	ands	r3, r2
 80026f6:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	695b      	ldr	r3, [r3, #20]
 80026fc:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	f003 0310 	and.w	r3, r3, #16
 8002704:	697a      	ldr	r2, [r7, #20]
 8002706:	fa02 f303 	lsl.w	r3, r2, r3
 800270a:	69ba      	ldr	r2, [r7, #24]
 800270c:	4313      	orrs	r3, r2
 800270e:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	69ba      	ldr	r2, [r7, #24]
 8002716:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800271e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f003 0310 	and.w	r3, r3, #16
 8002726:	2207      	movs	r2, #7
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	43db      	mvns	r3, r3
 800272e:	69ba      	ldr	r2, [r7, #24]
 8002730:	4013      	ands	r3, r2
 8002732:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	68db      	ldr	r3, [r3, #12]
 8002738:	2b01      	cmp	r3, #1
 800273a:	d102      	bne.n	8002742 <HAL_DAC_ConfigChannel+0x1a6>
  {
    connectOnChip = 0x00000000UL;
 800273c:	2300      	movs	r3, #0
 800273e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002740:	e00f      	b.n	8002762 <HAL_DAC_ConfigChannel+0x1c6>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	68db      	ldr	r3, [r3, #12]
 8002746:	2b02      	cmp	r3, #2
 8002748:	d102      	bne.n	8002750 <HAL_DAC_ConfigChannel+0x1b4>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800274a:	2301      	movs	r3, #1
 800274c:	627b      	str	r3, [r7, #36]	@ 0x24
 800274e:	e008      	b.n	8002762 <HAL_DAC_ConfigChannel+0x1c6>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d102      	bne.n	800275e <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8002758:	2301      	movs	r3, #1
 800275a:	627b      	str	r3, [r7, #36]	@ 0x24
 800275c:	e001      	b.n	8002762 <HAL_DAC_ConfigChannel+0x1c6>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800275e:	2300      	movs	r3, #0
 8002760:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	4313      	orrs	r3, r2
 800276c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800276e:	4313      	orrs	r3, r2
 8002770:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	f003 0310 	and.w	r3, r3, #16
 8002778:	697a      	ldr	r2, [r7, #20]
 800277a:	fa02 f303 	lsl.w	r3, r2, r3
 800277e:	69ba      	ldr	r2, [r7, #24]
 8002780:	4313      	orrs	r3, r2
 8002782:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	69ba      	ldr	r2, [r7, #24]
 800278a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	6819      	ldr	r1, [r3, #0]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	f003 0310 	and.w	r3, r3, #16
 8002798:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800279c:	fa02 f303 	lsl.w	r3, r2, r3
 80027a0:	43da      	mvns	r2, r3
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	400a      	ands	r2, r1
 80027a8:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	f003 0310 	and.w	r3, r3, #16
 80027b8:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	43db      	mvns	r3, r3
 80027c2:	69ba      	ldr	r2, [r7, #24]
 80027c4:	4013      	ands	r3, r2
 80027c6:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f003 0310 	and.w	r3, r3, #16
 80027d4:	697a      	ldr	r2, [r7, #20]
 80027d6:	fa02 f303 	lsl.w	r3, r2, r3
 80027da:	69ba      	ldr	r2, [r7, #24]
 80027dc:	4313      	orrs	r3, r2
 80027de:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	69ba      	ldr	r2, [r7, #24]
 80027e6:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	6819      	ldr	r1, [r3, #0]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	f003 0310 	and.w	r3, r3, #16
 80027f4:	22c0      	movs	r2, #192	@ 0xc0
 80027f6:	fa02 f303 	lsl.w	r3, r2, r3
 80027fa:	43da      	mvns	r2, r3
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	400a      	ands	r2, r1
 8002802:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2201      	movs	r2, #1
 8002808:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2200      	movs	r2, #0
 800280e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8002810:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8002814:	4618      	mov	r0, r3
 8002816:	3728      	adds	r7, #40	@ 0x28
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	20008000 	.word	0x20008000

08002820 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8002828:	bf00      	nop
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr

08002834 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002834:	b480      	push	{r7}
 8002836:	b089      	sub	sp, #36	@ 0x24
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800283e:	2300      	movs	r3, #0
 8002840:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002842:	4b89      	ldr	r3, [pc, #548]	@ (8002a68 <HAL_GPIO_Init+0x234>)
 8002844:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002846:	e194      	b.n	8002b72 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	2101      	movs	r1, #1
 800284e:	69fb      	ldr	r3, [r7, #28]
 8002850:	fa01 f303 	lsl.w	r3, r1, r3
 8002854:	4013      	ands	r3, r2
 8002856:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	2b00      	cmp	r3, #0
 800285c:	f000 8186 	beq.w	8002b6c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f003 0303 	and.w	r3, r3, #3
 8002868:	2b01      	cmp	r3, #1
 800286a:	d005      	beq.n	8002878 <HAL_GPIO_Init+0x44>
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f003 0303 	and.w	r3, r3, #3
 8002874:	2b02      	cmp	r3, #2
 8002876:	d130      	bne.n	80028da <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	005b      	lsls	r3, r3, #1
 8002882:	2203      	movs	r2, #3
 8002884:	fa02 f303 	lsl.w	r3, r2, r3
 8002888:	43db      	mvns	r3, r3
 800288a:	69ba      	ldr	r2, [r7, #24]
 800288c:	4013      	ands	r3, r2
 800288e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	68da      	ldr	r2, [r3, #12]
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	005b      	lsls	r3, r3, #1
 8002898:	fa02 f303 	lsl.w	r3, r2, r3
 800289c:	69ba      	ldr	r2, [r7, #24]
 800289e:	4313      	orrs	r3, r2
 80028a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	69ba      	ldr	r2, [r7, #24]
 80028a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80028ae:	2201      	movs	r2, #1
 80028b0:	69fb      	ldr	r3, [r7, #28]
 80028b2:	fa02 f303 	lsl.w	r3, r2, r3
 80028b6:	43db      	mvns	r3, r3
 80028b8:	69ba      	ldr	r2, [r7, #24]
 80028ba:	4013      	ands	r3, r2
 80028bc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	091b      	lsrs	r3, r3, #4
 80028c4:	f003 0201 	and.w	r2, r3, #1
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	fa02 f303 	lsl.w	r3, r2, r3
 80028ce:	69ba      	ldr	r2, [r7, #24]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	69ba      	ldr	r2, [r7, #24]
 80028d8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	f003 0303 	and.w	r3, r3, #3
 80028e2:	2b03      	cmp	r3, #3
 80028e4:	d017      	beq.n	8002916 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	68db      	ldr	r3, [r3, #12]
 80028ea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80028ec:	69fb      	ldr	r3, [r7, #28]
 80028ee:	005b      	lsls	r3, r3, #1
 80028f0:	2203      	movs	r2, #3
 80028f2:	fa02 f303 	lsl.w	r3, r2, r3
 80028f6:	43db      	mvns	r3, r3
 80028f8:	69ba      	ldr	r2, [r7, #24]
 80028fa:	4013      	ands	r3, r2
 80028fc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	689a      	ldr	r2, [r3, #8]
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	005b      	lsls	r3, r3, #1
 8002906:	fa02 f303 	lsl.w	r3, r2, r3
 800290a:	69ba      	ldr	r2, [r7, #24]
 800290c:	4313      	orrs	r3, r2
 800290e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	69ba      	ldr	r2, [r7, #24]
 8002914:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f003 0303 	and.w	r3, r3, #3
 800291e:	2b02      	cmp	r3, #2
 8002920:	d123      	bne.n	800296a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002922:	69fb      	ldr	r3, [r7, #28]
 8002924:	08da      	lsrs	r2, r3, #3
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	3208      	adds	r2, #8
 800292a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800292e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002930:	69fb      	ldr	r3, [r7, #28]
 8002932:	f003 0307 	and.w	r3, r3, #7
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	220f      	movs	r2, #15
 800293a:	fa02 f303 	lsl.w	r3, r2, r3
 800293e:	43db      	mvns	r3, r3
 8002940:	69ba      	ldr	r2, [r7, #24]
 8002942:	4013      	ands	r3, r2
 8002944:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	691a      	ldr	r2, [r3, #16]
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	f003 0307 	and.w	r3, r3, #7
 8002950:	009b      	lsls	r3, r3, #2
 8002952:	fa02 f303 	lsl.w	r3, r2, r3
 8002956:	69ba      	ldr	r2, [r7, #24]
 8002958:	4313      	orrs	r3, r2
 800295a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800295c:	69fb      	ldr	r3, [r7, #28]
 800295e:	08da      	lsrs	r2, r3, #3
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	3208      	adds	r2, #8
 8002964:	69b9      	ldr	r1, [r7, #24]
 8002966:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002970:	69fb      	ldr	r3, [r7, #28]
 8002972:	005b      	lsls	r3, r3, #1
 8002974:	2203      	movs	r2, #3
 8002976:	fa02 f303 	lsl.w	r3, r2, r3
 800297a:	43db      	mvns	r3, r3
 800297c:	69ba      	ldr	r2, [r7, #24]
 800297e:	4013      	ands	r3, r2
 8002980:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f003 0203 	and.w	r2, r3, #3
 800298a:	69fb      	ldr	r3, [r7, #28]
 800298c:	005b      	lsls	r3, r3, #1
 800298e:	fa02 f303 	lsl.w	r3, r2, r3
 8002992:	69ba      	ldr	r2, [r7, #24]
 8002994:	4313      	orrs	r3, r2
 8002996:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	69ba      	ldr	r2, [r7, #24]
 800299c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	f000 80e0 	beq.w	8002b6c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029ac:	4b2f      	ldr	r3, [pc, #188]	@ (8002a6c <HAL_GPIO_Init+0x238>)
 80029ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80029b2:	4a2e      	ldr	r2, [pc, #184]	@ (8002a6c <HAL_GPIO_Init+0x238>)
 80029b4:	f043 0302 	orr.w	r3, r3, #2
 80029b8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80029bc:	4b2b      	ldr	r3, [pc, #172]	@ (8002a6c <HAL_GPIO_Init+0x238>)
 80029be:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80029c2:	f003 0302 	and.w	r3, r3, #2
 80029c6:	60fb      	str	r3, [r7, #12]
 80029c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029ca:	4a29      	ldr	r2, [pc, #164]	@ (8002a70 <HAL_GPIO_Init+0x23c>)
 80029cc:	69fb      	ldr	r3, [r7, #28]
 80029ce:	089b      	lsrs	r3, r3, #2
 80029d0:	3302      	adds	r3, #2
 80029d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	f003 0303 	and.w	r3, r3, #3
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	220f      	movs	r2, #15
 80029e2:	fa02 f303 	lsl.w	r3, r2, r3
 80029e6:	43db      	mvns	r3, r3
 80029e8:	69ba      	ldr	r2, [r7, #24]
 80029ea:	4013      	ands	r3, r2
 80029ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4a20      	ldr	r2, [pc, #128]	@ (8002a74 <HAL_GPIO_Init+0x240>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d052      	beq.n	8002a9c <HAL_GPIO_Init+0x268>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a1f      	ldr	r2, [pc, #124]	@ (8002a78 <HAL_GPIO_Init+0x244>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d031      	beq.n	8002a62 <HAL_GPIO_Init+0x22e>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a1e      	ldr	r2, [pc, #120]	@ (8002a7c <HAL_GPIO_Init+0x248>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d02b      	beq.n	8002a5e <HAL_GPIO_Init+0x22a>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4a1d      	ldr	r2, [pc, #116]	@ (8002a80 <HAL_GPIO_Init+0x24c>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d025      	beq.n	8002a5a <HAL_GPIO_Init+0x226>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	4a1c      	ldr	r2, [pc, #112]	@ (8002a84 <HAL_GPIO_Init+0x250>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d01f      	beq.n	8002a56 <HAL_GPIO_Init+0x222>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4a1b      	ldr	r2, [pc, #108]	@ (8002a88 <HAL_GPIO_Init+0x254>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d019      	beq.n	8002a52 <HAL_GPIO_Init+0x21e>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4a1a      	ldr	r2, [pc, #104]	@ (8002a8c <HAL_GPIO_Init+0x258>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d013      	beq.n	8002a4e <HAL_GPIO_Init+0x21a>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4a19      	ldr	r2, [pc, #100]	@ (8002a90 <HAL_GPIO_Init+0x25c>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d00d      	beq.n	8002a4a <HAL_GPIO_Init+0x216>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a18      	ldr	r2, [pc, #96]	@ (8002a94 <HAL_GPIO_Init+0x260>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d007      	beq.n	8002a46 <HAL_GPIO_Init+0x212>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4a17      	ldr	r2, [pc, #92]	@ (8002a98 <HAL_GPIO_Init+0x264>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d101      	bne.n	8002a42 <HAL_GPIO_Init+0x20e>
 8002a3e:	2309      	movs	r3, #9
 8002a40:	e02d      	b.n	8002a9e <HAL_GPIO_Init+0x26a>
 8002a42:	230a      	movs	r3, #10
 8002a44:	e02b      	b.n	8002a9e <HAL_GPIO_Init+0x26a>
 8002a46:	2308      	movs	r3, #8
 8002a48:	e029      	b.n	8002a9e <HAL_GPIO_Init+0x26a>
 8002a4a:	2307      	movs	r3, #7
 8002a4c:	e027      	b.n	8002a9e <HAL_GPIO_Init+0x26a>
 8002a4e:	2306      	movs	r3, #6
 8002a50:	e025      	b.n	8002a9e <HAL_GPIO_Init+0x26a>
 8002a52:	2305      	movs	r3, #5
 8002a54:	e023      	b.n	8002a9e <HAL_GPIO_Init+0x26a>
 8002a56:	2304      	movs	r3, #4
 8002a58:	e021      	b.n	8002a9e <HAL_GPIO_Init+0x26a>
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e01f      	b.n	8002a9e <HAL_GPIO_Init+0x26a>
 8002a5e:	2302      	movs	r3, #2
 8002a60:	e01d      	b.n	8002a9e <HAL_GPIO_Init+0x26a>
 8002a62:	2301      	movs	r3, #1
 8002a64:	e01b      	b.n	8002a9e <HAL_GPIO_Init+0x26a>
 8002a66:	bf00      	nop
 8002a68:	58000080 	.word	0x58000080
 8002a6c:	58024400 	.word	0x58024400
 8002a70:	58000400 	.word	0x58000400
 8002a74:	58020000 	.word	0x58020000
 8002a78:	58020400 	.word	0x58020400
 8002a7c:	58020800 	.word	0x58020800
 8002a80:	58020c00 	.word	0x58020c00
 8002a84:	58021000 	.word	0x58021000
 8002a88:	58021400 	.word	0x58021400
 8002a8c:	58021800 	.word	0x58021800
 8002a90:	58021c00 	.word	0x58021c00
 8002a94:	58022000 	.word	0x58022000
 8002a98:	58022400 	.word	0x58022400
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	69fa      	ldr	r2, [r7, #28]
 8002aa0:	f002 0203 	and.w	r2, r2, #3
 8002aa4:	0092      	lsls	r2, r2, #2
 8002aa6:	4093      	lsls	r3, r2
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002aae:	4938      	ldr	r1, [pc, #224]	@ (8002b90 <HAL_GPIO_Init+0x35c>)
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	089b      	lsrs	r3, r3, #2
 8002ab4:	3302      	adds	r3, #2
 8002ab6:	69ba      	ldr	r2, [r7, #24]
 8002ab8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002abc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	43db      	mvns	r3, r3
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	4013      	ands	r3, r2
 8002acc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d003      	beq.n	8002ae2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002ada:	69ba      	ldr	r2, [r7, #24]
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002ae2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002aea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	43db      	mvns	r3, r3
 8002af6:	69ba      	ldr	r2, [r7, #24]
 8002af8:	4013      	ands	r3, r2
 8002afa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d003      	beq.n	8002b10 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002b08:	69ba      	ldr	r2, [r7, #24]
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002b10:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	43db      	mvns	r3, r3
 8002b22:	69ba      	ldr	r2, [r7, #24]
 8002b24:	4013      	ands	r3, r2
 8002b26:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d003      	beq.n	8002b3c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	69ba      	ldr	r2, [r7, #24]
 8002b40:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	43db      	mvns	r3, r3
 8002b4c:	69ba      	ldr	r2, [r7, #24]
 8002b4e:	4013      	ands	r3, r2
 8002b50:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d003      	beq.n	8002b66 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002b5e:	69ba      	ldr	r2, [r7, #24]
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	69ba      	ldr	r2, [r7, #24]
 8002b6a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	3301      	adds	r3, #1
 8002b70:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	fa22 f303 	lsr.w	r3, r2, r3
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	f47f ae63 	bne.w	8002848 <HAL_GPIO_Init+0x14>
  }
}
 8002b82:	bf00      	nop
 8002b84:	bf00      	nop
 8002b86:	3724      	adds	r7, #36	@ 0x24
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr
 8002b90:	58000400 	.word	0x58000400

08002b94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b083      	sub	sp, #12
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
 8002b9c:	460b      	mov	r3, r1
 8002b9e:	807b      	strh	r3, [r7, #2]
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ba4:	787b      	ldrb	r3, [r7, #1]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d003      	beq.n	8002bb2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002baa:	887a      	ldrh	r2, [r7, #2]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002bb0:	e003      	b.n	8002bba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002bb2:	887b      	ldrh	r3, [r7, #2]
 8002bb4:	041a      	lsls	r2, r3, #16
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	619a      	str	r2, [r3, #24]
}
 8002bba:	bf00      	nop
 8002bbc:	370c      	adds	r7, #12
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr

08002bc6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002bc6:	b480      	push	{r7}
 8002bc8:	b085      	sub	sp, #20
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	6078      	str	r0, [r7, #4]
 8002bce:	460b      	mov	r3, r1
 8002bd0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	695b      	ldr	r3, [r3, #20]
 8002bd6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002bd8:	887a      	ldrh	r2, [r7, #2]
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	4013      	ands	r3, r2
 8002bde:	041a      	lsls	r2, r3, #16
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	43d9      	mvns	r1, r3
 8002be4:	887b      	ldrh	r3, [r7, #2]
 8002be6:	400b      	ands	r3, r1
 8002be8:	431a      	orrs	r2, r3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	619a      	str	r2, [r3, #24]
}
 8002bee:	bf00      	nop
 8002bf0:	3714      	adds	r7, #20
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr

08002bfa <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002bfa:	b580      	push	{r7, lr}
 8002bfc:	b082      	sub	sp, #8
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	4603      	mov	r3, r0
 8002c02:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8002c04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c08:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002c0c:	88fb      	ldrh	r3, [r7, #6]
 8002c0e:	4013      	ands	r3, r2
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d008      	beq.n	8002c26 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c14:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002c18:	88fb      	ldrh	r3, [r7, #6]
 8002c1a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c1e:	88fb      	ldrh	r3, [r7, #6]
 8002c20:	4618      	mov	r0, r3
 8002c22:	f00f f8b7 	bl	8011d94 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8002c26:	bf00      	nop
 8002c28:	3708      	adds	r7, #8
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
	...

08002c30 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d101      	bne.n	8002c42 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e08b      	b.n	8002d5a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d106      	bne.n	8002c5c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2200      	movs	r2, #0
 8002c52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	f7fe fa4e 	bl	80010f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2224      	movs	r2, #36	@ 0x24
 8002c60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f022 0201 	bic.w	r2, r2, #1
 8002c72:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	685a      	ldr	r2, [r3, #4]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002c80:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	689a      	ldr	r2, [r3, #8]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c90:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	68db      	ldr	r3, [r3, #12]
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d107      	bne.n	8002caa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	689a      	ldr	r2, [r3, #8]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002ca6:	609a      	str	r2, [r3, #8]
 8002ca8:	e006      	b.n	8002cb8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	689a      	ldr	r2, [r3, #8]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002cb6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	68db      	ldr	r3, [r3, #12]
 8002cbc:	2b02      	cmp	r3, #2
 8002cbe:	d108      	bne.n	8002cd2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	685a      	ldr	r2, [r3, #4]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002cce:	605a      	str	r2, [r3, #4]
 8002cd0:	e007      	b.n	8002ce2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	685a      	ldr	r2, [r3, #4]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ce0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	6859      	ldr	r1, [r3, #4]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	4b1d      	ldr	r3, [pc, #116]	@ (8002d64 <HAL_I2C_Init+0x134>)
 8002cee:	430b      	orrs	r3, r1
 8002cf0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	68da      	ldr	r2, [r3, #12]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d00:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	691a      	ldr	r2, [r3, #16]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	695b      	ldr	r3, [r3, #20]
 8002d0a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	699b      	ldr	r3, [r3, #24]
 8002d12:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	430a      	orrs	r2, r1
 8002d1a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	69d9      	ldr	r1, [r3, #28]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6a1a      	ldr	r2, [r3, #32]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	430a      	orrs	r2, r1
 8002d2a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f042 0201 	orr.w	r2, r2, #1
 8002d3a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2220      	movs	r2, #32
 8002d46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002d58:	2300      	movs	r3, #0
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	3708      	adds	r7, #8
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	02008000 	.word	0x02008000

08002d68 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b088      	sub	sp, #32
 8002d6c:	af02      	add	r7, sp, #8
 8002d6e:	60f8      	str	r0, [r7, #12]
 8002d70:	4608      	mov	r0, r1
 8002d72:	4611      	mov	r1, r2
 8002d74:	461a      	mov	r2, r3
 8002d76:	4603      	mov	r3, r0
 8002d78:	817b      	strh	r3, [r7, #10]
 8002d7a:	460b      	mov	r3, r1
 8002d7c:	813b      	strh	r3, [r7, #8]
 8002d7e:	4613      	mov	r3, r2
 8002d80:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	2b20      	cmp	r3, #32
 8002d8c:	f040 80f9 	bne.w	8002f82 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d90:	6a3b      	ldr	r3, [r7, #32]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d002      	beq.n	8002d9c <HAL_I2C_Mem_Write+0x34>
 8002d96:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d105      	bne.n	8002da8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002da2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	e0ed      	b.n	8002f84 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d101      	bne.n	8002db6 <HAL_I2C_Mem_Write+0x4e>
 8002db2:	2302      	movs	r3, #2
 8002db4:	e0e6      	b.n	8002f84 <HAL_I2C_Mem_Write+0x21c>
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2201      	movs	r2, #1
 8002dba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002dbe:	f7ff f955 	bl	800206c <HAL_GetTick>
 8002dc2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	9300      	str	r3, [sp, #0]
 8002dc8:	2319      	movs	r3, #25
 8002dca:	2201      	movs	r2, #1
 8002dcc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002dd0:	68f8      	ldr	r0, [r7, #12]
 8002dd2:	f000 fac3 	bl	800335c <I2C_WaitOnFlagUntilTimeout>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d001      	beq.n	8002de0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	e0d1      	b.n	8002f84 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2221      	movs	r2, #33	@ 0x21
 8002de4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2240      	movs	r2, #64	@ 0x40
 8002dec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2200      	movs	r2, #0
 8002df4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	6a3a      	ldr	r2, [r7, #32]
 8002dfa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002e00:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2200      	movs	r2, #0
 8002e06:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002e08:	88f8      	ldrh	r0, [r7, #6]
 8002e0a:	893a      	ldrh	r2, [r7, #8]
 8002e0c:	8979      	ldrh	r1, [r7, #10]
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	9301      	str	r3, [sp, #4]
 8002e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e14:	9300      	str	r3, [sp, #0]
 8002e16:	4603      	mov	r3, r0
 8002e18:	68f8      	ldr	r0, [r7, #12]
 8002e1a:	f000 f9d3 	bl	80031c4 <I2C_RequestMemoryWrite>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d005      	beq.n	8002e30 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2200      	movs	r2, #0
 8002e28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e0a9      	b.n	8002f84 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e34:	b29b      	uxth	r3, r3
 8002e36:	2bff      	cmp	r3, #255	@ 0xff
 8002e38:	d90e      	bls.n	8002e58 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	22ff      	movs	r2, #255	@ 0xff
 8002e3e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e44:	b2da      	uxtb	r2, r3
 8002e46:	8979      	ldrh	r1, [r7, #10]
 8002e48:	2300      	movs	r3, #0
 8002e4a:	9300      	str	r3, [sp, #0]
 8002e4c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e50:	68f8      	ldr	r0, [r7, #12]
 8002e52:	f000 fc47 	bl	80036e4 <I2C_TransferConfig>
 8002e56:	e00f      	b.n	8002e78 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e5c:	b29a      	uxth	r2, r3
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e66:	b2da      	uxtb	r2, r3
 8002e68:	8979      	ldrh	r1, [r7, #10]
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	9300      	str	r3, [sp, #0]
 8002e6e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e72:	68f8      	ldr	r0, [r7, #12]
 8002e74:	f000 fc36 	bl	80036e4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e78:	697a      	ldr	r2, [r7, #20]
 8002e7a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e7c:	68f8      	ldr	r0, [r7, #12]
 8002e7e:	f000 fac6 	bl	800340e <I2C_WaitOnTXISFlagUntilTimeout>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d001      	beq.n	8002e8c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e07b      	b.n	8002f84 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e90:	781a      	ldrb	r2, [r3, #0]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e9c:	1c5a      	adds	r2, r3, #1
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	3b01      	subs	r3, #1
 8002eaa:	b29a      	uxth	r2, r3
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eb4:	3b01      	subs	r3, #1
 8002eb6:	b29a      	uxth	r2, r3
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ec0:	b29b      	uxth	r3, r3
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d034      	beq.n	8002f30 <HAL_I2C_Mem_Write+0x1c8>
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d130      	bne.n	8002f30 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	9300      	str	r3, [sp, #0]
 8002ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	2180      	movs	r1, #128	@ 0x80
 8002ed8:	68f8      	ldr	r0, [r7, #12]
 8002eda:	f000 fa3f 	bl	800335c <I2C_WaitOnFlagUntilTimeout>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d001      	beq.n	8002ee8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e04d      	b.n	8002f84 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eec:	b29b      	uxth	r3, r3
 8002eee:	2bff      	cmp	r3, #255	@ 0xff
 8002ef0:	d90e      	bls.n	8002f10 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	22ff      	movs	r2, #255	@ 0xff
 8002ef6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002efc:	b2da      	uxtb	r2, r3
 8002efe:	8979      	ldrh	r1, [r7, #10]
 8002f00:	2300      	movs	r3, #0
 8002f02:	9300      	str	r3, [sp, #0]
 8002f04:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002f08:	68f8      	ldr	r0, [r7, #12]
 8002f0a:	f000 fbeb 	bl	80036e4 <I2C_TransferConfig>
 8002f0e:	e00f      	b.n	8002f30 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f14:	b29a      	uxth	r2, r3
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f1e:	b2da      	uxtb	r2, r3
 8002f20:	8979      	ldrh	r1, [r7, #10]
 8002f22:	2300      	movs	r3, #0
 8002f24:	9300      	str	r3, [sp, #0]
 8002f26:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f2a:	68f8      	ldr	r0, [r7, #12]
 8002f2c:	f000 fbda 	bl	80036e4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d19e      	bne.n	8002e78 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f3a:	697a      	ldr	r2, [r7, #20]
 8002f3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f3e:	68f8      	ldr	r0, [r7, #12]
 8002f40:	f000 faac 	bl	800349c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d001      	beq.n	8002f4e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e01a      	b.n	8002f84 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	2220      	movs	r2, #32
 8002f54:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	6859      	ldr	r1, [r3, #4]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	4b0a      	ldr	r3, [pc, #40]	@ (8002f8c <HAL_I2C_Mem_Write+0x224>)
 8002f62:	400b      	ands	r3, r1
 8002f64:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2220      	movs	r2, #32
 8002f6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2200      	movs	r2, #0
 8002f72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	e000      	b.n	8002f84 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002f82:	2302      	movs	r3, #2
  }
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3718      	adds	r7, #24
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	fe00e800 	.word	0xfe00e800

08002f90 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b088      	sub	sp, #32
 8002f94:	af02      	add	r7, sp, #8
 8002f96:	60f8      	str	r0, [r7, #12]
 8002f98:	4608      	mov	r0, r1
 8002f9a:	4611      	mov	r1, r2
 8002f9c:	461a      	mov	r2, r3
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	817b      	strh	r3, [r7, #10]
 8002fa2:	460b      	mov	r3, r1
 8002fa4:	813b      	strh	r3, [r7, #8]
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	2b20      	cmp	r3, #32
 8002fb4:	f040 80fd 	bne.w	80031b2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002fb8:	6a3b      	ldr	r3, [r7, #32]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d002      	beq.n	8002fc4 <HAL_I2C_Mem_Read+0x34>
 8002fbe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d105      	bne.n	8002fd0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fca:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e0f1      	b.n	80031b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d101      	bne.n	8002fde <HAL_I2C_Mem_Read+0x4e>
 8002fda:	2302      	movs	r3, #2
 8002fdc:	e0ea      	b.n	80031b4 <HAL_I2C_Mem_Read+0x224>
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002fe6:	f7ff f841 	bl	800206c <HAL_GetTick>
 8002fea:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	9300      	str	r3, [sp, #0]
 8002ff0:	2319      	movs	r3, #25
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002ff8:	68f8      	ldr	r0, [r7, #12]
 8002ffa:	f000 f9af 	bl	800335c <I2C_WaitOnFlagUntilTimeout>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d001      	beq.n	8003008 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e0d5      	b.n	80031b4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2222      	movs	r2, #34	@ 0x22
 800300c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	2240      	movs	r2, #64	@ 0x40
 8003014:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2200      	movs	r2, #0
 800301c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	6a3a      	ldr	r2, [r7, #32]
 8003022:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003028:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2200      	movs	r2, #0
 800302e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003030:	88f8      	ldrh	r0, [r7, #6]
 8003032:	893a      	ldrh	r2, [r7, #8]
 8003034:	8979      	ldrh	r1, [r7, #10]
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	9301      	str	r3, [sp, #4]
 800303a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800303c:	9300      	str	r3, [sp, #0]
 800303e:	4603      	mov	r3, r0
 8003040:	68f8      	ldr	r0, [r7, #12]
 8003042:	f000 f913 	bl	800326c <I2C_RequestMemoryRead>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d005      	beq.n	8003058 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2200      	movs	r2, #0
 8003050:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e0ad      	b.n	80031b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800305c:	b29b      	uxth	r3, r3
 800305e:	2bff      	cmp	r3, #255	@ 0xff
 8003060:	d90e      	bls.n	8003080 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	22ff      	movs	r2, #255	@ 0xff
 8003066:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800306c:	b2da      	uxtb	r2, r3
 800306e:	8979      	ldrh	r1, [r7, #10]
 8003070:	4b52      	ldr	r3, [pc, #328]	@ (80031bc <HAL_I2C_Mem_Read+0x22c>)
 8003072:	9300      	str	r3, [sp, #0]
 8003074:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003078:	68f8      	ldr	r0, [r7, #12]
 800307a:	f000 fb33 	bl	80036e4 <I2C_TransferConfig>
 800307e:	e00f      	b.n	80030a0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003084:	b29a      	uxth	r2, r3
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800308e:	b2da      	uxtb	r2, r3
 8003090:	8979      	ldrh	r1, [r7, #10]
 8003092:	4b4a      	ldr	r3, [pc, #296]	@ (80031bc <HAL_I2C_Mem_Read+0x22c>)
 8003094:	9300      	str	r3, [sp, #0]
 8003096:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800309a:	68f8      	ldr	r0, [r7, #12]
 800309c:	f000 fb22 	bl	80036e4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	9300      	str	r3, [sp, #0]
 80030a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030a6:	2200      	movs	r2, #0
 80030a8:	2104      	movs	r1, #4
 80030aa:	68f8      	ldr	r0, [r7, #12]
 80030ac:	f000 f956 	bl	800335c <I2C_WaitOnFlagUntilTimeout>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d001      	beq.n	80030ba <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e07c      	b.n	80031b4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c4:	b2d2      	uxtb	r2, r2
 80030c6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030cc:	1c5a      	adds	r2, r3, #1
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030d6:	3b01      	subs	r3, #1
 80030d8:	b29a      	uxth	r2, r3
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	3b01      	subs	r3, #1
 80030e6:	b29a      	uxth	r2, r3
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030f0:	b29b      	uxth	r3, r3
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d034      	beq.n	8003160 <HAL_I2C_Mem_Read+0x1d0>
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d130      	bne.n	8003160 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	9300      	str	r3, [sp, #0]
 8003102:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003104:	2200      	movs	r2, #0
 8003106:	2180      	movs	r1, #128	@ 0x80
 8003108:	68f8      	ldr	r0, [r7, #12]
 800310a:	f000 f927 	bl	800335c <I2C_WaitOnFlagUntilTimeout>
 800310e:	4603      	mov	r3, r0
 8003110:	2b00      	cmp	r3, #0
 8003112:	d001      	beq.n	8003118 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e04d      	b.n	80031b4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800311c:	b29b      	uxth	r3, r3
 800311e:	2bff      	cmp	r3, #255	@ 0xff
 8003120:	d90e      	bls.n	8003140 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	22ff      	movs	r2, #255	@ 0xff
 8003126:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800312c:	b2da      	uxtb	r2, r3
 800312e:	8979      	ldrh	r1, [r7, #10]
 8003130:	2300      	movs	r3, #0
 8003132:	9300      	str	r3, [sp, #0]
 8003134:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003138:	68f8      	ldr	r0, [r7, #12]
 800313a:	f000 fad3 	bl	80036e4 <I2C_TransferConfig>
 800313e:	e00f      	b.n	8003160 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003144:	b29a      	uxth	r2, r3
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800314e:	b2da      	uxtb	r2, r3
 8003150:	8979      	ldrh	r1, [r7, #10]
 8003152:	2300      	movs	r3, #0
 8003154:	9300      	str	r3, [sp, #0]
 8003156:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800315a:	68f8      	ldr	r0, [r7, #12]
 800315c:	f000 fac2 	bl	80036e4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003164:	b29b      	uxth	r3, r3
 8003166:	2b00      	cmp	r3, #0
 8003168:	d19a      	bne.n	80030a0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800316a:	697a      	ldr	r2, [r7, #20]
 800316c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800316e:	68f8      	ldr	r0, [r7, #12]
 8003170:	f000 f994 	bl	800349c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003174:	4603      	mov	r3, r0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d001      	beq.n	800317e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e01a      	b.n	80031b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	2220      	movs	r2, #32
 8003184:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	6859      	ldr	r1, [r3, #4]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	4b0b      	ldr	r3, [pc, #44]	@ (80031c0 <HAL_I2C_Mem_Read+0x230>)
 8003192:	400b      	ands	r3, r1
 8003194:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2220      	movs	r2, #32
 800319a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2200      	movs	r2, #0
 80031a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2200      	movs	r2, #0
 80031aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80031ae:	2300      	movs	r3, #0
 80031b0:	e000      	b.n	80031b4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80031b2:	2302      	movs	r3, #2
  }
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	3718      	adds	r7, #24
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	80002400 	.word	0x80002400
 80031c0:	fe00e800 	.word	0xfe00e800

080031c4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b086      	sub	sp, #24
 80031c8:	af02      	add	r7, sp, #8
 80031ca:	60f8      	str	r0, [r7, #12]
 80031cc:	4608      	mov	r0, r1
 80031ce:	4611      	mov	r1, r2
 80031d0:	461a      	mov	r2, r3
 80031d2:	4603      	mov	r3, r0
 80031d4:	817b      	strh	r3, [r7, #10]
 80031d6:	460b      	mov	r3, r1
 80031d8:	813b      	strh	r3, [r7, #8]
 80031da:	4613      	mov	r3, r2
 80031dc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80031de:	88fb      	ldrh	r3, [r7, #6]
 80031e0:	b2da      	uxtb	r2, r3
 80031e2:	8979      	ldrh	r1, [r7, #10]
 80031e4:	4b20      	ldr	r3, [pc, #128]	@ (8003268 <I2C_RequestMemoryWrite+0xa4>)
 80031e6:	9300      	str	r3, [sp, #0]
 80031e8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80031ec:	68f8      	ldr	r0, [r7, #12]
 80031ee:	f000 fa79 	bl	80036e4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031f2:	69fa      	ldr	r2, [r7, #28]
 80031f4:	69b9      	ldr	r1, [r7, #24]
 80031f6:	68f8      	ldr	r0, [r7, #12]
 80031f8:	f000 f909 	bl	800340e <I2C_WaitOnTXISFlagUntilTimeout>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d001      	beq.n	8003206 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e02c      	b.n	8003260 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003206:	88fb      	ldrh	r3, [r7, #6]
 8003208:	2b01      	cmp	r3, #1
 800320a:	d105      	bne.n	8003218 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800320c:	893b      	ldrh	r3, [r7, #8]
 800320e:	b2da      	uxtb	r2, r3
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	629a      	str	r2, [r3, #40]	@ 0x28
 8003216:	e015      	b.n	8003244 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003218:	893b      	ldrh	r3, [r7, #8]
 800321a:	0a1b      	lsrs	r3, r3, #8
 800321c:	b29b      	uxth	r3, r3
 800321e:	b2da      	uxtb	r2, r3
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003226:	69fa      	ldr	r2, [r7, #28]
 8003228:	69b9      	ldr	r1, [r7, #24]
 800322a:	68f8      	ldr	r0, [r7, #12]
 800322c:	f000 f8ef 	bl	800340e <I2C_WaitOnTXISFlagUntilTimeout>
 8003230:	4603      	mov	r3, r0
 8003232:	2b00      	cmp	r3, #0
 8003234:	d001      	beq.n	800323a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e012      	b.n	8003260 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800323a:	893b      	ldrh	r3, [r7, #8]
 800323c:	b2da      	uxtb	r2, r3
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003244:	69fb      	ldr	r3, [r7, #28]
 8003246:	9300      	str	r3, [sp, #0]
 8003248:	69bb      	ldr	r3, [r7, #24]
 800324a:	2200      	movs	r2, #0
 800324c:	2180      	movs	r1, #128	@ 0x80
 800324e:	68f8      	ldr	r0, [r7, #12]
 8003250:	f000 f884 	bl	800335c <I2C_WaitOnFlagUntilTimeout>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d001      	beq.n	800325e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e000      	b.n	8003260 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800325e:	2300      	movs	r3, #0
}
 8003260:	4618      	mov	r0, r3
 8003262:	3710      	adds	r7, #16
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	80002000 	.word	0x80002000

0800326c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b086      	sub	sp, #24
 8003270:	af02      	add	r7, sp, #8
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	4608      	mov	r0, r1
 8003276:	4611      	mov	r1, r2
 8003278:	461a      	mov	r2, r3
 800327a:	4603      	mov	r3, r0
 800327c:	817b      	strh	r3, [r7, #10]
 800327e:	460b      	mov	r3, r1
 8003280:	813b      	strh	r3, [r7, #8]
 8003282:	4613      	mov	r3, r2
 8003284:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003286:	88fb      	ldrh	r3, [r7, #6]
 8003288:	b2da      	uxtb	r2, r3
 800328a:	8979      	ldrh	r1, [r7, #10]
 800328c:	4b20      	ldr	r3, [pc, #128]	@ (8003310 <I2C_RequestMemoryRead+0xa4>)
 800328e:	9300      	str	r3, [sp, #0]
 8003290:	2300      	movs	r3, #0
 8003292:	68f8      	ldr	r0, [r7, #12]
 8003294:	f000 fa26 	bl	80036e4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003298:	69fa      	ldr	r2, [r7, #28]
 800329a:	69b9      	ldr	r1, [r7, #24]
 800329c:	68f8      	ldr	r0, [r7, #12]
 800329e:	f000 f8b6 	bl	800340e <I2C_WaitOnTXISFlagUntilTimeout>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d001      	beq.n	80032ac <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	e02c      	b.n	8003306 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80032ac:	88fb      	ldrh	r3, [r7, #6]
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d105      	bne.n	80032be <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80032b2:	893b      	ldrh	r3, [r7, #8]
 80032b4:	b2da      	uxtb	r2, r3
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	629a      	str	r2, [r3, #40]	@ 0x28
 80032bc:	e015      	b.n	80032ea <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80032be:	893b      	ldrh	r3, [r7, #8]
 80032c0:	0a1b      	lsrs	r3, r3, #8
 80032c2:	b29b      	uxth	r3, r3
 80032c4:	b2da      	uxtb	r2, r3
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032cc:	69fa      	ldr	r2, [r7, #28]
 80032ce:	69b9      	ldr	r1, [r7, #24]
 80032d0:	68f8      	ldr	r0, [r7, #12]
 80032d2:	f000 f89c 	bl	800340e <I2C_WaitOnTXISFlagUntilTimeout>
 80032d6:	4603      	mov	r3, r0
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d001      	beq.n	80032e0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	e012      	b.n	8003306 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80032e0:	893b      	ldrh	r3, [r7, #8]
 80032e2:	b2da      	uxtb	r2, r3
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	9300      	str	r3, [sp, #0]
 80032ee:	69bb      	ldr	r3, [r7, #24]
 80032f0:	2200      	movs	r2, #0
 80032f2:	2140      	movs	r1, #64	@ 0x40
 80032f4:	68f8      	ldr	r0, [r7, #12]
 80032f6:	f000 f831 	bl	800335c <I2C_WaitOnFlagUntilTimeout>
 80032fa:	4603      	mov	r3, r0
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d001      	beq.n	8003304 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e000      	b.n	8003306 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003304:	2300      	movs	r3, #0
}
 8003306:	4618      	mov	r0, r3
 8003308:	3710      	adds	r7, #16
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	80002000 	.word	0x80002000

08003314 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	699b      	ldr	r3, [r3, #24]
 8003322:	f003 0302 	and.w	r3, r3, #2
 8003326:	2b02      	cmp	r3, #2
 8003328:	d103      	bne.n	8003332 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2200      	movs	r2, #0
 8003330:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	699b      	ldr	r3, [r3, #24]
 8003338:	f003 0301 	and.w	r3, r3, #1
 800333c:	2b01      	cmp	r3, #1
 800333e:	d007      	beq.n	8003350 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	699a      	ldr	r2, [r3, #24]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f042 0201 	orr.w	r2, r2, #1
 800334e:	619a      	str	r2, [r3, #24]
  }
}
 8003350:	bf00      	nop
 8003352:	370c      	adds	r7, #12
 8003354:	46bd      	mov	sp, r7
 8003356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335a:	4770      	bx	lr

0800335c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b084      	sub	sp, #16
 8003360:	af00      	add	r7, sp, #0
 8003362:	60f8      	str	r0, [r7, #12]
 8003364:	60b9      	str	r1, [r7, #8]
 8003366:	603b      	str	r3, [r7, #0]
 8003368:	4613      	mov	r3, r2
 800336a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800336c:	e03b      	b.n	80033e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800336e:	69ba      	ldr	r2, [r7, #24]
 8003370:	6839      	ldr	r1, [r7, #0]
 8003372:	68f8      	ldr	r0, [r7, #12]
 8003374:	f000 f8d6 	bl	8003524 <I2C_IsErrorOccurred>
 8003378:	4603      	mov	r3, r0
 800337a:	2b00      	cmp	r3, #0
 800337c:	d001      	beq.n	8003382 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	e041      	b.n	8003406 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003388:	d02d      	beq.n	80033e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800338a:	f7fe fe6f 	bl	800206c <HAL_GetTick>
 800338e:	4602      	mov	r2, r0
 8003390:	69bb      	ldr	r3, [r7, #24]
 8003392:	1ad3      	subs	r3, r2, r3
 8003394:	683a      	ldr	r2, [r7, #0]
 8003396:	429a      	cmp	r2, r3
 8003398:	d302      	bcc.n	80033a0 <I2C_WaitOnFlagUntilTimeout+0x44>
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d122      	bne.n	80033e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	699a      	ldr	r2, [r3, #24]
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	4013      	ands	r3, r2
 80033aa:	68ba      	ldr	r2, [r7, #8]
 80033ac:	429a      	cmp	r2, r3
 80033ae:	bf0c      	ite	eq
 80033b0:	2301      	moveq	r3, #1
 80033b2:	2300      	movne	r3, #0
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	461a      	mov	r2, r3
 80033b8:	79fb      	ldrb	r3, [r7, #7]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d113      	bne.n	80033e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033c2:	f043 0220 	orr.w	r2, r3, #32
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2220      	movs	r2, #32
 80033ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2200      	movs	r2, #0
 80033d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e00f      	b.n	8003406 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	699a      	ldr	r2, [r3, #24]
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	4013      	ands	r3, r2
 80033f0:	68ba      	ldr	r2, [r7, #8]
 80033f2:	429a      	cmp	r2, r3
 80033f4:	bf0c      	ite	eq
 80033f6:	2301      	moveq	r3, #1
 80033f8:	2300      	movne	r3, #0
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	461a      	mov	r2, r3
 80033fe:	79fb      	ldrb	r3, [r7, #7]
 8003400:	429a      	cmp	r2, r3
 8003402:	d0b4      	beq.n	800336e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003404:	2300      	movs	r3, #0
}
 8003406:	4618      	mov	r0, r3
 8003408:	3710      	adds	r7, #16
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800340e:	b580      	push	{r7, lr}
 8003410:	b084      	sub	sp, #16
 8003412:	af00      	add	r7, sp, #0
 8003414:	60f8      	str	r0, [r7, #12]
 8003416:	60b9      	str	r1, [r7, #8]
 8003418:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800341a:	e033      	b.n	8003484 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	68b9      	ldr	r1, [r7, #8]
 8003420:	68f8      	ldr	r0, [r7, #12]
 8003422:	f000 f87f 	bl	8003524 <I2C_IsErrorOccurred>
 8003426:	4603      	mov	r3, r0
 8003428:	2b00      	cmp	r3, #0
 800342a:	d001      	beq.n	8003430 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	e031      	b.n	8003494 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003436:	d025      	beq.n	8003484 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003438:	f7fe fe18 	bl	800206c <HAL_GetTick>
 800343c:	4602      	mov	r2, r0
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	1ad3      	subs	r3, r2, r3
 8003442:	68ba      	ldr	r2, [r7, #8]
 8003444:	429a      	cmp	r2, r3
 8003446:	d302      	bcc.n	800344e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d11a      	bne.n	8003484 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	699b      	ldr	r3, [r3, #24]
 8003454:	f003 0302 	and.w	r3, r3, #2
 8003458:	2b02      	cmp	r3, #2
 800345a:	d013      	beq.n	8003484 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003460:	f043 0220 	orr.w	r2, r3, #32
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2220      	movs	r2, #32
 800346c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2200      	movs	r2, #0
 8003474:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2200      	movs	r2, #0
 800347c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e007      	b.n	8003494 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	699b      	ldr	r3, [r3, #24]
 800348a:	f003 0302 	and.w	r3, r3, #2
 800348e:	2b02      	cmp	r3, #2
 8003490:	d1c4      	bne.n	800341c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003492:	2300      	movs	r3, #0
}
 8003494:	4618      	mov	r0, r3
 8003496:	3710      	adds	r7, #16
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}

0800349c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b084      	sub	sp, #16
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	60f8      	str	r0, [r7, #12]
 80034a4:	60b9      	str	r1, [r7, #8]
 80034a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034a8:	e02f      	b.n	800350a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	68b9      	ldr	r1, [r7, #8]
 80034ae:	68f8      	ldr	r0, [r7, #12]
 80034b0:	f000 f838 	bl	8003524 <I2C_IsErrorOccurred>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d001      	beq.n	80034be <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e02d      	b.n	800351a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034be:	f7fe fdd5 	bl	800206c <HAL_GetTick>
 80034c2:	4602      	mov	r2, r0
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	68ba      	ldr	r2, [r7, #8]
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d302      	bcc.n	80034d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d11a      	bne.n	800350a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	699b      	ldr	r3, [r3, #24]
 80034da:	f003 0320 	and.w	r3, r3, #32
 80034de:	2b20      	cmp	r3, #32
 80034e0:	d013      	beq.n	800350a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034e6:	f043 0220 	orr.w	r2, r3, #32
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2220      	movs	r2, #32
 80034f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e007      	b.n	800351a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	699b      	ldr	r3, [r3, #24]
 8003510:	f003 0320 	and.w	r3, r3, #32
 8003514:	2b20      	cmp	r3, #32
 8003516:	d1c8      	bne.n	80034aa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003518:	2300      	movs	r3, #0
}
 800351a:	4618      	mov	r0, r3
 800351c:	3710      	adds	r7, #16
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}
	...

08003524 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b08a      	sub	sp, #40	@ 0x28
 8003528:	af00      	add	r7, sp, #0
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	60b9      	str	r1, [r7, #8]
 800352e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003530:	2300      	movs	r3, #0
 8003532:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	699b      	ldr	r3, [r3, #24]
 800353c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800353e:	2300      	movs	r3, #0
 8003540:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003546:	69bb      	ldr	r3, [r7, #24]
 8003548:	f003 0310 	and.w	r3, r3, #16
 800354c:	2b00      	cmp	r3, #0
 800354e:	d068      	beq.n	8003622 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	2210      	movs	r2, #16
 8003556:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003558:	e049      	b.n	80035ee <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003560:	d045      	beq.n	80035ee <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003562:	f7fe fd83 	bl	800206c <HAL_GetTick>
 8003566:	4602      	mov	r2, r0
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	1ad3      	subs	r3, r2, r3
 800356c:	68ba      	ldr	r2, [r7, #8]
 800356e:	429a      	cmp	r2, r3
 8003570:	d302      	bcc.n	8003578 <I2C_IsErrorOccurred+0x54>
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d13a      	bne.n	80035ee <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003582:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800358a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	699b      	ldr	r3, [r3, #24]
 8003592:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003596:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800359a:	d121      	bne.n	80035e0 <I2C_IsErrorOccurred+0xbc>
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80035a2:	d01d      	beq.n	80035e0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80035a4:	7cfb      	ldrb	r3, [r7, #19]
 80035a6:	2b20      	cmp	r3, #32
 80035a8:	d01a      	beq.n	80035e0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	685a      	ldr	r2, [r3, #4]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80035b8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80035ba:	f7fe fd57 	bl	800206c <HAL_GetTick>
 80035be:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035c0:	e00e      	b.n	80035e0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80035c2:	f7fe fd53 	bl	800206c <HAL_GetTick>
 80035c6:	4602      	mov	r2, r0
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	1ad3      	subs	r3, r2, r3
 80035cc:	2b19      	cmp	r3, #25
 80035ce:	d907      	bls.n	80035e0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80035d0:	6a3b      	ldr	r3, [r7, #32]
 80035d2:	f043 0320 	orr.w	r3, r3, #32
 80035d6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80035de:	e006      	b.n	80035ee <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	699b      	ldr	r3, [r3, #24]
 80035e6:	f003 0320 	and.w	r3, r3, #32
 80035ea:	2b20      	cmp	r3, #32
 80035ec:	d1e9      	bne.n	80035c2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	699b      	ldr	r3, [r3, #24]
 80035f4:	f003 0320 	and.w	r3, r3, #32
 80035f8:	2b20      	cmp	r3, #32
 80035fa:	d003      	beq.n	8003604 <I2C_IsErrorOccurred+0xe0>
 80035fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003600:	2b00      	cmp	r3, #0
 8003602:	d0aa      	beq.n	800355a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003604:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003608:	2b00      	cmp	r3, #0
 800360a:	d103      	bne.n	8003614 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	2220      	movs	r2, #32
 8003612:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003614:	6a3b      	ldr	r3, [r7, #32]
 8003616:	f043 0304 	orr.w	r3, r3, #4
 800361a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	699b      	ldr	r3, [r3, #24]
 8003628:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800362a:	69bb      	ldr	r3, [r7, #24]
 800362c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003630:	2b00      	cmp	r3, #0
 8003632:	d00b      	beq.n	800364c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003634:	6a3b      	ldr	r3, [r7, #32]
 8003636:	f043 0301 	orr.w	r3, r3, #1
 800363a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003644:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800364c:	69bb      	ldr	r3, [r7, #24]
 800364e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003652:	2b00      	cmp	r3, #0
 8003654:	d00b      	beq.n	800366e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003656:	6a3b      	ldr	r3, [r7, #32]
 8003658:	f043 0308 	orr.w	r3, r3, #8
 800365c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003666:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800366e:	69bb      	ldr	r3, [r7, #24]
 8003670:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003674:	2b00      	cmp	r3, #0
 8003676:	d00b      	beq.n	8003690 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003678:	6a3b      	ldr	r3, [r7, #32]
 800367a:	f043 0302 	orr.w	r3, r3, #2
 800367e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003688:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003690:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003694:	2b00      	cmp	r3, #0
 8003696:	d01c      	beq.n	80036d2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003698:	68f8      	ldr	r0, [r7, #12]
 800369a:	f7ff fe3b 	bl	8003314 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	6859      	ldr	r1, [r3, #4]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	4b0d      	ldr	r3, [pc, #52]	@ (80036e0 <I2C_IsErrorOccurred+0x1bc>)
 80036aa:	400b      	ands	r3, r1
 80036ac:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80036b2:	6a3b      	ldr	r3, [r7, #32]
 80036b4:	431a      	orrs	r2, r3
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2220      	movs	r2, #32
 80036be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2200      	movs	r2, #0
 80036c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2200      	movs	r2, #0
 80036ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80036d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3728      	adds	r7, #40	@ 0x28
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	fe00e800 	.word	0xfe00e800

080036e4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b087      	sub	sp, #28
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	60f8      	str	r0, [r7, #12]
 80036ec:	607b      	str	r3, [r7, #4]
 80036ee:	460b      	mov	r3, r1
 80036f0:	817b      	strh	r3, [r7, #10]
 80036f2:	4613      	mov	r3, r2
 80036f4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80036f6:	897b      	ldrh	r3, [r7, #10]
 80036f8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80036fc:	7a7b      	ldrb	r3, [r7, #9]
 80036fe:	041b      	lsls	r3, r3, #16
 8003700:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003704:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800370a:	6a3b      	ldr	r3, [r7, #32]
 800370c:	4313      	orrs	r3, r2
 800370e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003712:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	685a      	ldr	r2, [r3, #4]
 800371a:	6a3b      	ldr	r3, [r7, #32]
 800371c:	0d5b      	lsrs	r3, r3, #21
 800371e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003722:	4b08      	ldr	r3, [pc, #32]	@ (8003744 <I2C_TransferConfig+0x60>)
 8003724:	430b      	orrs	r3, r1
 8003726:	43db      	mvns	r3, r3
 8003728:	ea02 0103 	and.w	r1, r2, r3
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	697a      	ldr	r2, [r7, #20]
 8003732:	430a      	orrs	r2, r1
 8003734:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003736:	bf00      	nop
 8003738:	371c      	adds	r7, #28
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr
 8003742:	bf00      	nop
 8003744:	03ff63ff 	.word	0x03ff63ff

08003748 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003748:	b480      	push	{r7}
 800374a:	b083      	sub	sp, #12
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003758:	b2db      	uxtb	r3, r3
 800375a:	2b20      	cmp	r3, #32
 800375c:	d138      	bne.n	80037d0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003764:	2b01      	cmp	r3, #1
 8003766:	d101      	bne.n	800376c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003768:	2302      	movs	r3, #2
 800376a:	e032      	b.n	80037d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2201      	movs	r2, #1
 8003770:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2224      	movs	r2, #36	@ 0x24
 8003778:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f022 0201 	bic.w	r2, r2, #1
 800378a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800379a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	6819      	ldr	r1, [r3, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	683a      	ldr	r2, [r7, #0]
 80037a8:	430a      	orrs	r2, r1
 80037aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f042 0201 	orr.w	r2, r2, #1
 80037ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2220      	movs	r2, #32
 80037c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80037cc:	2300      	movs	r3, #0
 80037ce:	e000      	b.n	80037d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80037d0:	2302      	movs	r3, #2
  }
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	370c      	adds	r7, #12
 80037d6:	46bd      	mov	sp, r7
 80037d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037dc:	4770      	bx	lr

080037de <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80037de:	b480      	push	{r7}
 80037e0:	b085      	sub	sp, #20
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	6078      	str	r0, [r7, #4]
 80037e6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	2b20      	cmp	r3, #32
 80037f2:	d139      	bne.n	8003868 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d101      	bne.n	8003802 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80037fe:	2302      	movs	r3, #2
 8003800:	e033      	b.n	800386a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2201      	movs	r2, #1
 8003806:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2224      	movs	r2, #36	@ 0x24
 800380e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f022 0201 	bic.w	r2, r2, #1
 8003820:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003830:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	021b      	lsls	r3, r3, #8
 8003836:	68fa      	ldr	r2, [r7, #12]
 8003838:	4313      	orrs	r3, r2
 800383a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	68fa      	ldr	r2, [r7, #12]
 8003842:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f042 0201 	orr.w	r2, r2, #1
 8003852:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2220      	movs	r2, #32
 8003858:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2200      	movs	r2, #0
 8003860:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003864:	2300      	movs	r3, #0
 8003866:	e000      	b.n	800386a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003868:	2302      	movs	r3, #2
  }
}
 800386a:	4618      	mov	r0, r3
 800386c:	3714      	adds	r7, #20
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr

08003876 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003876:	b580      	push	{r7, lr}
 8003878:	b086      	sub	sp, #24
 800387a:	af02      	add	r7, sp, #8
 800387c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d101      	bne.n	8003888 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e0fe      	b.n	8003a86 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800388e:	b2db      	uxtb	r3, r3
 8003890:	2b00      	cmp	r3, #0
 8003892:	d106      	bne.n	80038a2 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2200      	movs	r2, #0
 8003898:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800389c:	6878      	ldr	r0, [r7, #4]
 800389e:	f00c fc7b 	bl	8010198 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2203      	movs	r2, #3
 80038a6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4618      	mov	r0, r3
 80038b0:	f006 f9a9 	bl	8009c06 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6818      	ldr	r0, [r3, #0]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	7c1a      	ldrb	r2, [r3, #16]
 80038bc:	f88d 2000 	strb.w	r2, [sp]
 80038c0:	3304      	adds	r3, #4
 80038c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80038c4:	f006 f87a 	bl	80099bc <USB_CoreInit>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d005      	beq.n	80038da <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2202      	movs	r2, #2
 80038d2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e0d5      	b.n	8003a86 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	2100      	movs	r1, #0
 80038e0:	4618      	mov	r0, r3
 80038e2:	f006 f9a1 	bl	8009c28 <USB_SetCurrentMode>
 80038e6:	4603      	mov	r3, r0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d005      	beq.n	80038f8 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2202      	movs	r2, #2
 80038f0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e0c6      	b.n	8003a86 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80038f8:	2300      	movs	r3, #0
 80038fa:	73fb      	strb	r3, [r7, #15]
 80038fc:	e04a      	b.n	8003994 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80038fe:	7bfa      	ldrb	r2, [r7, #15]
 8003900:	6879      	ldr	r1, [r7, #4]
 8003902:	4613      	mov	r3, r2
 8003904:	00db      	lsls	r3, r3, #3
 8003906:	4413      	add	r3, r2
 8003908:	009b      	lsls	r3, r3, #2
 800390a:	440b      	add	r3, r1
 800390c:	3315      	adds	r3, #21
 800390e:	2201      	movs	r2, #1
 8003910:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003912:	7bfa      	ldrb	r2, [r7, #15]
 8003914:	6879      	ldr	r1, [r7, #4]
 8003916:	4613      	mov	r3, r2
 8003918:	00db      	lsls	r3, r3, #3
 800391a:	4413      	add	r3, r2
 800391c:	009b      	lsls	r3, r3, #2
 800391e:	440b      	add	r3, r1
 8003920:	3314      	adds	r3, #20
 8003922:	7bfa      	ldrb	r2, [r7, #15]
 8003924:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003926:	7bfa      	ldrb	r2, [r7, #15]
 8003928:	7bfb      	ldrb	r3, [r7, #15]
 800392a:	b298      	uxth	r0, r3
 800392c:	6879      	ldr	r1, [r7, #4]
 800392e:	4613      	mov	r3, r2
 8003930:	00db      	lsls	r3, r3, #3
 8003932:	4413      	add	r3, r2
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	440b      	add	r3, r1
 8003938:	332e      	adds	r3, #46	@ 0x2e
 800393a:	4602      	mov	r2, r0
 800393c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800393e:	7bfa      	ldrb	r2, [r7, #15]
 8003940:	6879      	ldr	r1, [r7, #4]
 8003942:	4613      	mov	r3, r2
 8003944:	00db      	lsls	r3, r3, #3
 8003946:	4413      	add	r3, r2
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	440b      	add	r3, r1
 800394c:	3318      	adds	r3, #24
 800394e:	2200      	movs	r2, #0
 8003950:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003952:	7bfa      	ldrb	r2, [r7, #15]
 8003954:	6879      	ldr	r1, [r7, #4]
 8003956:	4613      	mov	r3, r2
 8003958:	00db      	lsls	r3, r3, #3
 800395a:	4413      	add	r3, r2
 800395c:	009b      	lsls	r3, r3, #2
 800395e:	440b      	add	r3, r1
 8003960:	331c      	adds	r3, #28
 8003962:	2200      	movs	r2, #0
 8003964:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003966:	7bfa      	ldrb	r2, [r7, #15]
 8003968:	6879      	ldr	r1, [r7, #4]
 800396a:	4613      	mov	r3, r2
 800396c:	00db      	lsls	r3, r3, #3
 800396e:	4413      	add	r3, r2
 8003970:	009b      	lsls	r3, r3, #2
 8003972:	440b      	add	r3, r1
 8003974:	3320      	adds	r3, #32
 8003976:	2200      	movs	r2, #0
 8003978:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800397a:	7bfa      	ldrb	r2, [r7, #15]
 800397c:	6879      	ldr	r1, [r7, #4]
 800397e:	4613      	mov	r3, r2
 8003980:	00db      	lsls	r3, r3, #3
 8003982:	4413      	add	r3, r2
 8003984:	009b      	lsls	r3, r3, #2
 8003986:	440b      	add	r3, r1
 8003988:	3324      	adds	r3, #36	@ 0x24
 800398a:	2200      	movs	r2, #0
 800398c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800398e:	7bfb      	ldrb	r3, [r7, #15]
 8003990:	3301      	adds	r3, #1
 8003992:	73fb      	strb	r3, [r7, #15]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	791b      	ldrb	r3, [r3, #4]
 8003998:	7bfa      	ldrb	r2, [r7, #15]
 800399a:	429a      	cmp	r2, r3
 800399c:	d3af      	bcc.n	80038fe <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800399e:	2300      	movs	r3, #0
 80039a0:	73fb      	strb	r3, [r7, #15]
 80039a2:	e044      	b.n	8003a2e <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80039a4:	7bfa      	ldrb	r2, [r7, #15]
 80039a6:	6879      	ldr	r1, [r7, #4]
 80039a8:	4613      	mov	r3, r2
 80039aa:	00db      	lsls	r3, r3, #3
 80039ac:	4413      	add	r3, r2
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	440b      	add	r3, r1
 80039b2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80039b6:	2200      	movs	r2, #0
 80039b8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80039ba:	7bfa      	ldrb	r2, [r7, #15]
 80039bc:	6879      	ldr	r1, [r7, #4]
 80039be:	4613      	mov	r3, r2
 80039c0:	00db      	lsls	r3, r3, #3
 80039c2:	4413      	add	r3, r2
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	440b      	add	r3, r1
 80039c8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80039cc:	7bfa      	ldrb	r2, [r7, #15]
 80039ce:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80039d0:	7bfa      	ldrb	r2, [r7, #15]
 80039d2:	6879      	ldr	r1, [r7, #4]
 80039d4:	4613      	mov	r3, r2
 80039d6:	00db      	lsls	r3, r3, #3
 80039d8:	4413      	add	r3, r2
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	440b      	add	r3, r1
 80039de:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80039e2:	2200      	movs	r2, #0
 80039e4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80039e6:	7bfa      	ldrb	r2, [r7, #15]
 80039e8:	6879      	ldr	r1, [r7, #4]
 80039ea:	4613      	mov	r3, r2
 80039ec:	00db      	lsls	r3, r3, #3
 80039ee:	4413      	add	r3, r2
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	440b      	add	r3, r1
 80039f4:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80039f8:	2200      	movs	r2, #0
 80039fa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80039fc:	7bfa      	ldrb	r2, [r7, #15]
 80039fe:	6879      	ldr	r1, [r7, #4]
 8003a00:	4613      	mov	r3, r2
 8003a02:	00db      	lsls	r3, r3, #3
 8003a04:	4413      	add	r3, r2
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	440b      	add	r3, r1
 8003a0a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003a0e:	2200      	movs	r2, #0
 8003a10:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003a12:	7bfa      	ldrb	r2, [r7, #15]
 8003a14:	6879      	ldr	r1, [r7, #4]
 8003a16:	4613      	mov	r3, r2
 8003a18:	00db      	lsls	r3, r3, #3
 8003a1a:	4413      	add	r3, r2
 8003a1c:	009b      	lsls	r3, r3, #2
 8003a1e:	440b      	add	r3, r1
 8003a20:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003a24:	2200      	movs	r2, #0
 8003a26:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a28:	7bfb      	ldrb	r3, [r7, #15]
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	73fb      	strb	r3, [r7, #15]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	791b      	ldrb	r3, [r3, #4]
 8003a32:	7bfa      	ldrb	r2, [r7, #15]
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d3b5      	bcc.n	80039a4 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6818      	ldr	r0, [r3, #0]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	7c1a      	ldrb	r2, [r3, #16]
 8003a40:	f88d 2000 	strb.w	r2, [sp]
 8003a44:	3304      	adds	r3, #4
 8003a46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003a48:	f006 f93a 	bl	8009cc0 <USB_DevInit>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d005      	beq.n	8003a5e <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2202      	movs	r2, #2
 8003a56:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e013      	b.n	8003a86 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2200      	movs	r2, #0
 8003a62:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2201      	movs	r2, #1
 8003a68:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	7b1b      	ldrb	r3, [r3, #12]
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d102      	bne.n	8003a7a <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003a74:	6878      	ldr	r0, [r7, #4]
 8003a76:	f001 f96d 	bl	8004d54 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f007 f979 	bl	800ad76 <USB_DevDisconnect>

  return HAL_OK;
 8003a84:	2300      	movs	r3, #0
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3710      	adds	r7, #16
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}

08003a8e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003a8e:	b580      	push	{r7, lr}
 8003a90:	b084      	sub	sp, #16
 8003a92:	af00      	add	r7, sp, #0
 8003a94:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d101      	bne.n	8003aaa <HAL_PCD_Start+0x1c>
 8003aa6:	2302      	movs	r3, #2
 8003aa8:	e022      	b.n	8003af0 <HAL_PCD_Start+0x62>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2201      	movs	r2, #1
 8003aae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	68db      	ldr	r3, [r3, #12]
 8003ab6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d009      	beq.n	8003ad2 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d105      	bne.n	8003ad2 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aca:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f006 f884 	bl	8009be4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f007 f927 	bl	800ad34 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003aee:	2300      	movs	r3, #0
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	3710      	adds	r7, #16
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}

08003af8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003af8:	b590      	push	{r4, r7, lr}
 8003afa:	b08d      	sub	sp, #52	@ 0x34
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b06:	6a3b      	ldr	r3, [r7, #32]
 8003b08:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f007 f9e5 	bl	800aede <USB_GetMode>
 8003b14:	4603      	mov	r3, r0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	f040 84b9 	bne.w	800448e <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4618      	mov	r0, r3
 8003b22:	f007 f949 	bl	800adb8 <USB_ReadInterrupts>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	f000 84af 	beq.w	800448c <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	0a1b      	lsrs	r3, r3, #8
 8003b38:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4618      	mov	r0, r3
 8003b48:	f007 f936 	bl	800adb8 <USB_ReadInterrupts>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	f003 0302 	and.w	r3, r3, #2
 8003b52:	2b02      	cmp	r3, #2
 8003b54:	d107      	bne.n	8003b66 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	695a      	ldr	r2, [r3, #20]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f002 0202 	and.w	r2, r2, #2
 8003b64:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f007 f924 	bl	800adb8 <USB_ReadInterrupts>
 8003b70:	4603      	mov	r3, r0
 8003b72:	f003 0310 	and.w	r3, r3, #16
 8003b76:	2b10      	cmp	r3, #16
 8003b78:	d161      	bne.n	8003c3e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	699a      	ldr	r2, [r3, #24]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f022 0210 	bic.w	r2, r2, #16
 8003b88:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003b8a:	6a3b      	ldr	r3, [r7, #32]
 8003b8c:	6a1b      	ldr	r3, [r3, #32]
 8003b8e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003b90:	69bb      	ldr	r3, [r7, #24]
 8003b92:	f003 020f 	and.w	r2, r3, #15
 8003b96:	4613      	mov	r3, r2
 8003b98:	00db      	lsls	r3, r3, #3
 8003b9a:	4413      	add	r3, r2
 8003b9c:	009b      	lsls	r3, r3, #2
 8003b9e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003ba2:	687a      	ldr	r2, [r7, #4]
 8003ba4:	4413      	add	r3, r2
 8003ba6:	3304      	adds	r3, #4
 8003ba8:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003baa:	69bb      	ldr	r3, [r7, #24]
 8003bac:	0c5b      	lsrs	r3, r3, #17
 8003bae:	f003 030f 	and.w	r3, r3, #15
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	d124      	bne.n	8003c00 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003bb6:	69ba      	ldr	r2, [r7, #24]
 8003bb8:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d035      	beq.n	8003c2e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003bc6:	69bb      	ldr	r3, [r7, #24]
 8003bc8:	091b      	lsrs	r3, r3, #4
 8003bca:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003bcc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003bd0:	b29b      	uxth	r3, r3
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	6a38      	ldr	r0, [r7, #32]
 8003bd6:	f006 ff5b 	bl	800aa90 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	68da      	ldr	r2, [r3, #12]
 8003bde:	69bb      	ldr	r3, [r7, #24]
 8003be0:	091b      	lsrs	r3, r3, #4
 8003be2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003be6:	441a      	add	r2, r3
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	695a      	ldr	r2, [r3, #20]
 8003bf0:	69bb      	ldr	r3, [r7, #24]
 8003bf2:	091b      	lsrs	r3, r3, #4
 8003bf4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003bf8:	441a      	add	r2, r3
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	615a      	str	r2, [r3, #20]
 8003bfe:	e016      	b.n	8003c2e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003c00:	69bb      	ldr	r3, [r7, #24]
 8003c02:	0c5b      	lsrs	r3, r3, #17
 8003c04:	f003 030f 	and.w	r3, r3, #15
 8003c08:	2b06      	cmp	r3, #6
 8003c0a:	d110      	bne.n	8003c2e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003c12:	2208      	movs	r2, #8
 8003c14:	4619      	mov	r1, r3
 8003c16:	6a38      	ldr	r0, [r7, #32]
 8003c18:	f006 ff3a 	bl	800aa90 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	695a      	ldr	r2, [r3, #20]
 8003c20:	69bb      	ldr	r3, [r7, #24]
 8003c22:	091b      	lsrs	r3, r3, #4
 8003c24:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c28:	441a      	add	r2, r3
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	699a      	ldr	r2, [r3, #24]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f042 0210 	orr.w	r2, r2, #16
 8003c3c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4618      	mov	r0, r3
 8003c44:	f007 f8b8 	bl	800adb8 <USB_ReadInterrupts>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c4e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003c52:	f040 80a7 	bne.w	8003da4 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003c56:	2300      	movs	r3, #0
 8003c58:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f007 f8bd 	bl	800adde <USB_ReadDevAllOutEpInterrupt>
 8003c64:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003c66:	e099      	b.n	8003d9c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c6a:	f003 0301 	and.w	r3, r3, #1
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	f000 808e 	beq.w	8003d90 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c7a:	b2d2      	uxtb	r2, r2
 8003c7c:	4611      	mov	r1, r2
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f007 f8e1 	bl	800ae46 <USB_ReadDevOutEPInterrupt>
 8003c84:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	f003 0301 	and.w	r3, r3, #1
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d00c      	beq.n	8003caa <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c92:	015a      	lsls	r2, r3, #5
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	4413      	add	r3, r2
 8003c98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c9c:	461a      	mov	r2, r3
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003ca2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003ca4:	6878      	ldr	r0, [r7, #4]
 8003ca6:	f000 fecf 	bl	8004a48 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	f003 0308 	and.w	r3, r3, #8
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d00c      	beq.n	8003cce <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb6:	015a      	lsls	r2, r3, #5
 8003cb8:	69fb      	ldr	r3, [r7, #28]
 8003cba:	4413      	add	r3, r2
 8003cbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003cc0:	461a      	mov	r2, r3
 8003cc2:	2308      	movs	r3, #8
 8003cc4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003cc6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f000 ffa5 	bl	8004c18 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	f003 0310 	and.w	r3, r3, #16
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d008      	beq.n	8003cea <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cda:	015a      	lsls	r2, r3, #5
 8003cdc:	69fb      	ldr	r3, [r7, #28]
 8003cde:	4413      	add	r3, r2
 8003ce0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	2310      	movs	r3, #16
 8003ce8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	f003 0302 	and.w	r3, r3, #2
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d030      	beq.n	8003d56 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003cf4:	6a3b      	ldr	r3, [r7, #32]
 8003cf6:	695b      	ldr	r3, [r3, #20]
 8003cf8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cfc:	2b80      	cmp	r3, #128	@ 0x80
 8003cfe:	d109      	bne.n	8003d14 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	69fa      	ldr	r2, [r7, #28]
 8003d0a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003d0e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003d12:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003d14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d16:	4613      	mov	r3, r2
 8003d18:	00db      	lsls	r3, r3, #3
 8003d1a:	4413      	add	r3, r2
 8003d1c:	009b      	lsls	r3, r3, #2
 8003d1e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	4413      	add	r3, r2
 8003d26:	3304      	adds	r3, #4
 8003d28:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	78db      	ldrb	r3, [r3, #3]
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d108      	bne.n	8003d44 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	2200      	movs	r2, #0
 8003d36:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d3a:	b2db      	uxtb	r3, r3
 8003d3c:	4619      	mov	r1, r3
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f00c fb50 	bl	80103e4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d46:	015a      	lsls	r2, r3, #5
 8003d48:	69fb      	ldr	r3, [r7, #28]
 8003d4a:	4413      	add	r3, r2
 8003d4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d50:	461a      	mov	r2, r3
 8003d52:	2302      	movs	r3, #2
 8003d54:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	f003 0320 	and.w	r3, r3, #32
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d008      	beq.n	8003d72 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d62:	015a      	lsls	r2, r3, #5
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	4413      	add	r3, r2
 8003d68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	2320      	movs	r3, #32
 8003d70:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d009      	beq.n	8003d90 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d7e:	015a      	lsls	r2, r3, #5
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	4413      	add	r3, r2
 8003d84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d88:	461a      	mov	r2, r3
 8003d8a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003d8e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d92:	3301      	adds	r3, #1
 8003d94:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d98:	085b      	lsrs	r3, r3, #1
 8003d9a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003d9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	f47f af62 	bne.w	8003c68 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4618      	mov	r0, r3
 8003daa:	f007 f805 	bl	800adb8 <USB_ReadInterrupts>
 8003dae:	4603      	mov	r3, r0
 8003db0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003db4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003db8:	f040 80db 	bne.w	8003f72 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f007 f826 	bl	800ae12 <USB_ReadDevAllInEpInterrupt>
 8003dc6:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003dcc:	e0cd      	b.n	8003f6a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dd0:	f003 0301 	and.w	r3, r3, #1
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	f000 80c2 	beq.w	8003f5e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003de0:	b2d2      	uxtb	r2, r2
 8003de2:	4611      	mov	r1, r2
 8003de4:	4618      	mov	r0, r3
 8003de6:	f007 f84c 	bl	800ae82 <USB_ReadDevInEPInterrupt>
 8003dea:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	f003 0301 	and.w	r3, r3, #1
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d057      	beq.n	8003ea6 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df8:	f003 030f 	and.w	r3, r3, #15
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003e02:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003e04:	69fb      	ldr	r3, [r7, #28]
 8003e06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e0a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	43db      	mvns	r3, r3
 8003e10:	69f9      	ldr	r1, [r7, #28]
 8003e12:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003e16:	4013      	ands	r3, r2
 8003e18:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e1c:	015a      	lsls	r2, r3, #5
 8003e1e:	69fb      	ldr	r3, [r7, #28]
 8003e20:	4413      	add	r3, r2
 8003e22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e26:	461a      	mov	r2, r3
 8003e28:	2301      	movs	r3, #1
 8003e2a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	799b      	ldrb	r3, [r3, #6]
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d132      	bne.n	8003e9a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003e34:	6879      	ldr	r1, [r7, #4]
 8003e36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e38:	4613      	mov	r3, r2
 8003e3a:	00db      	lsls	r3, r3, #3
 8003e3c:	4413      	add	r3, r2
 8003e3e:	009b      	lsls	r3, r3, #2
 8003e40:	440b      	add	r3, r1
 8003e42:	3320      	adds	r3, #32
 8003e44:	6819      	ldr	r1, [r3, #0]
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e4a:	4613      	mov	r3, r2
 8003e4c:	00db      	lsls	r3, r3, #3
 8003e4e:	4413      	add	r3, r2
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	4403      	add	r3, r0
 8003e54:	331c      	adds	r3, #28
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4419      	add	r1, r3
 8003e5a:	6878      	ldr	r0, [r7, #4]
 8003e5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e5e:	4613      	mov	r3, r2
 8003e60:	00db      	lsls	r3, r3, #3
 8003e62:	4413      	add	r3, r2
 8003e64:	009b      	lsls	r3, r3, #2
 8003e66:	4403      	add	r3, r0
 8003e68:	3320      	adds	r3, #32
 8003e6a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d113      	bne.n	8003e9a <HAL_PCD_IRQHandler+0x3a2>
 8003e72:	6879      	ldr	r1, [r7, #4]
 8003e74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e76:	4613      	mov	r3, r2
 8003e78:	00db      	lsls	r3, r3, #3
 8003e7a:	4413      	add	r3, r2
 8003e7c:	009b      	lsls	r3, r3, #2
 8003e7e:	440b      	add	r3, r1
 8003e80:	3324      	adds	r3, #36	@ 0x24
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d108      	bne.n	8003e9a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6818      	ldr	r0, [r3, #0]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003e92:	461a      	mov	r2, r3
 8003e94:	2101      	movs	r1, #1
 8003e96:	f007 f855 	bl	800af44 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	4619      	mov	r1, r3
 8003ea0:	6878      	ldr	r0, [r7, #4]
 8003ea2:	f00c fa1a 	bl	80102da <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	f003 0308 	and.w	r3, r3, #8
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d008      	beq.n	8003ec2 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb2:	015a      	lsls	r2, r3, #5
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	4413      	add	r3, r2
 8003eb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	2308      	movs	r3, #8
 8003ec0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	f003 0310 	and.w	r3, r3, #16
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d008      	beq.n	8003ede <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ece:	015a      	lsls	r2, r3, #5
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	4413      	add	r3, r2
 8003ed4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ed8:	461a      	mov	r2, r3
 8003eda:	2310      	movs	r3, #16
 8003edc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d008      	beq.n	8003efa <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eea:	015a      	lsls	r2, r3, #5
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	4413      	add	r3, r2
 8003ef0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	2340      	movs	r3, #64	@ 0x40
 8003ef8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	f003 0302 	and.w	r3, r3, #2
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d023      	beq.n	8003f4c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003f04:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003f06:	6a38      	ldr	r0, [r7, #32]
 8003f08:	f006 f838 	bl	8009f7c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003f0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f0e:	4613      	mov	r3, r2
 8003f10:	00db      	lsls	r3, r3, #3
 8003f12:	4413      	add	r3, r2
 8003f14:	009b      	lsls	r3, r3, #2
 8003f16:	3310      	adds	r3, #16
 8003f18:	687a      	ldr	r2, [r7, #4]
 8003f1a:	4413      	add	r3, r2
 8003f1c:	3304      	adds	r3, #4
 8003f1e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	78db      	ldrb	r3, [r3, #3]
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	d108      	bne.n	8003f3a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	4619      	mov	r1, r3
 8003f34:	6878      	ldr	r0, [r7, #4]
 8003f36:	f00c fa67 	bl	8010408 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f3c:	015a      	lsls	r2, r3, #5
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	4413      	add	r3, r2
 8003f42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f46:	461a      	mov	r2, r3
 8003f48:	2302      	movs	r3, #2
 8003f4a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d003      	beq.n	8003f5e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003f56:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	f000 fce8 	bl	800492e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f60:	3301      	adds	r3, #1
 8003f62:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003f64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f66:	085b      	lsrs	r3, r3, #1
 8003f68:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	f47f af2e 	bne.w	8003dce <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4618      	mov	r0, r3
 8003f78:	f006 ff1e 	bl	800adb8 <USB_ReadInterrupts>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003f82:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003f86:	d122      	bne.n	8003fce <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	69fa      	ldr	r2, [r7, #28]
 8003f92:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003f96:	f023 0301 	bic.w	r3, r3, #1
 8003f9a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003fa2:	2b01      	cmp	r3, #1
 8003fa4:	d108      	bne.n	8003fb8 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003fae:	2100      	movs	r1, #0
 8003fb0:	6878      	ldr	r0, [r7, #4]
 8003fb2:	f000 fef3 	bl	8004d9c <HAL_PCDEx_LPM_Callback>
 8003fb6:	e002      	b.n	8003fbe <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003fb8:	6878      	ldr	r0, [r7, #4]
 8003fba:	f00c fa05 	bl	80103c8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	695a      	ldr	r2, [r3, #20]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003fcc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f006 fef0 	bl	800adb8 <USB_ReadInterrupts>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003fde:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fe2:	d112      	bne.n	800400a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	f003 0301 	and.w	r3, r3, #1
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d102      	bne.n	8003ffa <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f00c f9c1 	bl	801037c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	695a      	ldr	r2, [r3, #20]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004008:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4618      	mov	r0, r3
 8004010:	f006 fed2 	bl	800adb8 <USB_ReadInterrupts>
 8004014:	4603      	mov	r3, r0
 8004016:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800401a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800401e:	d121      	bne.n	8004064 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	695a      	ldr	r2, [r3, #20]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800402e:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004036:	2b00      	cmp	r3, #0
 8004038:	d111      	bne.n	800405e <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2201      	movs	r2, #1
 800403e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004048:	089b      	lsrs	r3, r3, #2
 800404a:	f003 020f 	and.w	r2, r3, #15
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004054:	2101      	movs	r1, #1
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f000 fea0 	bl	8004d9c <HAL_PCDEx_LPM_Callback>
 800405c:	e002      	b.n	8004064 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f00c f98c 	bl	801037c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4618      	mov	r0, r3
 800406a:	f006 fea5 	bl	800adb8 <USB_ReadInterrupts>
 800406e:	4603      	mov	r3, r0
 8004070:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004074:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004078:	f040 80b7 	bne.w	80041ea <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	69fa      	ldr	r2, [r7, #28]
 8004086:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800408a:	f023 0301 	bic.w	r3, r3, #1
 800408e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	2110      	movs	r1, #16
 8004096:	4618      	mov	r0, r3
 8004098:	f005 ff70 	bl	8009f7c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800409c:	2300      	movs	r3, #0
 800409e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040a0:	e046      	b.n	8004130 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80040a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040a4:	015a      	lsls	r2, r3, #5
 80040a6:	69fb      	ldr	r3, [r7, #28]
 80040a8:	4413      	add	r3, r2
 80040aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80040ae:	461a      	mov	r2, r3
 80040b0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80040b4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80040b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040b8:	015a      	lsls	r2, r3, #5
 80040ba:	69fb      	ldr	r3, [r7, #28]
 80040bc:	4413      	add	r3, r2
 80040be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80040c6:	0151      	lsls	r1, r2, #5
 80040c8:	69fa      	ldr	r2, [r7, #28]
 80040ca:	440a      	add	r2, r1
 80040cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80040d0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80040d4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80040d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040d8:	015a      	lsls	r2, r3, #5
 80040da:	69fb      	ldr	r3, [r7, #28]
 80040dc:	4413      	add	r3, r2
 80040de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040e2:	461a      	mov	r2, r3
 80040e4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80040e8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80040ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040ec:	015a      	lsls	r2, r3, #5
 80040ee:	69fb      	ldr	r3, [r7, #28]
 80040f0:	4413      	add	r3, r2
 80040f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80040fa:	0151      	lsls	r1, r2, #5
 80040fc:	69fa      	ldr	r2, [r7, #28]
 80040fe:	440a      	add	r2, r1
 8004100:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004104:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004108:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800410a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800410c:	015a      	lsls	r2, r3, #5
 800410e:	69fb      	ldr	r3, [r7, #28]
 8004110:	4413      	add	r3, r2
 8004112:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800411a:	0151      	lsls	r1, r2, #5
 800411c:	69fa      	ldr	r2, [r7, #28]
 800411e:	440a      	add	r2, r1
 8004120:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004124:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004128:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800412a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800412c:	3301      	adds	r3, #1
 800412e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	791b      	ldrb	r3, [r3, #4]
 8004134:	461a      	mov	r2, r3
 8004136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004138:	4293      	cmp	r3, r2
 800413a:	d3b2      	bcc.n	80040a2 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800413c:	69fb      	ldr	r3, [r7, #28]
 800413e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004142:	69db      	ldr	r3, [r3, #28]
 8004144:	69fa      	ldr	r2, [r7, #28]
 8004146:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800414a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800414e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	7bdb      	ldrb	r3, [r3, #15]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d016      	beq.n	8004186 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004158:	69fb      	ldr	r3, [r7, #28]
 800415a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800415e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004162:	69fa      	ldr	r2, [r7, #28]
 8004164:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004168:	f043 030b 	orr.w	r3, r3, #11
 800416c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004170:	69fb      	ldr	r3, [r7, #28]
 8004172:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004176:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004178:	69fa      	ldr	r2, [r7, #28]
 800417a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800417e:	f043 030b 	orr.w	r3, r3, #11
 8004182:	6453      	str	r3, [r2, #68]	@ 0x44
 8004184:	e015      	b.n	80041b2 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004186:	69fb      	ldr	r3, [r7, #28]
 8004188:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800418c:	695a      	ldr	r2, [r3, #20]
 800418e:	69fb      	ldr	r3, [r7, #28]
 8004190:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004194:	4619      	mov	r1, r3
 8004196:	f242 032b 	movw	r3, #8235	@ 0x202b
 800419a:	4313      	orrs	r3, r2
 800419c:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800419e:	69fb      	ldr	r3, [r7, #28]
 80041a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041a4:	691b      	ldr	r3, [r3, #16]
 80041a6:	69fa      	ldr	r2, [r7, #28]
 80041a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80041ac:	f043 030b 	orr.w	r3, r3, #11
 80041b0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	69fa      	ldr	r2, [r7, #28]
 80041bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80041c0:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80041c4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6818      	ldr	r0, [r3, #0]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80041d4:	461a      	mov	r2, r3
 80041d6:	f006 feb5 	bl	800af44 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	695a      	ldr	r2, [r3, #20]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80041e8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4618      	mov	r0, r3
 80041f0:	f006 fde2 	bl	800adb8 <USB_ReadInterrupts>
 80041f4:	4603      	mov	r3, r0
 80041f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80041fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041fe:	d123      	bne.n	8004248 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4618      	mov	r0, r3
 8004206:	f006 fe79 	bl	800aefc <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4618      	mov	r0, r3
 8004210:	f005 ff2d 	bl	800a06e <USB_GetDevSpeed>
 8004214:	4603      	mov	r3, r0
 8004216:	461a      	mov	r2, r3
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681c      	ldr	r4, [r3, #0]
 8004220:	f001 fd9c 	bl	8005d5c <HAL_RCC_GetHCLKFreq>
 8004224:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800422a:	461a      	mov	r2, r3
 800422c:	4620      	mov	r0, r4
 800422e:	f005 fc37 	bl	8009aa0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f00c f879 	bl	801032a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	695a      	ldr	r2, [r3, #20]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004246:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4618      	mov	r0, r3
 800424e:	f006 fdb3 	bl	800adb8 <USB_ReadInterrupts>
 8004252:	4603      	mov	r3, r0
 8004254:	f003 0308 	and.w	r3, r3, #8
 8004258:	2b08      	cmp	r3, #8
 800425a:	d10a      	bne.n	8004272 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800425c:	6878      	ldr	r0, [r7, #4]
 800425e:	f00c f856 	bl	801030e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	695a      	ldr	r2, [r3, #20]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f002 0208 	and.w	r2, r2, #8
 8004270:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4618      	mov	r0, r3
 8004278:	f006 fd9e 	bl	800adb8 <USB_ReadInterrupts>
 800427c:	4603      	mov	r3, r0
 800427e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004282:	2b80      	cmp	r3, #128	@ 0x80
 8004284:	d123      	bne.n	80042ce <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004286:	6a3b      	ldr	r3, [r7, #32]
 8004288:	699b      	ldr	r3, [r3, #24]
 800428a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800428e:	6a3b      	ldr	r3, [r7, #32]
 8004290:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004292:	2301      	movs	r3, #1
 8004294:	627b      	str	r3, [r7, #36]	@ 0x24
 8004296:	e014      	b.n	80042c2 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004298:	6879      	ldr	r1, [r7, #4]
 800429a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800429c:	4613      	mov	r3, r2
 800429e:	00db      	lsls	r3, r3, #3
 80042a0:	4413      	add	r3, r2
 80042a2:	009b      	lsls	r3, r3, #2
 80042a4:	440b      	add	r3, r1
 80042a6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80042aa:	781b      	ldrb	r3, [r3, #0]
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	d105      	bne.n	80042bc <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80042b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	4619      	mov	r1, r3
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f000 fb08 	bl	80048cc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80042bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042be:	3301      	adds	r3, #1
 80042c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	791b      	ldrb	r3, [r3, #4]
 80042c6:	461a      	mov	r2, r3
 80042c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d3e4      	bcc.n	8004298 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4618      	mov	r0, r3
 80042d4:	f006 fd70 	bl	800adb8 <USB_ReadInterrupts>
 80042d8:	4603      	mov	r3, r0
 80042da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80042de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80042e2:	d13c      	bne.n	800435e <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80042e4:	2301      	movs	r3, #1
 80042e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80042e8:	e02b      	b.n	8004342 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80042ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ec:	015a      	lsls	r2, r3, #5
 80042ee:	69fb      	ldr	r3, [r7, #28]
 80042f0:	4413      	add	r3, r2
 80042f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80042fa:	6879      	ldr	r1, [r7, #4]
 80042fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042fe:	4613      	mov	r3, r2
 8004300:	00db      	lsls	r3, r3, #3
 8004302:	4413      	add	r3, r2
 8004304:	009b      	lsls	r3, r3, #2
 8004306:	440b      	add	r3, r1
 8004308:	3318      	adds	r3, #24
 800430a:	781b      	ldrb	r3, [r3, #0]
 800430c:	2b01      	cmp	r3, #1
 800430e:	d115      	bne.n	800433c <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004310:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004312:	2b00      	cmp	r3, #0
 8004314:	da12      	bge.n	800433c <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004316:	6879      	ldr	r1, [r7, #4]
 8004318:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800431a:	4613      	mov	r3, r2
 800431c:	00db      	lsls	r3, r3, #3
 800431e:	4413      	add	r3, r2
 8004320:	009b      	lsls	r3, r3, #2
 8004322:	440b      	add	r3, r1
 8004324:	3317      	adds	r3, #23
 8004326:	2201      	movs	r2, #1
 8004328:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800432a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800432c:	b2db      	uxtb	r3, r3
 800432e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004332:	b2db      	uxtb	r3, r3
 8004334:	4619      	mov	r1, r3
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f000 fac8 	bl	80048cc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800433c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800433e:	3301      	adds	r3, #1
 8004340:	627b      	str	r3, [r7, #36]	@ 0x24
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	791b      	ldrb	r3, [r3, #4]
 8004346:	461a      	mov	r2, r3
 8004348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800434a:	4293      	cmp	r3, r2
 800434c:	d3cd      	bcc.n	80042ea <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	695a      	ldr	r2, [r3, #20]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800435c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4618      	mov	r0, r3
 8004364:	f006 fd28 	bl	800adb8 <USB_ReadInterrupts>
 8004368:	4603      	mov	r3, r0
 800436a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800436e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004372:	d156      	bne.n	8004422 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004374:	2301      	movs	r3, #1
 8004376:	627b      	str	r3, [r7, #36]	@ 0x24
 8004378:	e045      	b.n	8004406 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800437a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437c:	015a      	lsls	r2, r3, #5
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	4413      	add	r3, r2
 8004382:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800438a:	6879      	ldr	r1, [r7, #4]
 800438c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800438e:	4613      	mov	r3, r2
 8004390:	00db      	lsls	r3, r3, #3
 8004392:	4413      	add	r3, r2
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	440b      	add	r3, r1
 8004398:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800439c:	781b      	ldrb	r3, [r3, #0]
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d12e      	bne.n	8004400 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80043a2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	da2b      	bge.n	8004400 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80043a8:	69bb      	ldr	r3, [r7, #24]
 80043aa:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80043b4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80043b8:	429a      	cmp	r2, r3
 80043ba:	d121      	bne.n	8004400 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80043bc:	6879      	ldr	r1, [r7, #4]
 80043be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043c0:	4613      	mov	r3, r2
 80043c2:	00db      	lsls	r3, r3, #3
 80043c4:	4413      	add	r3, r2
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	440b      	add	r3, r1
 80043ca:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80043ce:	2201      	movs	r2, #1
 80043d0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80043d2:	6a3b      	ldr	r3, [r7, #32]
 80043d4:	699b      	ldr	r3, [r3, #24]
 80043d6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80043da:	6a3b      	ldr	r3, [r7, #32]
 80043dc:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80043de:	6a3b      	ldr	r3, [r7, #32]
 80043e0:	695b      	ldr	r3, [r3, #20]
 80043e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d10a      	bne.n	8004400 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80043ea:	69fb      	ldr	r3, [r7, #28]
 80043ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	69fa      	ldr	r2, [r7, #28]
 80043f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80043f8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80043fc:	6053      	str	r3, [r2, #4]
            break;
 80043fe:	e008      	b.n	8004412 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004402:	3301      	adds	r3, #1
 8004404:	627b      	str	r3, [r7, #36]	@ 0x24
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	791b      	ldrb	r3, [r3, #4]
 800440a:	461a      	mov	r2, r3
 800440c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800440e:	4293      	cmp	r3, r2
 8004410:	d3b3      	bcc.n	800437a <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	695a      	ldr	r2, [r3, #20]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004420:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4618      	mov	r0, r3
 8004428:	f006 fcc6 	bl	800adb8 <USB_ReadInterrupts>
 800442c:	4603      	mov	r3, r0
 800442e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004432:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004436:	d10a      	bne.n	800444e <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f00b fff7 	bl	801042c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	695a      	ldr	r2, [r3, #20]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800444c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4618      	mov	r0, r3
 8004454:	f006 fcb0 	bl	800adb8 <USB_ReadInterrupts>
 8004458:	4603      	mov	r3, r0
 800445a:	f003 0304 	and.w	r3, r3, #4
 800445e:	2b04      	cmp	r3, #4
 8004460:	d115      	bne.n	800448e <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800446a:	69bb      	ldr	r3, [r7, #24]
 800446c:	f003 0304 	and.w	r3, r3, #4
 8004470:	2b00      	cmp	r3, #0
 8004472:	d002      	beq.n	800447a <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f00b ffe7 	bl	8010448 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	6859      	ldr	r1, [r3, #4]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	69ba      	ldr	r2, [r7, #24]
 8004486:	430a      	orrs	r2, r1
 8004488:	605a      	str	r2, [r3, #4]
 800448a:	e000      	b.n	800448e <HAL_PCD_IRQHandler+0x996>
      return;
 800448c:	bf00      	nop
    }
  }
}
 800448e:	3734      	adds	r7, #52	@ 0x34
 8004490:	46bd      	mov	sp, r7
 8004492:	bd90      	pop	{r4, r7, pc}

08004494 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b082      	sub	sp, #8
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	460b      	mov	r3, r1
 800449e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d101      	bne.n	80044ae <HAL_PCD_SetAddress+0x1a>
 80044aa:	2302      	movs	r3, #2
 80044ac:	e012      	b.n	80044d4 <HAL_PCD_SetAddress+0x40>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2201      	movs	r2, #1
 80044b2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	78fa      	ldrb	r2, [r7, #3]
 80044ba:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	78fa      	ldrb	r2, [r7, #3]
 80044c2:	4611      	mov	r1, r2
 80044c4:	4618      	mov	r0, r3
 80044c6:	f006 fc0f 	bl	800ace8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80044d2:	2300      	movs	r3, #0
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	3708      	adds	r7, #8
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}

080044dc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
 80044e4:	4608      	mov	r0, r1
 80044e6:	4611      	mov	r1, r2
 80044e8:	461a      	mov	r2, r3
 80044ea:	4603      	mov	r3, r0
 80044ec:	70fb      	strb	r3, [r7, #3]
 80044ee:	460b      	mov	r3, r1
 80044f0:	803b      	strh	r3, [r7, #0]
 80044f2:	4613      	mov	r3, r2
 80044f4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80044f6:	2300      	movs	r3, #0
 80044f8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80044fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	da0f      	bge.n	8004522 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004502:	78fb      	ldrb	r3, [r7, #3]
 8004504:	f003 020f 	and.w	r2, r3, #15
 8004508:	4613      	mov	r3, r2
 800450a:	00db      	lsls	r3, r3, #3
 800450c:	4413      	add	r3, r2
 800450e:	009b      	lsls	r3, r3, #2
 8004510:	3310      	adds	r3, #16
 8004512:	687a      	ldr	r2, [r7, #4]
 8004514:	4413      	add	r3, r2
 8004516:	3304      	adds	r3, #4
 8004518:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2201      	movs	r2, #1
 800451e:	705a      	strb	r2, [r3, #1]
 8004520:	e00f      	b.n	8004542 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004522:	78fb      	ldrb	r3, [r7, #3]
 8004524:	f003 020f 	and.w	r2, r3, #15
 8004528:	4613      	mov	r3, r2
 800452a:	00db      	lsls	r3, r3, #3
 800452c:	4413      	add	r3, r2
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004534:	687a      	ldr	r2, [r7, #4]
 8004536:	4413      	add	r3, r2
 8004538:	3304      	adds	r3, #4
 800453a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	2200      	movs	r2, #0
 8004540:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004542:	78fb      	ldrb	r3, [r7, #3]
 8004544:	f003 030f 	and.w	r3, r3, #15
 8004548:	b2da      	uxtb	r2, r3
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800454e:	883a      	ldrh	r2, [r7, #0]
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	78ba      	ldrb	r2, [r7, #2]
 8004558:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	785b      	ldrb	r3, [r3, #1]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d004      	beq.n	800456c <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	781b      	ldrb	r3, [r3, #0]
 8004566:	461a      	mov	r2, r3
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800456c:	78bb      	ldrb	r3, [r7, #2]
 800456e:	2b02      	cmp	r3, #2
 8004570:	d102      	bne.n	8004578 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2200      	movs	r2, #0
 8004576:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800457e:	2b01      	cmp	r3, #1
 8004580:	d101      	bne.n	8004586 <HAL_PCD_EP_Open+0xaa>
 8004582:	2302      	movs	r3, #2
 8004584:	e00e      	b.n	80045a4 <HAL_PCD_EP_Open+0xc8>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2201      	movs	r2, #1
 800458a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	68f9      	ldr	r1, [r7, #12]
 8004594:	4618      	mov	r0, r3
 8004596:	f005 fd8f 	bl	800a0b8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80045a2:	7afb      	ldrb	r3, [r7, #11]
}
 80045a4:	4618      	mov	r0, r3
 80045a6:	3710      	adds	r7, #16
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}

080045ac <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
 80045b4:	460b      	mov	r3, r1
 80045b6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80045b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	da0f      	bge.n	80045e0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045c0:	78fb      	ldrb	r3, [r7, #3]
 80045c2:	f003 020f 	and.w	r2, r3, #15
 80045c6:	4613      	mov	r3, r2
 80045c8:	00db      	lsls	r3, r3, #3
 80045ca:	4413      	add	r3, r2
 80045cc:	009b      	lsls	r3, r3, #2
 80045ce:	3310      	adds	r3, #16
 80045d0:	687a      	ldr	r2, [r7, #4]
 80045d2:	4413      	add	r3, r2
 80045d4:	3304      	adds	r3, #4
 80045d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2201      	movs	r2, #1
 80045dc:	705a      	strb	r2, [r3, #1]
 80045de:	e00f      	b.n	8004600 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80045e0:	78fb      	ldrb	r3, [r7, #3]
 80045e2:	f003 020f 	and.w	r2, r3, #15
 80045e6:	4613      	mov	r3, r2
 80045e8:	00db      	lsls	r3, r3, #3
 80045ea:	4413      	add	r3, r2
 80045ec:	009b      	lsls	r3, r3, #2
 80045ee:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	4413      	add	r3, r2
 80045f6:	3304      	adds	r3, #4
 80045f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2200      	movs	r2, #0
 80045fe:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004600:	78fb      	ldrb	r3, [r7, #3]
 8004602:	f003 030f 	and.w	r3, r3, #15
 8004606:	b2da      	uxtb	r2, r3
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004612:	2b01      	cmp	r3, #1
 8004614:	d101      	bne.n	800461a <HAL_PCD_EP_Close+0x6e>
 8004616:	2302      	movs	r3, #2
 8004618:	e00e      	b.n	8004638 <HAL_PCD_EP_Close+0x8c>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2201      	movs	r2, #1
 800461e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	68f9      	ldr	r1, [r7, #12]
 8004628:	4618      	mov	r0, r3
 800462a:	f005 fdcd 	bl	800a1c8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004636:	2300      	movs	r3, #0
}
 8004638:	4618      	mov	r0, r3
 800463a:	3710      	adds	r7, #16
 800463c:	46bd      	mov	sp, r7
 800463e:	bd80      	pop	{r7, pc}

08004640 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b086      	sub	sp, #24
 8004644:	af00      	add	r7, sp, #0
 8004646:	60f8      	str	r0, [r7, #12]
 8004648:	607a      	str	r2, [r7, #4]
 800464a:	603b      	str	r3, [r7, #0]
 800464c:	460b      	mov	r3, r1
 800464e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004650:	7afb      	ldrb	r3, [r7, #11]
 8004652:	f003 020f 	and.w	r2, r3, #15
 8004656:	4613      	mov	r3, r2
 8004658:	00db      	lsls	r3, r3, #3
 800465a:	4413      	add	r3, r2
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004662:	68fa      	ldr	r2, [r7, #12]
 8004664:	4413      	add	r3, r2
 8004666:	3304      	adds	r3, #4
 8004668:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	687a      	ldr	r2, [r7, #4]
 800466e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	683a      	ldr	r2, [r7, #0]
 8004674:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	2200      	movs	r2, #0
 800467a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	2200      	movs	r2, #0
 8004680:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004682:	7afb      	ldrb	r3, [r7, #11]
 8004684:	f003 030f 	and.w	r3, r3, #15
 8004688:	b2da      	uxtb	r2, r3
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	799b      	ldrb	r3, [r3, #6]
 8004692:	2b01      	cmp	r3, #1
 8004694:	d102      	bne.n	800469c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004696:	687a      	ldr	r2, [r7, #4]
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	6818      	ldr	r0, [r3, #0]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	799b      	ldrb	r3, [r3, #6]
 80046a4:	461a      	mov	r2, r3
 80046a6:	6979      	ldr	r1, [r7, #20]
 80046a8:	f005 fe6a 	bl	800a380 <USB_EPStartXfer>

  return HAL_OK;
 80046ac:	2300      	movs	r3, #0
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3718      	adds	r7, #24
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}

080046b6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80046b6:	b480      	push	{r7}
 80046b8:	b083      	sub	sp, #12
 80046ba:	af00      	add	r7, sp, #0
 80046bc:	6078      	str	r0, [r7, #4]
 80046be:	460b      	mov	r3, r1
 80046c0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80046c2:	78fb      	ldrb	r3, [r7, #3]
 80046c4:	f003 020f 	and.w	r2, r3, #15
 80046c8:	6879      	ldr	r1, [r7, #4]
 80046ca:	4613      	mov	r3, r2
 80046cc:	00db      	lsls	r3, r3, #3
 80046ce:	4413      	add	r3, r2
 80046d0:	009b      	lsls	r3, r3, #2
 80046d2:	440b      	add	r3, r1
 80046d4:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80046d8:	681b      	ldr	r3, [r3, #0]
}
 80046da:	4618      	mov	r0, r3
 80046dc:	370c      	adds	r7, #12
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr

080046e6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80046e6:	b580      	push	{r7, lr}
 80046e8:	b086      	sub	sp, #24
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	60f8      	str	r0, [r7, #12]
 80046ee:	607a      	str	r2, [r7, #4]
 80046f0:	603b      	str	r3, [r7, #0]
 80046f2:	460b      	mov	r3, r1
 80046f4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80046f6:	7afb      	ldrb	r3, [r7, #11]
 80046f8:	f003 020f 	and.w	r2, r3, #15
 80046fc:	4613      	mov	r3, r2
 80046fe:	00db      	lsls	r3, r3, #3
 8004700:	4413      	add	r3, r2
 8004702:	009b      	lsls	r3, r3, #2
 8004704:	3310      	adds	r3, #16
 8004706:	68fa      	ldr	r2, [r7, #12]
 8004708:	4413      	add	r3, r2
 800470a:	3304      	adds	r3, #4
 800470c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	687a      	ldr	r2, [r7, #4]
 8004712:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	683a      	ldr	r2, [r7, #0]
 8004718:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	2200      	movs	r2, #0
 800471e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	2201      	movs	r2, #1
 8004724:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004726:	7afb      	ldrb	r3, [r7, #11]
 8004728:	f003 030f 	and.w	r3, r3, #15
 800472c:	b2da      	uxtb	r2, r3
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	799b      	ldrb	r3, [r3, #6]
 8004736:	2b01      	cmp	r3, #1
 8004738:	d102      	bne.n	8004740 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6818      	ldr	r0, [r3, #0]
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	799b      	ldrb	r3, [r3, #6]
 8004748:	461a      	mov	r2, r3
 800474a:	6979      	ldr	r1, [r7, #20]
 800474c:	f005 fe18 	bl	800a380 <USB_EPStartXfer>

  return HAL_OK;
 8004750:	2300      	movs	r3, #0
}
 8004752:	4618      	mov	r0, r3
 8004754:	3718      	adds	r7, #24
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}

0800475a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800475a:	b580      	push	{r7, lr}
 800475c:	b084      	sub	sp, #16
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]
 8004762:	460b      	mov	r3, r1
 8004764:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004766:	78fb      	ldrb	r3, [r7, #3]
 8004768:	f003 030f 	and.w	r3, r3, #15
 800476c:	687a      	ldr	r2, [r7, #4]
 800476e:	7912      	ldrb	r2, [r2, #4]
 8004770:	4293      	cmp	r3, r2
 8004772:	d901      	bls.n	8004778 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004774:	2301      	movs	r3, #1
 8004776:	e04f      	b.n	8004818 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004778:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800477c:	2b00      	cmp	r3, #0
 800477e:	da0f      	bge.n	80047a0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004780:	78fb      	ldrb	r3, [r7, #3]
 8004782:	f003 020f 	and.w	r2, r3, #15
 8004786:	4613      	mov	r3, r2
 8004788:	00db      	lsls	r3, r3, #3
 800478a:	4413      	add	r3, r2
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	3310      	adds	r3, #16
 8004790:	687a      	ldr	r2, [r7, #4]
 8004792:	4413      	add	r3, r2
 8004794:	3304      	adds	r3, #4
 8004796:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2201      	movs	r2, #1
 800479c:	705a      	strb	r2, [r3, #1]
 800479e:	e00d      	b.n	80047bc <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80047a0:	78fa      	ldrb	r2, [r7, #3]
 80047a2:	4613      	mov	r3, r2
 80047a4:	00db      	lsls	r3, r3, #3
 80047a6:	4413      	add	r3, r2
 80047a8:	009b      	lsls	r3, r3, #2
 80047aa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80047ae:	687a      	ldr	r2, [r7, #4]
 80047b0:	4413      	add	r3, r2
 80047b2:	3304      	adds	r3, #4
 80047b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2200      	movs	r2, #0
 80047ba:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2201      	movs	r2, #1
 80047c0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80047c2:	78fb      	ldrb	r3, [r7, #3]
 80047c4:	f003 030f 	and.w	r3, r3, #15
 80047c8:	b2da      	uxtb	r2, r3
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d101      	bne.n	80047dc <HAL_PCD_EP_SetStall+0x82>
 80047d8:	2302      	movs	r3, #2
 80047da:	e01d      	b.n	8004818 <HAL_PCD_EP_SetStall+0xbe>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	68f9      	ldr	r1, [r7, #12]
 80047ea:	4618      	mov	r0, r3
 80047ec:	f006 f9a8 	bl	800ab40 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80047f0:	78fb      	ldrb	r3, [r7, #3]
 80047f2:	f003 030f 	and.w	r3, r3, #15
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d109      	bne.n	800480e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6818      	ldr	r0, [r3, #0]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	7999      	ldrb	r1, [r3, #6]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004808:	461a      	mov	r2, r3
 800480a:	f006 fb9b 	bl	800af44 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2200      	movs	r2, #0
 8004812:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004816:	2300      	movs	r3, #0
}
 8004818:	4618      	mov	r0, r3
 800481a:	3710      	adds	r7, #16
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}

08004820 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b084      	sub	sp, #16
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
 8004828:	460b      	mov	r3, r1
 800482a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800482c:	78fb      	ldrb	r3, [r7, #3]
 800482e:	f003 030f 	and.w	r3, r3, #15
 8004832:	687a      	ldr	r2, [r7, #4]
 8004834:	7912      	ldrb	r2, [r2, #4]
 8004836:	4293      	cmp	r3, r2
 8004838:	d901      	bls.n	800483e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	e042      	b.n	80048c4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800483e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004842:	2b00      	cmp	r3, #0
 8004844:	da0f      	bge.n	8004866 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004846:	78fb      	ldrb	r3, [r7, #3]
 8004848:	f003 020f 	and.w	r2, r3, #15
 800484c:	4613      	mov	r3, r2
 800484e:	00db      	lsls	r3, r3, #3
 8004850:	4413      	add	r3, r2
 8004852:	009b      	lsls	r3, r3, #2
 8004854:	3310      	adds	r3, #16
 8004856:	687a      	ldr	r2, [r7, #4]
 8004858:	4413      	add	r3, r2
 800485a:	3304      	adds	r3, #4
 800485c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2201      	movs	r2, #1
 8004862:	705a      	strb	r2, [r3, #1]
 8004864:	e00f      	b.n	8004886 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004866:	78fb      	ldrb	r3, [r7, #3]
 8004868:	f003 020f 	and.w	r2, r3, #15
 800486c:	4613      	mov	r3, r2
 800486e:	00db      	lsls	r3, r3, #3
 8004870:	4413      	add	r3, r2
 8004872:	009b      	lsls	r3, r3, #2
 8004874:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004878:	687a      	ldr	r2, [r7, #4]
 800487a:	4413      	add	r3, r2
 800487c:	3304      	adds	r3, #4
 800487e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2200      	movs	r2, #0
 8004884:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2200      	movs	r2, #0
 800488a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800488c:	78fb      	ldrb	r3, [r7, #3]
 800488e:	f003 030f 	and.w	r3, r3, #15
 8004892:	b2da      	uxtb	r2, r3
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800489e:	2b01      	cmp	r3, #1
 80048a0:	d101      	bne.n	80048a6 <HAL_PCD_EP_ClrStall+0x86>
 80048a2:	2302      	movs	r3, #2
 80048a4:	e00e      	b.n	80048c4 <HAL_PCD_EP_ClrStall+0xa4>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2201      	movs	r2, #1
 80048aa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	68f9      	ldr	r1, [r7, #12]
 80048b4:	4618      	mov	r0, r3
 80048b6:	f006 f9b1 	bl	800ac1c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80048c2:	2300      	movs	r3, #0
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3710      	adds	r7, #16
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}

080048cc <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b084      	sub	sp, #16
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
 80048d4:	460b      	mov	r3, r1
 80048d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80048d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	da0c      	bge.n	80048fa <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80048e0:	78fb      	ldrb	r3, [r7, #3]
 80048e2:	f003 020f 	and.w	r2, r3, #15
 80048e6:	4613      	mov	r3, r2
 80048e8:	00db      	lsls	r3, r3, #3
 80048ea:	4413      	add	r3, r2
 80048ec:	009b      	lsls	r3, r3, #2
 80048ee:	3310      	adds	r3, #16
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	4413      	add	r3, r2
 80048f4:	3304      	adds	r3, #4
 80048f6:	60fb      	str	r3, [r7, #12]
 80048f8:	e00c      	b.n	8004914 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80048fa:	78fb      	ldrb	r3, [r7, #3]
 80048fc:	f003 020f 	and.w	r2, r3, #15
 8004900:	4613      	mov	r3, r2
 8004902:	00db      	lsls	r3, r3, #3
 8004904:	4413      	add	r3, r2
 8004906:	009b      	lsls	r3, r3, #2
 8004908:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800490c:	687a      	ldr	r2, [r7, #4]
 800490e:	4413      	add	r3, r2
 8004910:	3304      	adds	r3, #4
 8004912:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	68f9      	ldr	r1, [r7, #12]
 800491a:	4618      	mov	r0, r3
 800491c:	f005 ffd0 	bl	800a8c0 <USB_EPStopXfer>
 8004920:	4603      	mov	r3, r0
 8004922:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004924:	7afb      	ldrb	r3, [r7, #11]
}
 8004926:	4618      	mov	r0, r3
 8004928:	3710      	adds	r7, #16
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}

0800492e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800492e:	b580      	push	{r7, lr}
 8004930:	b08a      	sub	sp, #40	@ 0x28
 8004932:	af02      	add	r7, sp, #8
 8004934:	6078      	str	r0, [r7, #4]
 8004936:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004942:	683a      	ldr	r2, [r7, #0]
 8004944:	4613      	mov	r3, r2
 8004946:	00db      	lsls	r3, r3, #3
 8004948:	4413      	add	r3, r2
 800494a:	009b      	lsls	r3, r3, #2
 800494c:	3310      	adds	r3, #16
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	4413      	add	r3, r2
 8004952:	3304      	adds	r3, #4
 8004954:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	695a      	ldr	r2, [r3, #20]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	691b      	ldr	r3, [r3, #16]
 800495e:	429a      	cmp	r2, r3
 8004960:	d901      	bls.n	8004966 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	e06b      	b.n	8004a3e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	691a      	ldr	r2, [r3, #16]
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	695b      	ldr	r3, [r3, #20]
 800496e:	1ad3      	subs	r3, r2, r3
 8004970:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	689b      	ldr	r3, [r3, #8]
 8004976:	69fa      	ldr	r2, [r7, #28]
 8004978:	429a      	cmp	r2, r3
 800497a:	d902      	bls.n	8004982 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004982:	69fb      	ldr	r3, [r7, #28]
 8004984:	3303      	adds	r3, #3
 8004986:	089b      	lsrs	r3, r3, #2
 8004988:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800498a:	e02a      	b.n	80049e2 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	691a      	ldr	r2, [r3, #16]
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	695b      	ldr	r3, [r3, #20]
 8004994:	1ad3      	subs	r3, r2, r3
 8004996:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	69fa      	ldr	r2, [r7, #28]
 800499e:	429a      	cmp	r2, r3
 80049a0:	d902      	bls.n	80049a8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	689b      	ldr	r3, [r3, #8]
 80049a6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80049a8:	69fb      	ldr	r3, [r7, #28]
 80049aa:	3303      	adds	r3, #3
 80049ac:	089b      	lsrs	r3, r3, #2
 80049ae:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	68d9      	ldr	r1, [r3, #12]
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	b2da      	uxtb	r2, r3
 80049b8:	69fb      	ldr	r3, [r7, #28]
 80049ba:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80049c0:	9300      	str	r3, [sp, #0]
 80049c2:	4603      	mov	r3, r0
 80049c4:	6978      	ldr	r0, [r7, #20]
 80049c6:	f006 f825 	bl	800aa14 <USB_WritePacket>

    ep->xfer_buff  += len;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	68da      	ldr	r2, [r3, #12]
 80049ce:	69fb      	ldr	r3, [r7, #28]
 80049d0:	441a      	add	r2, r3
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	695a      	ldr	r2, [r3, #20]
 80049da:	69fb      	ldr	r3, [r7, #28]
 80049dc:	441a      	add	r2, r3
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	015a      	lsls	r2, r3, #5
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	4413      	add	r3, r2
 80049ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049ee:	699b      	ldr	r3, [r3, #24]
 80049f0:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80049f2:	69ba      	ldr	r2, [r7, #24]
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d809      	bhi.n	8004a0c <PCD_WriteEmptyTxFifo+0xde>
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	695a      	ldr	r2, [r3, #20]
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d203      	bcs.n	8004a0c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	691b      	ldr	r3, [r3, #16]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d1bf      	bne.n	800498c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	691a      	ldr	r2, [r3, #16]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	695b      	ldr	r3, [r3, #20]
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d811      	bhi.n	8004a3c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	f003 030f 	and.w	r3, r3, #15
 8004a1e:	2201      	movs	r2, #1
 8004a20:	fa02 f303 	lsl.w	r3, r2, r3
 8004a24:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	43db      	mvns	r3, r3
 8004a32:	6939      	ldr	r1, [r7, #16]
 8004a34:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004a38:	4013      	ands	r3, r2
 8004a3a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004a3c:	2300      	movs	r3, #0
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3720      	adds	r7, #32
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}
	...

08004a48 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b088      	sub	sp, #32
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a58:	69fb      	ldr	r3, [r7, #28]
 8004a5a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004a5c:	69fb      	ldr	r3, [r7, #28]
 8004a5e:	333c      	adds	r3, #60	@ 0x3c
 8004a60:	3304      	adds	r3, #4
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	015a      	lsls	r2, r3, #5
 8004a6a:	69bb      	ldr	r3, [r7, #24]
 8004a6c:	4413      	add	r3, r2
 8004a6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	799b      	ldrb	r3, [r3, #6]
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	d17b      	bne.n	8004b76 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	f003 0308 	and.w	r3, r3, #8
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d015      	beq.n	8004ab4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	4a61      	ldr	r2, [pc, #388]	@ (8004c10 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	f240 80b9 	bls.w	8004c04 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	f000 80b3 	beq.w	8004c04 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	015a      	lsls	r2, r3, #5
 8004aa2:	69bb      	ldr	r3, [r7, #24]
 8004aa4:	4413      	add	r3, r2
 8004aa6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004aaa:	461a      	mov	r2, r3
 8004aac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ab0:	6093      	str	r3, [r2, #8]
 8004ab2:	e0a7      	b.n	8004c04 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	f003 0320 	and.w	r3, r3, #32
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d009      	beq.n	8004ad2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	015a      	lsls	r2, r3, #5
 8004ac2:	69bb      	ldr	r3, [r7, #24]
 8004ac4:	4413      	add	r3, r2
 8004ac6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004aca:	461a      	mov	r2, r3
 8004acc:	2320      	movs	r3, #32
 8004ace:	6093      	str	r3, [r2, #8]
 8004ad0:	e098      	b.n	8004c04 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	f040 8093 	bne.w	8004c04 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	4a4b      	ldr	r2, [pc, #300]	@ (8004c10 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d90f      	bls.n	8004b06 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d00a      	beq.n	8004b06 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	015a      	lsls	r2, r3, #5
 8004af4:	69bb      	ldr	r3, [r7, #24]
 8004af6:	4413      	add	r3, r2
 8004af8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004afc:	461a      	mov	r2, r3
 8004afe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b02:	6093      	str	r3, [r2, #8]
 8004b04:	e07e      	b.n	8004c04 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004b06:	683a      	ldr	r2, [r7, #0]
 8004b08:	4613      	mov	r3, r2
 8004b0a:	00db      	lsls	r3, r3, #3
 8004b0c:	4413      	add	r3, r2
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004b14:	687a      	ldr	r2, [r7, #4]
 8004b16:	4413      	add	r3, r2
 8004b18:	3304      	adds	r3, #4
 8004b1a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	6a1a      	ldr	r2, [r3, #32]
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	0159      	lsls	r1, r3, #5
 8004b24:	69bb      	ldr	r3, [r7, #24]
 8004b26:	440b      	add	r3, r1
 8004b28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b2c:	691b      	ldr	r3, [r3, #16]
 8004b2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b32:	1ad2      	subs	r2, r2, r3
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d114      	bne.n	8004b68 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	691b      	ldr	r3, [r3, #16]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d109      	bne.n	8004b5a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6818      	ldr	r0, [r3, #0]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004b50:	461a      	mov	r2, r3
 8004b52:	2101      	movs	r1, #1
 8004b54:	f006 f9f6 	bl	800af44 <USB_EP0_OutStart>
 8004b58:	e006      	b.n	8004b68 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	68da      	ldr	r2, [r3, #12]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	695b      	ldr	r3, [r3, #20]
 8004b62:	441a      	add	r2, r3
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	4619      	mov	r1, r3
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f00b fb98 	bl	80102a4 <HAL_PCD_DataOutStageCallback>
 8004b74:	e046      	b.n	8004c04 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	4a26      	ldr	r2, [pc, #152]	@ (8004c14 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d124      	bne.n	8004bc8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d00a      	beq.n	8004b9e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	015a      	lsls	r2, r3, #5
 8004b8c:	69bb      	ldr	r3, [r7, #24]
 8004b8e:	4413      	add	r3, r2
 8004b90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b94:	461a      	mov	r2, r3
 8004b96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b9a:	6093      	str	r3, [r2, #8]
 8004b9c:	e032      	b.n	8004c04 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	f003 0320 	and.w	r3, r3, #32
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d008      	beq.n	8004bba <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	015a      	lsls	r2, r3, #5
 8004bac:	69bb      	ldr	r3, [r7, #24]
 8004bae:	4413      	add	r3, r2
 8004bb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bb4:	461a      	mov	r2, r3
 8004bb6:	2320      	movs	r3, #32
 8004bb8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	4619      	mov	r1, r3
 8004bc0:	6878      	ldr	r0, [r7, #4]
 8004bc2:	f00b fb6f 	bl	80102a4 <HAL_PCD_DataOutStageCallback>
 8004bc6:	e01d      	b.n	8004c04 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d114      	bne.n	8004bf8 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004bce:	6879      	ldr	r1, [r7, #4]
 8004bd0:	683a      	ldr	r2, [r7, #0]
 8004bd2:	4613      	mov	r3, r2
 8004bd4:	00db      	lsls	r3, r3, #3
 8004bd6:	4413      	add	r3, r2
 8004bd8:	009b      	lsls	r3, r3, #2
 8004bda:	440b      	add	r3, r1
 8004bdc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d108      	bne.n	8004bf8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6818      	ldr	r0, [r3, #0]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004bf0:	461a      	mov	r2, r3
 8004bf2:	2100      	movs	r1, #0
 8004bf4:	f006 f9a6 	bl	800af44 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	4619      	mov	r1, r3
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f00b fb50 	bl	80102a4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004c04:	2300      	movs	r3, #0
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3720      	adds	r7, #32
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}
 8004c0e:	bf00      	nop
 8004c10:	4f54300a 	.word	0x4f54300a
 8004c14:	4f54310a 	.word	0x4f54310a

08004c18 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b086      	sub	sp, #24
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
 8004c20:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	333c      	adds	r3, #60	@ 0x3c
 8004c30:	3304      	adds	r3, #4
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	015a      	lsls	r2, r3, #5
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	4413      	add	r3, r2
 8004c3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	4a15      	ldr	r2, [pc, #84]	@ (8004ca0 <PCD_EP_OutSetupPacket_int+0x88>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d90e      	bls.n	8004c6c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d009      	beq.n	8004c6c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	015a      	lsls	r2, r3, #5
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	4413      	add	r3, r2
 8004c60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c64:	461a      	mov	r2, r3
 8004c66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c6a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f00b fb07 	bl	8010280 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	4a0a      	ldr	r2, [pc, #40]	@ (8004ca0 <PCD_EP_OutSetupPacket_int+0x88>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d90c      	bls.n	8004c94 <PCD_EP_OutSetupPacket_int+0x7c>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	799b      	ldrb	r3, [r3, #6]
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d108      	bne.n	8004c94 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6818      	ldr	r0, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	2101      	movs	r1, #1
 8004c90:	f006 f958 	bl	800af44 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004c94:	2300      	movs	r3, #0
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	3718      	adds	r7, #24
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}
 8004c9e:	bf00      	nop
 8004ca0:	4f54300a 	.word	0x4f54300a

08004ca4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b085      	sub	sp, #20
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
 8004cac:	460b      	mov	r3, r1
 8004cae:	70fb      	strb	r3, [r7, #3]
 8004cb0:	4613      	mov	r3, r2
 8004cb2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cba:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004cbc:	78fb      	ldrb	r3, [r7, #3]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d107      	bne.n	8004cd2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004cc2:	883b      	ldrh	r3, [r7, #0]
 8004cc4:	0419      	lsls	r1, r3, #16
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	68ba      	ldr	r2, [r7, #8]
 8004ccc:	430a      	orrs	r2, r1
 8004cce:	629a      	str	r2, [r3, #40]	@ 0x28
 8004cd0:	e028      	b.n	8004d24 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cd8:	0c1b      	lsrs	r3, r3, #16
 8004cda:	68ba      	ldr	r2, [r7, #8]
 8004cdc:	4413      	add	r3, r2
 8004cde:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	73fb      	strb	r3, [r7, #15]
 8004ce4:	e00d      	b.n	8004d02 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681a      	ldr	r2, [r3, #0]
 8004cea:	7bfb      	ldrb	r3, [r7, #15]
 8004cec:	3340      	adds	r3, #64	@ 0x40
 8004cee:	009b      	lsls	r3, r3, #2
 8004cf0:	4413      	add	r3, r2
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	0c1b      	lsrs	r3, r3, #16
 8004cf6:	68ba      	ldr	r2, [r7, #8]
 8004cf8:	4413      	add	r3, r2
 8004cfa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004cfc:	7bfb      	ldrb	r3, [r7, #15]
 8004cfe:	3301      	adds	r3, #1
 8004d00:	73fb      	strb	r3, [r7, #15]
 8004d02:	7bfa      	ldrb	r2, [r7, #15]
 8004d04:	78fb      	ldrb	r3, [r7, #3]
 8004d06:	3b01      	subs	r3, #1
 8004d08:	429a      	cmp	r2, r3
 8004d0a:	d3ec      	bcc.n	8004ce6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004d0c:	883b      	ldrh	r3, [r7, #0]
 8004d0e:	0418      	lsls	r0, r3, #16
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6819      	ldr	r1, [r3, #0]
 8004d14:	78fb      	ldrb	r3, [r7, #3]
 8004d16:	3b01      	subs	r3, #1
 8004d18:	68ba      	ldr	r2, [r7, #8]
 8004d1a:	4302      	orrs	r2, r0
 8004d1c:	3340      	adds	r3, #64	@ 0x40
 8004d1e:	009b      	lsls	r3, r3, #2
 8004d20:	440b      	add	r3, r1
 8004d22:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004d24:	2300      	movs	r3, #0
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	3714      	adds	r7, #20
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d30:	4770      	bx	lr

08004d32 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004d32:	b480      	push	{r7}
 8004d34:	b083      	sub	sp, #12
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	6078      	str	r0, [r7, #4]
 8004d3a:	460b      	mov	r3, r1
 8004d3c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	887a      	ldrh	r2, [r7, #2]
 8004d44:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004d46:	2300      	movs	r3, #0
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	370c      	adds	r7, #12
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d52:	4770      	bx	lr

08004d54 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b085      	sub	sp, #20
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2201      	movs	r2, #1
 8004d66:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	699b      	ldr	r3, [r3, #24]
 8004d76:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004d82:	4b05      	ldr	r3, [pc, #20]	@ (8004d98 <HAL_PCDEx_ActivateLPM+0x44>)
 8004d84:	4313      	orrs	r3, r2
 8004d86:	68fa      	ldr	r2, [r7, #12]
 8004d88:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8004d8a:	2300      	movs	r3, #0
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	3714      	adds	r7, #20
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr
 8004d98:	10000003 	.word	0x10000003

08004d9c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b083      	sub	sp, #12
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
 8004da4:	460b      	mov	r3, r1
 8004da6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004da8:	bf00      	nop
 8004daa:	370c      	adds	r7, #12
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr

08004db4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b084      	sub	sp, #16
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004dbc:	4b19      	ldr	r3, [pc, #100]	@ (8004e24 <HAL_PWREx_ConfigSupply+0x70>)
 8004dbe:	68db      	ldr	r3, [r3, #12]
 8004dc0:	f003 0304 	and.w	r3, r3, #4
 8004dc4:	2b04      	cmp	r3, #4
 8004dc6:	d00a      	beq.n	8004dde <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004dc8:	4b16      	ldr	r3, [pc, #88]	@ (8004e24 <HAL_PWREx_ConfigSupply+0x70>)
 8004dca:	68db      	ldr	r3, [r3, #12]
 8004dcc:	f003 0307 	and.w	r3, r3, #7
 8004dd0:	687a      	ldr	r2, [r7, #4]
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d001      	beq.n	8004dda <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e01f      	b.n	8004e1a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	e01d      	b.n	8004e1a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004dde:	4b11      	ldr	r3, [pc, #68]	@ (8004e24 <HAL_PWREx_ConfigSupply+0x70>)
 8004de0:	68db      	ldr	r3, [r3, #12]
 8004de2:	f023 0207 	bic.w	r2, r3, #7
 8004de6:	490f      	ldr	r1, [pc, #60]	@ (8004e24 <HAL_PWREx_ConfigSupply+0x70>)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	4313      	orrs	r3, r2
 8004dec:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004dee:	f7fd f93d 	bl	800206c <HAL_GetTick>
 8004df2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004df4:	e009      	b.n	8004e0a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004df6:	f7fd f939 	bl	800206c <HAL_GetTick>
 8004dfa:	4602      	mov	r2, r0
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	1ad3      	subs	r3, r2, r3
 8004e00:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004e04:	d901      	bls.n	8004e0a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004e06:	2301      	movs	r3, #1
 8004e08:	e007      	b.n	8004e1a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004e0a:	4b06      	ldr	r3, [pc, #24]	@ (8004e24 <HAL_PWREx_ConfigSupply+0x70>)
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004e12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e16:	d1ee      	bne.n	8004df6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004e18:	2300      	movs	r3, #0
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3710      	adds	r7, #16
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}
 8004e22:	bf00      	nop
 8004e24:	58024800 	.word	0x58024800

08004e28 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8004e2c:	4b05      	ldr	r3, [pc, #20]	@ (8004e44 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8004e2e:	68db      	ldr	r3, [r3, #12]
 8004e30:	4a04      	ldr	r2, [pc, #16]	@ (8004e44 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8004e32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e36:	60d3      	str	r3, [r2, #12]
}
 8004e38:	bf00      	nop
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr
 8004e42:	bf00      	nop
 8004e44:	58024800 	.word	0x58024800

08004e48 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b08c      	sub	sp, #48	@ 0x30
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d102      	bne.n	8004e5c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	f000 bc48 	b.w	80056ec <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f003 0301 	and.w	r3, r3, #1
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	f000 8088 	beq.w	8004f7a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e6a:	4b99      	ldr	r3, [pc, #612]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004e6c:	691b      	ldr	r3, [r3, #16]
 8004e6e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004e72:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004e74:	4b96      	ldr	r3, [pc, #600]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004e76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e78:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004e7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e7c:	2b10      	cmp	r3, #16
 8004e7e:	d007      	beq.n	8004e90 <HAL_RCC_OscConfig+0x48>
 8004e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e82:	2b18      	cmp	r3, #24
 8004e84:	d111      	bne.n	8004eaa <HAL_RCC_OscConfig+0x62>
 8004e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e88:	f003 0303 	and.w	r3, r3, #3
 8004e8c:	2b02      	cmp	r3, #2
 8004e8e:	d10c      	bne.n	8004eaa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e90:	4b8f      	ldr	r3, [pc, #572]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d06d      	beq.n	8004f78 <HAL_RCC_OscConfig+0x130>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d169      	bne.n	8004f78 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	f000 bc21 	b.w	80056ec <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004eb2:	d106      	bne.n	8004ec2 <HAL_RCC_OscConfig+0x7a>
 8004eb4:	4b86      	ldr	r3, [pc, #536]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a85      	ldr	r2, [pc, #532]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004eba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ebe:	6013      	str	r3, [r2, #0]
 8004ec0:	e02e      	b.n	8004f20 <HAL_RCC_OscConfig+0xd8>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d10c      	bne.n	8004ee4 <HAL_RCC_OscConfig+0x9c>
 8004eca:	4b81      	ldr	r3, [pc, #516]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4a80      	ldr	r2, [pc, #512]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004ed0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ed4:	6013      	str	r3, [r2, #0]
 8004ed6:	4b7e      	ldr	r3, [pc, #504]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a7d      	ldr	r2, [pc, #500]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004edc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ee0:	6013      	str	r3, [r2, #0]
 8004ee2:	e01d      	b.n	8004f20 <HAL_RCC_OscConfig+0xd8>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004eec:	d10c      	bne.n	8004f08 <HAL_RCC_OscConfig+0xc0>
 8004eee:	4b78      	ldr	r3, [pc, #480]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a77      	ldr	r2, [pc, #476]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004ef4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ef8:	6013      	str	r3, [r2, #0]
 8004efa:	4b75      	ldr	r3, [pc, #468]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a74      	ldr	r2, [pc, #464]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004f00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f04:	6013      	str	r3, [r2, #0]
 8004f06:	e00b      	b.n	8004f20 <HAL_RCC_OscConfig+0xd8>
 8004f08:	4b71      	ldr	r3, [pc, #452]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a70      	ldr	r2, [pc, #448]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004f0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f12:	6013      	str	r3, [r2, #0]
 8004f14:	4b6e      	ldr	r3, [pc, #440]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a6d      	ldr	r2, [pc, #436]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004f1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d013      	beq.n	8004f50 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f28:	f7fd f8a0 	bl	800206c <HAL_GetTick>
 8004f2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004f2e:	e008      	b.n	8004f42 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f30:	f7fd f89c 	bl	800206c <HAL_GetTick>
 8004f34:	4602      	mov	r2, r0
 8004f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	2b64      	cmp	r3, #100	@ 0x64
 8004f3c:	d901      	bls.n	8004f42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	e3d4      	b.n	80056ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004f42:	4b63      	ldr	r3, [pc, #396]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d0f0      	beq.n	8004f30 <HAL_RCC_OscConfig+0xe8>
 8004f4e:	e014      	b.n	8004f7a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f50:	f7fd f88c 	bl	800206c <HAL_GetTick>
 8004f54:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004f56:	e008      	b.n	8004f6a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f58:	f7fd f888 	bl	800206c <HAL_GetTick>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f60:	1ad3      	subs	r3, r2, r3
 8004f62:	2b64      	cmp	r3, #100	@ 0x64
 8004f64:	d901      	bls.n	8004f6a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004f66:	2303      	movs	r3, #3
 8004f68:	e3c0      	b.n	80056ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004f6a:	4b59      	ldr	r3, [pc, #356]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d1f0      	bne.n	8004f58 <HAL_RCC_OscConfig+0x110>
 8004f76:	e000      	b.n	8004f7a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f003 0302 	and.w	r3, r3, #2
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	f000 80ca 	beq.w	800511c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f88:	4b51      	ldr	r3, [pc, #324]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004f8a:	691b      	ldr	r3, [r3, #16]
 8004f8c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004f90:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004f92:	4b4f      	ldr	r3, [pc, #316]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004f94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f96:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004f98:	6a3b      	ldr	r3, [r7, #32]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d007      	beq.n	8004fae <HAL_RCC_OscConfig+0x166>
 8004f9e:	6a3b      	ldr	r3, [r7, #32]
 8004fa0:	2b18      	cmp	r3, #24
 8004fa2:	d156      	bne.n	8005052 <HAL_RCC_OscConfig+0x20a>
 8004fa4:	69fb      	ldr	r3, [r7, #28]
 8004fa6:	f003 0303 	and.w	r3, r3, #3
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d151      	bne.n	8005052 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004fae:	4b48      	ldr	r3, [pc, #288]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f003 0304 	and.w	r3, r3, #4
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d005      	beq.n	8004fc6 <HAL_RCC_OscConfig+0x17e>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	68db      	ldr	r3, [r3, #12]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d101      	bne.n	8004fc6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e392      	b.n	80056ec <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004fc6:	4b42      	ldr	r3, [pc, #264]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f023 0219 	bic.w	r2, r3, #25
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	493f      	ldr	r1, [pc, #252]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fd8:	f7fd f848 	bl	800206c <HAL_GetTick>
 8004fdc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004fde:	e008      	b.n	8004ff2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fe0:	f7fd f844 	bl	800206c <HAL_GetTick>
 8004fe4:	4602      	mov	r2, r0
 8004fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe8:	1ad3      	subs	r3, r2, r3
 8004fea:	2b02      	cmp	r3, #2
 8004fec:	d901      	bls.n	8004ff2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004fee:	2303      	movs	r3, #3
 8004ff0:	e37c      	b.n	80056ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004ff2:	4b37      	ldr	r3, [pc, #220]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 0304 	and.w	r3, r3, #4
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d0f0      	beq.n	8004fe0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ffe:	f7fd f865 	bl	80020cc <HAL_GetREVID>
 8005002:	4603      	mov	r3, r0
 8005004:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005008:	4293      	cmp	r3, r2
 800500a:	d817      	bhi.n	800503c <HAL_RCC_OscConfig+0x1f4>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	691b      	ldr	r3, [r3, #16]
 8005010:	2b40      	cmp	r3, #64	@ 0x40
 8005012:	d108      	bne.n	8005026 <HAL_RCC_OscConfig+0x1de>
 8005014:	4b2e      	ldr	r3, [pc, #184]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800501c:	4a2c      	ldr	r2, [pc, #176]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 800501e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005022:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005024:	e07a      	b.n	800511c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005026:	4b2a      	ldr	r3, [pc, #168]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	691b      	ldr	r3, [r3, #16]
 8005032:	031b      	lsls	r3, r3, #12
 8005034:	4926      	ldr	r1, [pc, #152]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8005036:	4313      	orrs	r3, r2
 8005038:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800503a:	e06f      	b.n	800511c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800503c:	4b24      	ldr	r3, [pc, #144]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	691b      	ldr	r3, [r3, #16]
 8005048:	061b      	lsls	r3, r3, #24
 800504a:	4921      	ldr	r1, [pc, #132]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 800504c:	4313      	orrs	r3, r2
 800504e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005050:	e064      	b.n	800511c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	68db      	ldr	r3, [r3, #12]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d047      	beq.n	80050ea <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800505a:	4b1d      	ldr	r3, [pc, #116]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f023 0219 	bic.w	r2, r3, #25
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	68db      	ldr	r3, [r3, #12]
 8005066:	491a      	ldr	r1, [pc, #104]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8005068:	4313      	orrs	r3, r2
 800506a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800506c:	f7fc fffe 	bl	800206c <HAL_GetTick>
 8005070:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005072:	e008      	b.n	8005086 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005074:	f7fc fffa 	bl	800206c <HAL_GetTick>
 8005078:	4602      	mov	r2, r0
 800507a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800507c:	1ad3      	subs	r3, r2, r3
 800507e:	2b02      	cmp	r3, #2
 8005080:	d901      	bls.n	8005086 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8005082:	2303      	movs	r3, #3
 8005084:	e332      	b.n	80056ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005086:	4b12      	ldr	r3, [pc, #72]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f003 0304 	and.w	r3, r3, #4
 800508e:	2b00      	cmp	r3, #0
 8005090:	d0f0      	beq.n	8005074 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005092:	f7fd f81b 	bl	80020cc <HAL_GetREVID>
 8005096:	4603      	mov	r3, r0
 8005098:	f241 0203 	movw	r2, #4099	@ 0x1003
 800509c:	4293      	cmp	r3, r2
 800509e:	d819      	bhi.n	80050d4 <HAL_RCC_OscConfig+0x28c>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	691b      	ldr	r3, [r3, #16]
 80050a4:	2b40      	cmp	r3, #64	@ 0x40
 80050a6:	d108      	bne.n	80050ba <HAL_RCC_OscConfig+0x272>
 80050a8:	4b09      	ldr	r3, [pc, #36]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80050b0:	4a07      	ldr	r2, [pc, #28]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 80050b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050b6:	6053      	str	r3, [r2, #4]
 80050b8:	e030      	b.n	800511c <HAL_RCC_OscConfig+0x2d4>
 80050ba:	4b05      	ldr	r3, [pc, #20]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	691b      	ldr	r3, [r3, #16]
 80050c6:	031b      	lsls	r3, r3, #12
 80050c8:	4901      	ldr	r1, [pc, #4]	@ (80050d0 <HAL_RCC_OscConfig+0x288>)
 80050ca:	4313      	orrs	r3, r2
 80050cc:	604b      	str	r3, [r1, #4]
 80050ce:	e025      	b.n	800511c <HAL_RCC_OscConfig+0x2d4>
 80050d0:	58024400 	.word	0x58024400
 80050d4:	4b9a      	ldr	r3, [pc, #616]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	691b      	ldr	r3, [r3, #16]
 80050e0:	061b      	lsls	r3, r3, #24
 80050e2:	4997      	ldr	r1, [pc, #604]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 80050e4:	4313      	orrs	r3, r2
 80050e6:	604b      	str	r3, [r1, #4]
 80050e8:	e018      	b.n	800511c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050ea:	4b95      	ldr	r3, [pc, #596]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a94      	ldr	r2, [pc, #592]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 80050f0:	f023 0301 	bic.w	r3, r3, #1
 80050f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050f6:	f7fc ffb9 	bl	800206c <HAL_GetTick>
 80050fa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80050fc:	e008      	b.n	8005110 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050fe:	f7fc ffb5 	bl	800206c <HAL_GetTick>
 8005102:	4602      	mov	r2, r0
 8005104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005106:	1ad3      	subs	r3, r2, r3
 8005108:	2b02      	cmp	r3, #2
 800510a:	d901      	bls.n	8005110 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800510c:	2303      	movs	r3, #3
 800510e:	e2ed      	b.n	80056ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005110:	4b8b      	ldr	r3, [pc, #556]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 0304 	and.w	r3, r3, #4
 8005118:	2b00      	cmp	r3, #0
 800511a:	d1f0      	bne.n	80050fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 0310 	and.w	r3, r3, #16
 8005124:	2b00      	cmp	r3, #0
 8005126:	f000 80a9 	beq.w	800527c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800512a:	4b85      	ldr	r3, [pc, #532]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 800512c:	691b      	ldr	r3, [r3, #16]
 800512e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005132:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005134:	4b82      	ldr	r3, [pc, #520]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 8005136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005138:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800513a:	69bb      	ldr	r3, [r7, #24]
 800513c:	2b08      	cmp	r3, #8
 800513e:	d007      	beq.n	8005150 <HAL_RCC_OscConfig+0x308>
 8005140:	69bb      	ldr	r3, [r7, #24]
 8005142:	2b18      	cmp	r3, #24
 8005144:	d13a      	bne.n	80051bc <HAL_RCC_OscConfig+0x374>
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	f003 0303 	and.w	r3, r3, #3
 800514c:	2b01      	cmp	r3, #1
 800514e:	d135      	bne.n	80051bc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005150:	4b7b      	ldr	r3, [pc, #492]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005158:	2b00      	cmp	r3, #0
 800515a:	d005      	beq.n	8005168 <HAL_RCC_OscConfig+0x320>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	69db      	ldr	r3, [r3, #28]
 8005160:	2b80      	cmp	r3, #128	@ 0x80
 8005162:	d001      	beq.n	8005168 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	e2c1      	b.n	80056ec <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005168:	f7fc ffb0 	bl	80020cc <HAL_GetREVID>
 800516c:	4603      	mov	r3, r0
 800516e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005172:	4293      	cmp	r3, r2
 8005174:	d817      	bhi.n	80051a6 <HAL_RCC_OscConfig+0x35e>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6a1b      	ldr	r3, [r3, #32]
 800517a:	2b20      	cmp	r3, #32
 800517c:	d108      	bne.n	8005190 <HAL_RCC_OscConfig+0x348>
 800517e:	4b70      	ldr	r3, [pc, #448]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005186:	4a6e      	ldr	r2, [pc, #440]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 8005188:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800518c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800518e:	e075      	b.n	800527c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005190:	4b6b      	ldr	r3, [pc, #428]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6a1b      	ldr	r3, [r3, #32]
 800519c:	069b      	lsls	r3, r3, #26
 800519e:	4968      	ldr	r1, [pc, #416]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 80051a0:	4313      	orrs	r3, r2
 80051a2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80051a4:	e06a      	b.n	800527c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80051a6:	4b66      	ldr	r3, [pc, #408]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 80051a8:	68db      	ldr	r3, [r3, #12]
 80051aa:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6a1b      	ldr	r3, [r3, #32]
 80051b2:	061b      	lsls	r3, r3, #24
 80051b4:	4962      	ldr	r1, [pc, #392]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 80051b6:	4313      	orrs	r3, r2
 80051b8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80051ba:	e05f      	b.n	800527c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	69db      	ldr	r3, [r3, #28]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d042      	beq.n	800524a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80051c4:	4b5e      	ldr	r3, [pc, #376]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a5d      	ldr	r2, [pc, #372]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 80051ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051d0:	f7fc ff4c 	bl	800206c <HAL_GetTick>
 80051d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80051d6:	e008      	b.n	80051ea <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80051d8:	f7fc ff48 	bl	800206c <HAL_GetTick>
 80051dc:	4602      	mov	r2, r0
 80051de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e0:	1ad3      	subs	r3, r2, r3
 80051e2:	2b02      	cmp	r3, #2
 80051e4:	d901      	bls.n	80051ea <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80051e6:	2303      	movs	r3, #3
 80051e8:	e280      	b.n	80056ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80051ea:	4b55      	ldr	r3, [pc, #340]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d0f0      	beq.n	80051d8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80051f6:	f7fc ff69 	bl	80020cc <HAL_GetREVID>
 80051fa:	4603      	mov	r3, r0
 80051fc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005200:	4293      	cmp	r3, r2
 8005202:	d817      	bhi.n	8005234 <HAL_RCC_OscConfig+0x3ec>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6a1b      	ldr	r3, [r3, #32]
 8005208:	2b20      	cmp	r3, #32
 800520a:	d108      	bne.n	800521e <HAL_RCC_OscConfig+0x3d6>
 800520c:	4b4c      	ldr	r3, [pc, #304]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005214:	4a4a      	ldr	r2, [pc, #296]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 8005216:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800521a:	6053      	str	r3, [r2, #4]
 800521c:	e02e      	b.n	800527c <HAL_RCC_OscConfig+0x434>
 800521e:	4b48      	ldr	r3, [pc, #288]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a1b      	ldr	r3, [r3, #32]
 800522a:	069b      	lsls	r3, r3, #26
 800522c:	4944      	ldr	r1, [pc, #272]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 800522e:	4313      	orrs	r3, r2
 8005230:	604b      	str	r3, [r1, #4]
 8005232:	e023      	b.n	800527c <HAL_RCC_OscConfig+0x434>
 8005234:	4b42      	ldr	r3, [pc, #264]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 8005236:	68db      	ldr	r3, [r3, #12]
 8005238:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6a1b      	ldr	r3, [r3, #32]
 8005240:	061b      	lsls	r3, r3, #24
 8005242:	493f      	ldr	r1, [pc, #252]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 8005244:	4313      	orrs	r3, r2
 8005246:	60cb      	str	r3, [r1, #12]
 8005248:	e018      	b.n	800527c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800524a:	4b3d      	ldr	r3, [pc, #244]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a3c      	ldr	r2, [pc, #240]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 8005250:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005254:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005256:	f7fc ff09 	bl	800206c <HAL_GetTick>
 800525a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800525c:	e008      	b.n	8005270 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800525e:	f7fc ff05 	bl	800206c <HAL_GetTick>
 8005262:	4602      	mov	r2, r0
 8005264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005266:	1ad3      	subs	r3, r2, r3
 8005268:	2b02      	cmp	r3, #2
 800526a:	d901      	bls.n	8005270 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800526c:	2303      	movs	r3, #3
 800526e:	e23d      	b.n	80056ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005270:	4b33      	ldr	r3, [pc, #204]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005278:	2b00      	cmp	r3, #0
 800527a:	d1f0      	bne.n	800525e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 0308 	and.w	r3, r3, #8
 8005284:	2b00      	cmp	r3, #0
 8005286:	d036      	beq.n	80052f6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	695b      	ldr	r3, [r3, #20]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d019      	beq.n	80052c4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005290:	4b2b      	ldr	r3, [pc, #172]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 8005292:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005294:	4a2a      	ldr	r2, [pc, #168]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 8005296:	f043 0301 	orr.w	r3, r3, #1
 800529a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800529c:	f7fc fee6 	bl	800206c <HAL_GetTick>
 80052a0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80052a2:	e008      	b.n	80052b6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052a4:	f7fc fee2 	bl	800206c <HAL_GetTick>
 80052a8:	4602      	mov	r2, r0
 80052aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ac:	1ad3      	subs	r3, r2, r3
 80052ae:	2b02      	cmp	r3, #2
 80052b0:	d901      	bls.n	80052b6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80052b2:	2303      	movs	r3, #3
 80052b4:	e21a      	b.n	80056ec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80052b6:	4b22      	ldr	r3, [pc, #136]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 80052b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052ba:	f003 0302 	and.w	r3, r3, #2
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d0f0      	beq.n	80052a4 <HAL_RCC_OscConfig+0x45c>
 80052c2:	e018      	b.n	80052f6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80052c4:	4b1e      	ldr	r3, [pc, #120]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 80052c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052c8:	4a1d      	ldr	r2, [pc, #116]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 80052ca:	f023 0301 	bic.w	r3, r3, #1
 80052ce:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052d0:	f7fc fecc 	bl	800206c <HAL_GetTick>
 80052d4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80052d6:	e008      	b.n	80052ea <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052d8:	f7fc fec8 	bl	800206c <HAL_GetTick>
 80052dc:	4602      	mov	r2, r0
 80052de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e0:	1ad3      	subs	r3, r2, r3
 80052e2:	2b02      	cmp	r3, #2
 80052e4:	d901      	bls.n	80052ea <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80052e6:	2303      	movs	r3, #3
 80052e8:	e200      	b.n	80056ec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80052ea:	4b15      	ldr	r3, [pc, #84]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 80052ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052ee:	f003 0302 	and.w	r3, r3, #2
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d1f0      	bne.n	80052d8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f003 0320 	and.w	r3, r3, #32
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d039      	beq.n	8005376 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	699b      	ldr	r3, [r3, #24]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d01c      	beq.n	8005344 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800530a:	4b0d      	ldr	r3, [pc, #52]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a0c      	ldr	r2, [pc, #48]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 8005310:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005314:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005316:	f7fc fea9 	bl	800206c <HAL_GetTick>
 800531a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800531c:	e008      	b.n	8005330 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800531e:	f7fc fea5 	bl	800206c <HAL_GetTick>
 8005322:	4602      	mov	r2, r0
 8005324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005326:	1ad3      	subs	r3, r2, r3
 8005328:	2b02      	cmp	r3, #2
 800532a:	d901      	bls.n	8005330 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	e1dd      	b.n	80056ec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005330:	4b03      	ldr	r3, [pc, #12]	@ (8005340 <HAL_RCC_OscConfig+0x4f8>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005338:	2b00      	cmp	r3, #0
 800533a:	d0f0      	beq.n	800531e <HAL_RCC_OscConfig+0x4d6>
 800533c:	e01b      	b.n	8005376 <HAL_RCC_OscConfig+0x52e>
 800533e:	bf00      	nop
 8005340:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005344:	4b9b      	ldr	r3, [pc, #620]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a9a      	ldr	r2, [pc, #616]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 800534a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800534e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005350:	f7fc fe8c 	bl	800206c <HAL_GetTick>
 8005354:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005356:	e008      	b.n	800536a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005358:	f7fc fe88 	bl	800206c <HAL_GetTick>
 800535c:	4602      	mov	r2, r0
 800535e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005360:	1ad3      	subs	r3, r2, r3
 8005362:	2b02      	cmp	r3, #2
 8005364:	d901      	bls.n	800536a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8005366:	2303      	movs	r3, #3
 8005368:	e1c0      	b.n	80056ec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800536a:	4b92      	ldr	r3, [pc, #584]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005372:	2b00      	cmp	r3, #0
 8005374:	d1f0      	bne.n	8005358 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f003 0304 	and.w	r3, r3, #4
 800537e:	2b00      	cmp	r3, #0
 8005380:	f000 8081 	beq.w	8005486 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005384:	4b8c      	ldr	r3, [pc, #560]	@ (80055b8 <HAL_RCC_OscConfig+0x770>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4a8b      	ldr	r2, [pc, #556]	@ (80055b8 <HAL_RCC_OscConfig+0x770>)
 800538a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800538e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005390:	f7fc fe6c 	bl	800206c <HAL_GetTick>
 8005394:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005396:	e008      	b.n	80053aa <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005398:	f7fc fe68 	bl	800206c <HAL_GetTick>
 800539c:	4602      	mov	r2, r0
 800539e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053a0:	1ad3      	subs	r3, r2, r3
 80053a2:	2b64      	cmp	r3, #100	@ 0x64
 80053a4:	d901      	bls.n	80053aa <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80053a6:	2303      	movs	r3, #3
 80053a8:	e1a0      	b.n	80056ec <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80053aa:	4b83      	ldr	r3, [pc, #524]	@ (80055b8 <HAL_RCC_OscConfig+0x770>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d0f0      	beq.n	8005398 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d106      	bne.n	80053cc <HAL_RCC_OscConfig+0x584>
 80053be:	4b7d      	ldr	r3, [pc, #500]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 80053c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053c2:	4a7c      	ldr	r2, [pc, #496]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 80053c4:	f043 0301 	orr.w	r3, r3, #1
 80053c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80053ca:	e02d      	b.n	8005428 <HAL_RCC_OscConfig+0x5e0>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d10c      	bne.n	80053ee <HAL_RCC_OscConfig+0x5a6>
 80053d4:	4b77      	ldr	r3, [pc, #476]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 80053d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053d8:	4a76      	ldr	r2, [pc, #472]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 80053da:	f023 0301 	bic.w	r3, r3, #1
 80053de:	6713      	str	r3, [r2, #112]	@ 0x70
 80053e0:	4b74      	ldr	r3, [pc, #464]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 80053e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053e4:	4a73      	ldr	r2, [pc, #460]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 80053e6:	f023 0304 	bic.w	r3, r3, #4
 80053ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80053ec:	e01c      	b.n	8005428 <HAL_RCC_OscConfig+0x5e0>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	689b      	ldr	r3, [r3, #8]
 80053f2:	2b05      	cmp	r3, #5
 80053f4:	d10c      	bne.n	8005410 <HAL_RCC_OscConfig+0x5c8>
 80053f6:	4b6f      	ldr	r3, [pc, #444]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 80053f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053fa:	4a6e      	ldr	r2, [pc, #440]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 80053fc:	f043 0304 	orr.w	r3, r3, #4
 8005400:	6713      	str	r3, [r2, #112]	@ 0x70
 8005402:	4b6c      	ldr	r3, [pc, #432]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 8005404:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005406:	4a6b      	ldr	r2, [pc, #428]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 8005408:	f043 0301 	orr.w	r3, r3, #1
 800540c:	6713      	str	r3, [r2, #112]	@ 0x70
 800540e:	e00b      	b.n	8005428 <HAL_RCC_OscConfig+0x5e0>
 8005410:	4b68      	ldr	r3, [pc, #416]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 8005412:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005414:	4a67      	ldr	r2, [pc, #412]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 8005416:	f023 0301 	bic.w	r3, r3, #1
 800541a:	6713      	str	r3, [r2, #112]	@ 0x70
 800541c:	4b65      	ldr	r3, [pc, #404]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 800541e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005420:	4a64      	ldr	r2, [pc, #400]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 8005422:	f023 0304 	bic.w	r3, r3, #4
 8005426:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d015      	beq.n	800545c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005430:	f7fc fe1c 	bl	800206c <HAL_GetTick>
 8005434:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005436:	e00a      	b.n	800544e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005438:	f7fc fe18 	bl	800206c <HAL_GetTick>
 800543c:	4602      	mov	r2, r0
 800543e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005440:	1ad3      	subs	r3, r2, r3
 8005442:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005446:	4293      	cmp	r3, r2
 8005448:	d901      	bls.n	800544e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800544a:	2303      	movs	r3, #3
 800544c:	e14e      	b.n	80056ec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800544e:	4b59      	ldr	r3, [pc, #356]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 8005450:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005452:	f003 0302 	and.w	r3, r3, #2
 8005456:	2b00      	cmp	r3, #0
 8005458:	d0ee      	beq.n	8005438 <HAL_RCC_OscConfig+0x5f0>
 800545a:	e014      	b.n	8005486 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800545c:	f7fc fe06 	bl	800206c <HAL_GetTick>
 8005460:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005462:	e00a      	b.n	800547a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005464:	f7fc fe02 	bl	800206c <HAL_GetTick>
 8005468:	4602      	mov	r2, r0
 800546a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800546c:	1ad3      	subs	r3, r2, r3
 800546e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005472:	4293      	cmp	r3, r2
 8005474:	d901      	bls.n	800547a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8005476:	2303      	movs	r3, #3
 8005478:	e138      	b.n	80056ec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800547a:	4b4e      	ldr	r3, [pc, #312]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 800547c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800547e:	f003 0302 	and.w	r3, r3, #2
 8005482:	2b00      	cmp	r3, #0
 8005484:	d1ee      	bne.n	8005464 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800548a:	2b00      	cmp	r3, #0
 800548c:	f000 812d 	beq.w	80056ea <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005490:	4b48      	ldr	r3, [pc, #288]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 8005492:	691b      	ldr	r3, [r3, #16]
 8005494:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005498:	2b18      	cmp	r3, #24
 800549a:	f000 80bd 	beq.w	8005618 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054a2:	2b02      	cmp	r3, #2
 80054a4:	f040 809e 	bne.w	80055e4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054a8:	4b42      	ldr	r3, [pc, #264]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4a41      	ldr	r2, [pc, #260]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 80054ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80054b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054b4:	f7fc fdda 	bl	800206c <HAL_GetTick>
 80054b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80054ba:	e008      	b.n	80054ce <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054bc:	f7fc fdd6 	bl	800206c <HAL_GetTick>
 80054c0:	4602      	mov	r2, r0
 80054c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c4:	1ad3      	subs	r3, r2, r3
 80054c6:	2b02      	cmp	r3, #2
 80054c8:	d901      	bls.n	80054ce <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80054ca:	2303      	movs	r3, #3
 80054cc:	e10e      	b.n	80056ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80054ce:	4b39      	ldr	r3, [pc, #228]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d1f0      	bne.n	80054bc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80054da:	4b36      	ldr	r3, [pc, #216]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 80054dc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80054de:	4b37      	ldr	r3, [pc, #220]	@ (80055bc <HAL_RCC_OscConfig+0x774>)
 80054e0:	4013      	ands	r3, r2
 80054e2:	687a      	ldr	r2, [r7, #4]
 80054e4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80054e6:	687a      	ldr	r2, [r7, #4]
 80054e8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80054ea:	0112      	lsls	r2, r2, #4
 80054ec:	430a      	orrs	r2, r1
 80054ee:	4931      	ldr	r1, [pc, #196]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 80054f0:	4313      	orrs	r3, r2
 80054f2:	628b      	str	r3, [r1, #40]	@ 0x28
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054f8:	3b01      	subs	r3, #1
 80054fa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005502:	3b01      	subs	r3, #1
 8005504:	025b      	lsls	r3, r3, #9
 8005506:	b29b      	uxth	r3, r3
 8005508:	431a      	orrs	r2, r3
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800550e:	3b01      	subs	r3, #1
 8005510:	041b      	lsls	r3, r3, #16
 8005512:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005516:	431a      	orrs	r2, r3
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800551c:	3b01      	subs	r3, #1
 800551e:	061b      	lsls	r3, r3, #24
 8005520:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005524:	4923      	ldr	r1, [pc, #140]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 8005526:	4313      	orrs	r3, r2
 8005528:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800552a:	4b22      	ldr	r3, [pc, #136]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 800552c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800552e:	4a21      	ldr	r2, [pc, #132]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 8005530:	f023 0301 	bic.w	r3, r3, #1
 8005534:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005536:	4b1f      	ldr	r3, [pc, #124]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 8005538:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800553a:	4b21      	ldr	r3, [pc, #132]	@ (80055c0 <HAL_RCC_OscConfig+0x778>)
 800553c:	4013      	ands	r3, r2
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005542:	00d2      	lsls	r2, r2, #3
 8005544:	491b      	ldr	r1, [pc, #108]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 8005546:	4313      	orrs	r3, r2
 8005548:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800554a:	4b1a      	ldr	r3, [pc, #104]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 800554c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800554e:	f023 020c 	bic.w	r2, r3, #12
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005556:	4917      	ldr	r1, [pc, #92]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 8005558:	4313      	orrs	r3, r2
 800555a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800555c:	4b15      	ldr	r3, [pc, #84]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 800555e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005560:	f023 0202 	bic.w	r2, r3, #2
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005568:	4912      	ldr	r1, [pc, #72]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 800556a:	4313      	orrs	r3, r2
 800556c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800556e:	4b11      	ldr	r3, [pc, #68]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 8005570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005572:	4a10      	ldr	r2, [pc, #64]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 8005574:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005578:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800557a:	4b0e      	ldr	r3, [pc, #56]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 800557c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800557e:	4a0d      	ldr	r2, [pc, #52]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 8005580:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005584:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005586:	4b0b      	ldr	r3, [pc, #44]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 8005588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800558a:	4a0a      	ldr	r2, [pc, #40]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 800558c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005590:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005592:	4b08      	ldr	r3, [pc, #32]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 8005594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005596:	4a07      	ldr	r2, [pc, #28]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 8005598:	f043 0301 	orr.w	r3, r3, #1
 800559c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800559e:	4b05      	ldr	r3, [pc, #20]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4a04      	ldr	r2, [pc, #16]	@ (80055b4 <HAL_RCC_OscConfig+0x76c>)
 80055a4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80055a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055aa:	f7fc fd5f 	bl	800206c <HAL_GetTick>
 80055ae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80055b0:	e011      	b.n	80055d6 <HAL_RCC_OscConfig+0x78e>
 80055b2:	bf00      	nop
 80055b4:	58024400 	.word	0x58024400
 80055b8:	58024800 	.word	0x58024800
 80055bc:	fffffc0c 	.word	0xfffffc0c
 80055c0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055c4:	f7fc fd52 	bl	800206c <HAL_GetTick>
 80055c8:	4602      	mov	r2, r0
 80055ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055cc:	1ad3      	subs	r3, r2, r3
 80055ce:	2b02      	cmp	r3, #2
 80055d0:	d901      	bls.n	80055d6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80055d2:	2303      	movs	r3, #3
 80055d4:	e08a      	b.n	80056ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80055d6:	4b47      	ldr	r3, [pc, #284]	@ (80056f4 <HAL_RCC_OscConfig+0x8ac>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d0f0      	beq.n	80055c4 <HAL_RCC_OscConfig+0x77c>
 80055e2:	e082      	b.n	80056ea <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055e4:	4b43      	ldr	r3, [pc, #268]	@ (80056f4 <HAL_RCC_OscConfig+0x8ac>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4a42      	ldr	r2, [pc, #264]	@ (80056f4 <HAL_RCC_OscConfig+0x8ac>)
 80055ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80055ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055f0:	f7fc fd3c 	bl	800206c <HAL_GetTick>
 80055f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80055f6:	e008      	b.n	800560a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055f8:	f7fc fd38 	bl	800206c <HAL_GetTick>
 80055fc:	4602      	mov	r2, r0
 80055fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005600:	1ad3      	subs	r3, r2, r3
 8005602:	2b02      	cmp	r3, #2
 8005604:	d901      	bls.n	800560a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8005606:	2303      	movs	r3, #3
 8005608:	e070      	b.n	80056ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800560a:	4b3a      	ldr	r3, [pc, #232]	@ (80056f4 <HAL_RCC_OscConfig+0x8ac>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005612:	2b00      	cmp	r3, #0
 8005614:	d1f0      	bne.n	80055f8 <HAL_RCC_OscConfig+0x7b0>
 8005616:	e068      	b.n	80056ea <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005618:	4b36      	ldr	r3, [pc, #216]	@ (80056f4 <HAL_RCC_OscConfig+0x8ac>)
 800561a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800561c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800561e:	4b35      	ldr	r3, [pc, #212]	@ (80056f4 <HAL_RCC_OscConfig+0x8ac>)
 8005620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005622:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005628:	2b01      	cmp	r3, #1
 800562a:	d031      	beq.n	8005690 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	f003 0203 	and.w	r2, r3, #3
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005636:	429a      	cmp	r2, r3
 8005638:	d12a      	bne.n	8005690 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	091b      	lsrs	r3, r3, #4
 800563e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005646:	429a      	cmp	r2, r3
 8005648:	d122      	bne.n	8005690 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005654:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005656:	429a      	cmp	r2, r3
 8005658:	d11a      	bne.n	8005690 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	0a5b      	lsrs	r3, r3, #9
 800565e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005666:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005668:	429a      	cmp	r2, r3
 800566a:	d111      	bne.n	8005690 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	0c1b      	lsrs	r3, r3, #16
 8005670:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005678:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800567a:	429a      	cmp	r2, r3
 800567c:	d108      	bne.n	8005690 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	0e1b      	lsrs	r3, r3, #24
 8005682:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800568a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800568c:	429a      	cmp	r2, r3
 800568e:	d001      	beq.n	8005694 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8005690:	2301      	movs	r3, #1
 8005692:	e02b      	b.n	80056ec <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005694:	4b17      	ldr	r3, [pc, #92]	@ (80056f4 <HAL_RCC_OscConfig+0x8ac>)
 8005696:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005698:	08db      	lsrs	r3, r3, #3
 800569a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800569e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056a4:	693a      	ldr	r2, [r7, #16]
 80056a6:	429a      	cmp	r2, r3
 80056a8:	d01f      	beq.n	80056ea <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80056aa:	4b12      	ldr	r3, [pc, #72]	@ (80056f4 <HAL_RCC_OscConfig+0x8ac>)
 80056ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056ae:	4a11      	ldr	r2, [pc, #68]	@ (80056f4 <HAL_RCC_OscConfig+0x8ac>)
 80056b0:	f023 0301 	bic.w	r3, r3, #1
 80056b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80056b6:	f7fc fcd9 	bl	800206c <HAL_GetTick>
 80056ba:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80056bc:	bf00      	nop
 80056be:	f7fc fcd5 	bl	800206c <HAL_GetTick>
 80056c2:	4602      	mov	r2, r0
 80056c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d0f9      	beq.n	80056be <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80056ca:	4b0a      	ldr	r3, [pc, #40]	@ (80056f4 <HAL_RCC_OscConfig+0x8ac>)
 80056cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80056ce:	4b0a      	ldr	r3, [pc, #40]	@ (80056f8 <HAL_RCC_OscConfig+0x8b0>)
 80056d0:	4013      	ands	r3, r2
 80056d2:	687a      	ldr	r2, [r7, #4]
 80056d4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80056d6:	00d2      	lsls	r2, r2, #3
 80056d8:	4906      	ldr	r1, [pc, #24]	@ (80056f4 <HAL_RCC_OscConfig+0x8ac>)
 80056da:	4313      	orrs	r3, r2
 80056dc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80056de:	4b05      	ldr	r3, [pc, #20]	@ (80056f4 <HAL_RCC_OscConfig+0x8ac>)
 80056e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056e2:	4a04      	ldr	r2, [pc, #16]	@ (80056f4 <HAL_RCC_OscConfig+0x8ac>)
 80056e4:	f043 0301 	orr.w	r3, r3, #1
 80056e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80056ea:	2300      	movs	r3, #0
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3730      	adds	r7, #48	@ 0x30
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}
 80056f4:	58024400 	.word	0x58024400
 80056f8:	ffff0007 	.word	0xffff0007

080056fc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b086      	sub	sp, #24
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
 8005704:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d101      	bne.n	8005710 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	e19c      	b.n	8005a4a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005710:	4b8a      	ldr	r3, [pc, #552]	@ (800593c <HAL_RCC_ClockConfig+0x240>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f003 030f 	and.w	r3, r3, #15
 8005718:	683a      	ldr	r2, [r7, #0]
 800571a:	429a      	cmp	r2, r3
 800571c:	d910      	bls.n	8005740 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800571e:	4b87      	ldr	r3, [pc, #540]	@ (800593c <HAL_RCC_ClockConfig+0x240>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f023 020f 	bic.w	r2, r3, #15
 8005726:	4985      	ldr	r1, [pc, #532]	@ (800593c <HAL_RCC_ClockConfig+0x240>)
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	4313      	orrs	r3, r2
 800572c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800572e:	4b83      	ldr	r3, [pc, #524]	@ (800593c <HAL_RCC_ClockConfig+0x240>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 030f 	and.w	r3, r3, #15
 8005736:	683a      	ldr	r2, [r7, #0]
 8005738:	429a      	cmp	r2, r3
 800573a:	d001      	beq.n	8005740 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800573c:	2301      	movs	r3, #1
 800573e:	e184      	b.n	8005a4a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 0304 	and.w	r3, r3, #4
 8005748:	2b00      	cmp	r3, #0
 800574a:	d010      	beq.n	800576e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	691a      	ldr	r2, [r3, #16]
 8005750:	4b7b      	ldr	r3, [pc, #492]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 8005752:	699b      	ldr	r3, [r3, #24]
 8005754:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005758:	429a      	cmp	r2, r3
 800575a:	d908      	bls.n	800576e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800575c:	4b78      	ldr	r3, [pc, #480]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 800575e:	699b      	ldr	r3, [r3, #24]
 8005760:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	691b      	ldr	r3, [r3, #16]
 8005768:	4975      	ldr	r1, [pc, #468]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 800576a:	4313      	orrs	r3, r2
 800576c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f003 0308 	and.w	r3, r3, #8
 8005776:	2b00      	cmp	r3, #0
 8005778:	d010      	beq.n	800579c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	695a      	ldr	r2, [r3, #20]
 800577e:	4b70      	ldr	r3, [pc, #448]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 8005780:	69db      	ldr	r3, [r3, #28]
 8005782:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005786:	429a      	cmp	r2, r3
 8005788:	d908      	bls.n	800579c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800578a:	4b6d      	ldr	r3, [pc, #436]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 800578c:	69db      	ldr	r3, [r3, #28]
 800578e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	695b      	ldr	r3, [r3, #20]
 8005796:	496a      	ldr	r1, [pc, #424]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 8005798:	4313      	orrs	r3, r2
 800579a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f003 0310 	and.w	r3, r3, #16
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d010      	beq.n	80057ca <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	699a      	ldr	r2, [r3, #24]
 80057ac:	4b64      	ldr	r3, [pc, #400]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 80057ae:	69db      	ldr	r3, [r3, #28]
 80057b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d908      	bls.n	80057ca <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80057b8:	4b61      	ldr	r3, [pc, #388]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 80057ba:	69db      	ldr	r3, [r3, #28]
 80057bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	699b      	ldr	r3, [r3, #24]
 80057c4:	495e      	ldr	r1, [pc, #376]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 80057c6:	4313      	orrs	r3, r2
 80057c8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f003 0320 	and.w	r3, r3, #32
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d010      	beq.n	80057f8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	69da      	ldr	r2, [r3, #28]
 80057da:	4b59      	ldr	r3, [pc, #356]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 80057dc:	6a1b      	ldr	r3, [r3, #32]
 80057de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80057e2:	429a      	cmp	r2, r3
 80057e4:	d908      	bls.n	80057f8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80057e6:	4b56      	ldr	r3, [pc, #344]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 80057e8:	6a1b      	ldr	r3, [r3, #32]
 80057ea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	69db      	ldr	r3, [r3, #28]
 80057f2:	4953      	ldr	r1, [pc, #332]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 80057f4:	4313      	orrs	r3, r2
 80057f6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f003 0302 	and.w	r3, r3, #2
 8005800:	2b00      	cmp	r3, #0
 8005802:	d010      	beq.n	8005826 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	68da      	ldr	r2, [r3, #12]
 8005808:	4b4d      	ldr	r3, [pc, #308]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 800580a:	699b      	ldr	r3, [r3, #24]
 800580c:	f003 030f 	and.w	r3, r3, #15
 8005810:	429a      	cmp	r2, r3
 8005812:	d908      	bls.n	8005826 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005814:	4b4a      	ldr	r3, [pc, #296]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 8005816:	699b      	ldr	r3, [r3, #24]
 8005818:	f023 020f 	bic.w	r2, r3, #15
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	68db      	ldr	r3, [r3, #12]
 8005820:	4947      	ldr	r1, [pc, #284]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 8005822:	4313      	orrs	r3, r2
 8005824:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f003 0301 	and.w	r3, r3, #1
 800582e:	2b00      	cmp	r3, #0
 8005830:	d055      	beq.n	80058de <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005832:	4b43      	ldr	r3, [pc, #268]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 8005834:	699b      	ldr	r3, [r3, #24]
 8005836:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	689b      	ldr	r3, [r3, #8]
 800583e:	4940      	ldr	r1, [pc, #256]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 8005840:	4313      	orrs	r3, r2
 8005842:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	2b02      	cmp	r3, #2
 800584a:	d107      	bne.n	800585c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800584c:	4b3c      	ldr	r3, [pc, #240]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005854:	2b00      	cmp	r3, #0
 8005856:	d121      	bne.n	800589c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005858:	2301      	movs	r3, #1
 800585a:	e0f6      	b.n	8005a4a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	2b03      	cmp	r3, #3
 8005862:	d107      	bne.n	8005874 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005864:	4b36      	ldr	r3, [pc, #216]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800586c:	2b00      	cmp	r3, #0
 800586e:	d115      	bne.n	800589c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	e0ea      	b.n	8005a4a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	2b01      	cmp	r3, #1
 800587a:	d107      	bne.n	800588c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800587c:	4b30      	ldr	r3, [pc, #192]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005884:	2b00      	cmp	r3, #0
 8005886:	d109      	bne.n	800589c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005888:	2301      	movs	r3, #1
 800588a:	e0de      	b.n	8005a4a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800588c:	4b2c      	ldr	r3, [pc, #176]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f003 0304 	and.w	r3, r3, #4
 8005894:	2b00      	cmp	r3, #0
 8005896:	d101      	bne.n	800589c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	e0d6      	b.n	8005a4a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800589c:	4b28      	ldr	r3, [pc, #160]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 800589e:	691b      	ldr	r3, [r3, #16]
 80058a0:	f023 0207 	bic.w	r2, r3, #7
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	4925      	ldr	r1, [pc, #148]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 80058aa:	4313      	orrs	r3, r2
 80058ac:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058ae:	f7fc fbdd 	bl	800206c <HAL_GetTick>
 80058b2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058b4:	e00a      	b.n	80058cc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058b6:	f7fc fbd9 	bl	800206c <HAL_GetTick>
 80058ba:	4602      	mov	r2, r0
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	1ad3      	subs	r3, r2, r3
 80058c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d901      	bls.n	80058cc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80058c8:	2303      	movs	r3, #3
 80058ca:	e0be      	b.n	8005a4a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058cc:	4b1c      	ldr	r3, [pc, #112]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 80058ce:	691b      	ldr	r3, [r3, #16]
 80058d0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	00db      	lsls	r3, r3, #3
 80058da:	429a      	cmp	r2, r3
 80058dc:	d1eb      	bne.n	80058b6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f003 0302 	and.w	r3, r3, #2
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d010      	beq.n	800590c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	68da      	ldr	r2, [r3, #12]
 80058ee:	4b14      	ldr	r3, [pc, #80]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 80058f0:	699b      	ldr	r3, [r3, #24]
 80058f2:	f003 030f 	and.w	r3, r3, #15
 80058f6:	429a      	cmp	r2, r3
 80058f8:	d208      	bcs.n	800590c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80058fa:	4b11      	ldr	r3, [pc, #68]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 80058fc:	699b      	ldr	r3, [r3, #24]
 80058fe:	f023 020f 	bic.w	r2, r3, #15
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	68db      	ldr	r3, [r3, #12]
 8005906:	490e      	ldr	r1, [pc, #56]	@ (8005940 <HAL_RCC_ClockConfig+0x244>)
 8005908:	4313      	orrs	r3, r2
 800590a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800590c:	4b0b      	ldr	r3, [pc, #44]	@ (800593c <HAL_RCC_ClockConfig+0x240>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f003 030f 	and.w	r3, r3, #15
 8005914:	683a      	ldr	r2, [r7, #0]
 8005916:	429a      	cmp	r2, r3
 8005918:	d214      	bcs.n	8005944 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800591a:	4b08      	ldr	r3, [pc, #32]	@ (800593c <HAL_RCC_ClockConfig+0x240>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f023 020f 	bic.w	r2, r3, #15
 8005922:	4906      	ldr	r1, [pc, #24]	@ (800593c <HAL_RCC_ClockConfig+0x240>)
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	4313      	orrs	r3, r2
 8005928:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800592a:	4b04      	ldr	r3, [pc, #16]	@ (800593c <HAL_RCC_ClockConfig+0x240>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f003 030f 	and.w	r3, r3, #15
 8005932:	683a      	ldr	r2, [r7, #0]
 8005934:	429a      	cmp	r2, r3
 8005936:	d005      	beq.n	8005944 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005938:	2301      	movs	r3, #1
 800593a:	e086      	b.n	8005a4a <HAL_RCC_ClockConfig+0x34e>
 800593c:	52002000 	.word	0x52002000
 8005940:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f003 0304 	and.w	r3, r3, #4
 800594c:	2b00      	cmp	r3, #0
 800594e:	d010      	beq.n	8005972 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	691a      	ldr	r2, [r3, #16]
 8005954:	4b3f      	ldr	r3, [pc, #252]	@ (8005a54 <HAL_RCC_ClockConfig+0x358>)
 8005956:	699b      	ldr	r3, [r3, #24]
 8005958:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800595c:	429a      	cmp	r2, r3
 800595e:	d208      	bcs.n	8005972 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005960:	4b3c      	ldr	r3, [pc, #240]	@ (8005a54 <HAL_RCC_ClockConfig+0x358>)
 8005962:	699b      	ldr	r3, [r3, #24]
 8005964:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	691b      	ldr	r3, [r3, #16]
 800596c:	4939      	ldr	r1, [pc, #228]	@ (8005a54 <HAL_RCC_ClockConfig+0x358>)
 800596e:	4313      	orrs	r3, r2
 8005970:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f003 0308 	and.w	r3, r3, #8
 800597a:	2b00      	cmp	r3, #0
 800597c:	d010      	beq.n	80059a0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	695a      	ldr	r2, [r3, #20]
 8005982:	4b34      	ldr	r3, [pc, #208]	@ (8005a54 <HAL_RCC_ClockConfig+0x358>)
 8005984:	69db      	ldr	r3, [r3, #28]
 8005986:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800598a:	429a      	cmp	r2, r3
 800598c:	d208      	bcs.n	80059a0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800598e:	4b31      	ldr	r3, [pc, #196]	@ (8005a54 <HAL_RCC_ClockConfig+0x358>)
 8005990:	69db      	ldr	r3, [r3, #28]
 8005992:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	695b      	ldr	r3, [r3, #20]
 800599a:	492e      	ldr	r1, [pc, #184]	@ (8005a54 <HAL_RCC_ClockConfig+0x358>)
 800599c:	4313      	orrs	r3, r2
 800599e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f003 0310 	and.w	r3, r3, #16
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d010      	beq.n	80059ce <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	699a      	ldr	r2, [r3, #24]
 80059b0:	4b28      	ldr	r3, [pc, #160]	@ (8005a54 <HAL_RCC_ClockConfig+0x358>)
 80059b2:	69db      	ldr	r3, [r3, #28]
 80059b4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80059b8:	429a      	cmp	r2, r3
 80059ba:	d208      	bcs.n	80059ce <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80059bc:	4b25      	ldr	r3, [pc, #148]	@ (8005a54 <HAL_RCC_ClockConfig+0x358>)
 80059be:	69db      	ldr	r3, [r3, #28]
 80059c0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	699b      	ldr	r3, [r3, #24]
 80059c8:	4922      	ldr	r1, [pc, #136]	@ (8005a54 <HAL_RCC_ClockConfig+0x358>)
 80059ca:	4313      	orrs	r3, r2
 80059cc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f003 0320 	and.w	r3, r3, #32
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d010      	beq.n	80059fc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	69da      	ldr	r2, [r3, #28]
 80059de:	4b1d      	ldr	r3, [pc, #116]	@ (8005a54 <HAL_RCC_ClockConfig+0x358>)
 80059e0:	6a1b      	ldr	r3, [r3, #32]
 80059e2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80059e6:	429a      	cmp	r2, r3
 80059e8:	d208      	bcs.n	80059fc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80059ea:	4b1a      	ldr	r3, [pc, #104]	@ (8005a54 <HAL_RCC_ClockConfig+0x358>)
 80059ec:	6a1b      	ldr	r3, [r3, #32]
 80059ee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	69db      	ldr	r3, [r3, #28]
 80059f6:	4917      	ldr	r1, [pc, #92]	@ (8005a54 <HAL_RCC_ClockConfig+0x358>)
 80059f8:	4313      	orrs	r3, r2
 80059fa:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80059fc:	f000 f834 	bl	8005a68 <HAL_RCC_GetSysClockFreq>
 8005a00:	4602      	mov	r2, r0
 8005a02:	4b14      	ldr	r3, [pc, #80]	@ (8005a54 <HAL_RCC_ClockConfig+0x358>)
 8005a04:	699b      	ldr	r3, [r3, #24]
 8005a06:	0a1b      	lsrs	r3, r3, #8
 8005a08:	f003 030f 	and.w	r3, r3, #15
 8005a0c:	4912      	ldr	r1, [pc, #72]	@ (8005a58 <HAL_RCC_ClockConfig+0x35c>)
 8005a0e:	5ccb      	ldrb	r3, [r1, r3]
 8005a10:	f003 031f 	and.w	r3, r3, #31
 8005a14:	fa22 f303 	lsr.w	r3, r2, r3
 8005a18:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005a1a:	4b0e      	ldr	r3, [pc, #56]	@ (8005a54 <HAL_RCC_ClockConfig+0x358>)
 8005a1c:	699b      	ldr	r3, [r3, #24]
 8005a1e:	f003 030f 	and.w	r3, r3, #15
 8005a22:	4a0d      	ldr	r2, [pc, #52]	@ (8005a58 <HAL_RCC_ClockConfig+0x35c>)
 8005a24:	5cd3      	ldrb	r3, [r2, r3]
 8005a26:	f003 031f 	and.w	r3, r3, #31
 8005a2a:	693a      	ldr	r2, [r7, #16]
 8005a2c:	fa22 f303 	lsr.w	r3, r2, r3
 8005a30:	4a0a      	ldr	r2, [pc, #40]	@ (8005a5c <HAL_RCC_ClockConfig+0x360>)
 8005a32:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005a34:	4a0a      	ldr	r2, [pc, #40]	@ (8005a60 <HAL_RCC_ClockConfig+0x364>)
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005a3a:	4b0a      	ldr	r3, [pc, #40]	@ (8005a64 <HAL_RCC_ClockConfig+0x368>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f7fb fec6 	bl	80017d0 <HAL_InitTick>
 8005a44:	4603      	mov	r3, r0
 8005a46:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3718      	adds	r7, #24
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}
 8005a52:	bf00      	nop
 8005a54:	58024400 	.word	0x58024400
 8005a58:	080156d4 	.word	0x080156d4
 8005a5c:	24000004 	.word	0x24000004
 8005a60:	24000000 	.word	0x24000000
 8005a64:	24000008 	.word	0x24000008

08005a68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b089      	sub	sp, #36	@ 0x24
 8005a6c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005a6e:	4bb3      	ldr	r3, [pc, #716]	@ (8005d3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a70:	691b      	ldr	r3, [r3, #16]
 8005a72:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a76:	2b18      	cmp	r3, #24
 8005a78:	f200 8155 	bhi.w	8005d26 <HAL_RCC_GetSysClockFreq+0x2be>
 8005a7c:	a201      	add	r2, pc, #4	@ (adr r2, 8005a84 <HAL_RCC_GetSysClockFreq+0x1c>)
 8005a7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a82:	bf00      	nop
 8005a84:	08005ae9 	.word	0x08005ae9
 8005a88:	08005d27 	.word	0x08005d27
 8005a8c:	08005d27 	.word	0x08005d27
 8005a90:	08005d27 	.word	0x08005d27
 8005a94:	08005d27 	.word	0x08005d27
 8005a98:	08005d27 	.word	0x08005d27
 8005a9c:	08005d27 	.word	0x08005d27
 8005aa0:	08005d27 	.word	0x08005d27
 8005aa4:	08005b0f 	.word	0x08005b0f
 8005aa8:	08005d27 	.word	0x08005d27
 8005aac:	08005d27 	.word	0x08005d27
 8005ab0:	08005d27 	.word	0x08005d27
 8005ab4:	08005d27 	.word	0x08005d27
 8005ab8:	08005d27 	.word	0x08005d27
 8005abc:	08005d27 	.word	0x08005d27
 8005ac0:	08005d27 	.word	0x08005d27
 8005ac4:	08005b15 	.word	0x08005b15
 8005ac8:	08005d27 	.word	0x08005d27
 8005acc:	08005d27 	.word	0x08005d27
 8005ad0:	08005d27 	.word	0x08005d27
 8005ad4:	08005d27 	.word	0x08005d27
 8005ad8:	08005d27 	.word	0x08005d27
 8005adc:	08005d27 	.word	0x08005d27
 8005ae0:	08005d27 	.word	0x08005d27
 8005ae4:	08005b1b 	.word	0x08005b1b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005ae8:	4b94      	ldr	r3, [pc, #592]	@ (8005d3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f003 0320 	and.w	r3, r3, #32
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d009      	beq.n	8005b08 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005af4:	4b91      	ldr	r3, [pc, #580]	@ (8005d3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	08db      	lsrs	r3, r3, #3
 8005afa:	f003 0303 	and.w	r3, r3, #3
 8005afe:	4a90      	ldr	r2, [pc, #576]	@ (8005d40 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005b00:	fa22 f303 	lsr.w	r3, r2, r3
 8005b04:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8005b06:	e111      	b.n	8005d2c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005b08:	4b8d      	ldr	r3, [pc, #564]	@ (8005d40 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005b0a:	61bb      	str	r3, [r7, #24]
      break;
 8005b0c:	e10e      	b.n	8005d2c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005b0e:	4b8d      	ldr	r3, [pc, #564]	@ (8005d44 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005b10:	61bb      	str	r3, [r7, #24]
      break;
 8005b12:	e10b      	b.n	8005d2c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8005b14:	4b8c      	ldr	r3, [pc, #560]	@ (8005d48 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005b16:	61bb      	str	r3, [r7, #24]
      break;
 8005b18:	e108      	b.n	8005d2c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005b1a:	4b88      	ldr	r3, [pc, #544]	@ (8005d3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b1e:	f003 0303 	and.w	r3, r3, #3
 8005b22:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005b24:	4b85      	ldr	r3, [pc, #532]	@ (8005d3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b28:	091b      	lsrs	r3, r3, #4
 8005b2a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005b2e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005b30:	4b82      	ldr	r3, [pc, #520]	@ (8005d3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b34:	f003 0301 	and.w	r3, r3, #1
 8005b38:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005b3a:	4b80      	ldr	r3, [pc, #512]	@ (8005d3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b3e:	08db      	lsrs	r3, r3, #3
 8005b40:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005b44:	68fa      	ldr	r2, [r7, #12]
 8005b46:	fb02 f303 	mul.w	r3, r2, r3
 8005b4a:	ee07 3a90 	vmov	s15, r3
 8005b4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b52:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	f000 80e1 	beq.w	8005d20 <HAL_RCC_GetSysClockFreq+0x2b8>
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	2b02      	cmp	r3, #2
 8005b62:	f000 8083 	beq.w	8005c6c <HAL_RCC_GetSysClockFreq+0x204>
 8005b66:	697b      	ldr	r3, [r7, #20]
 8005b68:	2b02      	cmp	r3, #2
 8005b6a:	f200 80a1 	bhi.w	8005cb0 <HAL_RCC_GetSysClockFreq+0x248>
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d003      	beq.n	8005b7c <HAL_RCC_GetSysClockFreq+0x114>
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d056      	beq.n	8005c28 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005b7a:	e099      	b.n	8005cb0 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005b7c:	4b6f      	ldr	r3, [pc, #444]	@ (8005d3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f003 0320 	and.w	r3, r3, #32
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d02d      	beq.n	8005be4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005b88:	4b6c      	ldr	r3, [pc, #432]	@ (8005d3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	08db      	lsrs	r3, r3, #3
 8005b8e:	f003 0303 	and.w	r3, r3, #3
 8005b92:	4a6b      	ldr	r2, [pc, #428]	@ (8005d40 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005b94:	fa22 f303 	lsr.w	r3, r2, r3
 8005b98:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	ee07 3a90 	vmov	s15, r3
 8005ba0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	ee07 3a90 	vmov	s15, r3
 8005baa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005bb2:	4b62      	ldr	r3, [pc, #392]	@ (8005d3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bba:	ee07 3a90 	vmov	s15, r3
 8005bbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005bc2:	ed97 6a02 	vldr	s12, [r7, #8]
 8005bc6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8005d4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005bca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005bce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bd2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005bd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bde:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8005be2:	e087      	b.n	8005cf4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	ee07 3a90 	vmov	s15, r3
 8005bea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bee:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005d50 <HAL_RCC_GetSysClockFreq+0x2e8>
 8005bf2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005bf6:	4b51      	ldr	r3, [pc, #324]	@ (8005d3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bfe:	ee07 3a90 	vmov	s15, r3
 8005c02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c06:	ed97 6a02 	vldr	s12, [r7, #8]
 8005c0a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8005d4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005c0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c22:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005c26:	e065      	b.n	8005cf4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	ee07 3a90 	vmov	s15, r3
 8005c2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c32:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8005d54 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005c36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c3a:	4b40      	ldr	r3, [pc, #256]	@ (8005d3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c42:	ee07 3a90 	vmov	s15, r3
 8005c46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c4a:	ed97 6a02 	vldr	s12, [r7, #8]
 8005c4e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005d4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005c52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c66:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005c6a:	e043      	b.n	8005cf4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	ee07 3a90 	vmov	s15, r3
 8005c72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c76:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005d58 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005c7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c7e:	4b2f      	ldr	r3, [pc, #188]	@ (8005d3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c86:	ee07 3a90 	vmov	s15, r3
 8005c8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c8e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005c92:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8005d4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005c96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ca2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ca6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005caa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005cae:	e021      	b.n	8005cf4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	ee07 3a90 	vmov	s15, r3
 8005cb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cba:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005d54 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005cbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005cc2:	4b1e      	ldr	r3, [pc, #120]	@ (8005d3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cca:	ee07 3a90 	vmov	s15, r3
 8005cce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005cd2:	ed97 6a02 	vldr	s12, [r7, #8]
 8005cd6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8005d4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005cda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005cde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ce2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ce6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005cea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005cf2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005cf4:	4b11      	ldr	r3, [pc, #68]	@ (8005d3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cf8:	0a5b      	lsrs	r3, r3, #9
 8005cfa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005cfe:	3301      	adds	r3, #1
 8005d00:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	ee07 3a90 	vmov	s15, r3
 8005d08:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005d0c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005d10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d18:	ee17 3a90 	vmov	r3, s15
 8005d1c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005d1e:	e005      	b.n	8005d2c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005d20:	2300      	movs	r3, #0
 8005d22:	61bb      	str	r3, [r7, #24]
      break;
 8005d24:	e002      	b.n	8005d2c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8005d26:	4b07      	ldr	r3, [pc, #28]	@ (8005d44 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005d28:	61bb      	str	r3, [r7, #24]
      break;
 8005d2a:	bf00      	nop
  }

  return sysclockfreq;
 8005d2c:	69bb      	ldr	r3, [r7, #24]
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3724      	adds	r7, #36	@ 0x24
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop
 8005d3c:	58024400 	.word	0x58024400
 8005d40:	03d09000 	.word	0x03d09000
 8005d44:	003d0900 	.word	0x003d0900
 8005d48:	017d7840 	.word	0x017d7840
 8005d4c:	46000000 	.word	0x46000000
 8005d50:	4c742400 	.word	0x4c742400
 8005d54:	4a742400 	.word	0x4a742400
 8005d58:	4bbebc20 	.word	0x4bbebc20

08005d5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b082      	sub	sp, #8
 8005d60:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005d62:	f7ff fe81 	bl	8005a68 <HAL_RCC_GetSysClockFreq>
 8005d66:	4602      	mov	r2, r0
 8005d68:	4b10      	ldr	r3, [pc, #64]	@ (8005dac <HAL_RCC_GetHCLKFreq+0x50>)
 8005d6a:	699b      	ldr	r3, [r3, #24]
 8005d6c:	0a1b      	lsrs	r3, r3, #8
 8005d6e:	f003 030f 	and.w	r3, r3, #15
 8005d72:	490f      	ldr	r1, [pc, #60]	@ (8005db0 <HAL_RCC_GetHCLKFreq+0x54>)
 8005d74:	5ccb      	ldrb	r3, [r1, r3]
 8005d76:	f003 031f 	and.w	r3, r3, #31
 8005d7a:	fa22 f303 	lsr.w	r3, r2, r3
 8005d7e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005d80:	4b0a      	ldr	r3, [pc, #40]	@ (8005dac <HAL_RCC_GetHCLKFreq+0x50>)
 8005d82:	699b      	ldr	r3, [r3, #24]
 8005d84:	f003 030f 	and.w	r3, r3, #15
 8005d88:	4a09      	ldr	r2, [pc, #36]	@ (8005db0 <HAL_RCC_GetHCLKFreq+0x54>)
 8005d8a:	5cd3      	ldrb	r3, [r2, r3]
 8005d8c:	f003 031f 	and.w	r3, r3, #31
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	fa22 f303 	lsr.w	r3, r2, r3
 8005d96:	4a07      	ldr	r2, [pc, #28]	@ (8005db4 <HAL_RCC_GetHCLKFreq+0x58>)
 8005d98:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005d9a:	4a07      	ldr	r2, [pc, #28]	@ (8005db8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005da0:	4b04      	ldr	r3, [pc, #16]	@ (8005db4 <HAL_RCC_GetHCLKFreq+0x58>)
 8005da2:	681b      	ldr	r3, [r3, #0]
}
 8005da4:	4618      	mov	r0, r3
 8005da6:	3708      	adds	r7, #8
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}
 8005dac:	58024400 	.word	0x58024400
 8005db0:	080156d4 	.word	0x080156d4
 8005db4:	24000004 	.word	0x24000004
 8005db8:	24000000 	.word	0x24000000

08005dbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005dc0:	f7ff ffcc 	bl	8005d5c <HAL_RCC_GetHCLKFreq>
 8005dc4:	4602      	mov	r2, r0
 8005dc6:	4b06      	ldr	r3, [pc, #24]	@ (8005de0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005dc8:	69db      	ldr	r3, [r3, #28]
 8005dca:	091b      	lsrs	r3, r3, #4
 8005dcc:	f003 0307 	and.w	r3, r3, #7
 8005dd0:	4904      	ldr	r1, [pc, #16]	@ (8005de4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005dd2:	5ccb      	ldrb	r3, [r1, r3]
 8005dd4:	f003 031f 	and.w	r3, r3, #31
 8005dd8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	bd80      	pop	{r7, pc}
 8005de0:	58024400 	.word	0x58024400
 8005de4:	080156d4 	.word	0x080156d4

08005de8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b083      	sub	sp, #12
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
 8005df0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	223f      	movs	r2, #63	@ 0x3f
 8005df6:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005df8:	4b1a      	ldr	r3, [pc, #104]	@ (8005e64 <HAL_RCC_GetClockConfig+0x7c>)
 8005dfa:	691b      	ldr	r3, [r3, #16]
 8005dfc:	f003 0207 	and.w	r2, r3, #7
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8005e04:	4b17      	ldr	r3, [pc, #92]	@ (8005e64 <HAL_RCC_GetClockConfig+0x7c>)
 8005e06:	699b      	ldr	r3, [r3, #24]
 8005e08:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8005e10:	4b14      	ldr	r3, [pc, #80]	@ (8005e64 <HAL_RCC_GetClockConfig+0x7c>)
 8005e12:	699b      	ldr	r3, [r3, #24]
 8005e14:	f003 020f 	and.w	r2, r3, #15
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8005e1c:	4b11      	ldr	r3, [pc, #68]	@ (8005e64 <HAL_RCC_GetClockConfig+0x7c>)
 8005e1e:	699b      	ldr	r3, [r3, #24]
 8005e20:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8005e28:	4b0e      	ldr	r3, [pc, #56]	@ (8005e64 <HAL_RCC_GetClockConfig+0x7c>)
 8005e2a:	69db      	ldr	r3, [r3, #28]
 8005e2c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8005e34:	4b0b      	ldr	r3, [pc, #44]	@ (8005e64 <HAL_RCC_GetClockConfig+0x7c>)
 8005e36:	69db      	ldr	r3, [r3, #28]
 8005e38:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8005e40:	4b08      	ldr	r3, [pc, #32]	@ (8005e64 <HAL_RCC_GetClockConfig+0x7c>)
 8005e42:	6a1b      	ldr	r3, [r3, #32]
 8005e44:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005e4c:	4b06      	ldr	r3, [pc, #24]	@ (8005e68 <HAL_RCC_GetClockConfig+0x80>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f003 020f 	and.w	r2, r3, #15
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	601a      	str	r2, [r3, #0]
}
 8005e58:	bf00      	nop
 8005e5a:	370c      	adds	r7, #12
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e62:	4770      	bx	lr
 8005e64:	58024400 	.word	0x58024400
 8005e68:	52002000 	.word	0x52002000

08005e6c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e70:	b0ca      	sub	sp, #296	@ 0x128
 8005e72:	af00      	add	r7, sp, #0
 8005e74:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005e78:	2300      	movs	r3, #0
 8005e7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005e7e:	2300      	movs	r3, #0
 8005e80:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005e84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e8c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005e90:	2500      	movs	r5, #0
 8005e92:	ea54 0305 	orrs.w	r3, r4, r5
 8005e96:	d049      	beq.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005e98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e9c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005e9e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005ea2:	d02f      	beq.n	8005f04 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8005ea4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005ea8:	d828      	bhi.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005eaa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005eae:	d01a      	beq.n	8005ee6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005eb0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005eb4:	d822      	bhi.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d003      	beq.n	8005ec2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005eba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ebe:	d007      	beq.n	8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005ec0:	e01c      	b.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ec2:	4bb8      	ldr	r3, [pc, #736]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ec6:	4ab7      	ldr	r2, [pc, #732]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005ec8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ecc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005ece:	e01a      	b.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005ed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ed4:	3308      	adds	r3, #8
 8005ed6:	2102      	movs	r1, #2
 8005ed8:	4618      	mov	r0, r3
 8005eda:	f001 f9d1 	bl	8007280 <RCCEx_PLL2_Config>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005ee4:	e00f      	b.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005ee6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eea:	3328      	adds	r3, #40	@ 0x28
 8005eec:	2102      	movs	r1, #2
 8005eee:	4618      	mov	r0, r3
 8005ef0:	f001 fa78 	bl	80073e4 <RCCEx_PLL3_Config>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005efa:	e004      	b.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005efc:	2301      	movs	r3, #1
 8005efe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f02:	e000      	b.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8005f04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d10a      	bne.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005f0e:	4ba5      	ldr	r3, [pc, #660]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005f10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f12:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005f16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f1a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005f1c:	4aa1      	ldr	r2, [pc, #644]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005f1e:	430b      	orrs	r3, r1
 8005f20:	6513      	str	r3, [r2, #80]	@ 0x50
 8005f22:	e003      	b.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005f2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f34:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005f38:	f04f 0900 	mov.w	r9, #0
 8005f3c:	ea58 0309 	orrs.w	r3, r8, r9
 8005f40:	d047      	beq.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8005f42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f48:	2b04      	cmp	r3, #4
 8005f4a:	d82a      	bhi.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005f4c:	a201      	add	r2, pc, #4	@ (adr r2, 8005f54 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005f4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f52:	bf00      	nop
 8005f54:	08005f69 	.word	0x08005f69
 8005f58:	08005f77 	.word	0x08005f77
 8005f5c:	08005f8d 	.word	0x08005f8d
 8005f60:	08005fab 	.word	0x08005fab
 8005f64:	08005fab 	.word	0x08005fab
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f68:	4b8e      	ldr	r3, [pc, #568]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f6c:	4a8d      	ldr	r2, [pc, #564]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005f6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005f74:	e01a      	b.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005f76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f7a:	3308      	adds	r3, #8
 8005f7c:	2100      	movs	r1, #0
 8005f7e:	4618      	mov	r0, r3
 8005f80:	f001 f97e 	bl	8007280 <RCCEx_PLL2_Config>
 8005f84:	4603      	mov	r3, r0
 8005f86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005f8a:	e00f      	b.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005f8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f90:	3328      	adds	r3, #40	@ 0x28
 8005f92:	2100      	movs	r1, #0
 8005f94:	4618      	mov	r0, r3
 8005f96:	f001 fa25 	bl	80073e4 <RCCEx_PLL3_Config>
 8005f9a:	4603      	mov	r3, r0
 8005f9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005fa0:	e004      	b.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005fa8:	e000      	b.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8005faa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005fac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d10a      	bne.n	8005fca <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005fb4:	4b7b      	ldr	r3, [pc, #492]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005fb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fb8:	f023 0107 	bic.w	r1, r3, #7
 8005fbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fc2:	4a78      	ldr	r2, [pc, #480]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005fc4:	430b      	orrs	r3, r1
 8005fc6:	6513      	str	r3, [r2, #80]	@ 0x50
 8005fc8:	e003      	b.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005fd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fda:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8005fde:	f04f 0b00 	mov.w	fp, #0
 8005fe2:	ea5a 030b 	orrs.w	r3, sl, fp
 8005fe6:	d04c      	beq.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8005fe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ff2:	d030      	beq.n	8006056 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8005ff4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ff8:	d829      	bhi.n	800604e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005ffa:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ffc:	d02d      	beq.n	800605a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8005ffe:	2bc0      	cmp	r3, #192	@ 0xc0
 8006000:	d825      	bhi.n	800604e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006002:	2b80      	cmp	r3, #128	@ 0x80
 8006004:	d018      	beq.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8006006:	2b80      	cmp	r3, #128	@ 0x80
 8006008:	d821      	bhi.n	800604e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800600a:	2b00      	cmp	r3, #0
 800600c:	d002      	beq.n	8006014 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800600e:	2b40      	cmp	r3, #64	@ 0x40
 8006010:	d007      	beq.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8006012:	e01c      	b.n	800604e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006014:	4b63      	ldr	r3, [pc, #396]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006018:	4a62      	ldr	r2, [pc, #392]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800601a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800601e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006020:	e01c      	b.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006026:	3308      	adds	r3, #8
 8006028:	2100      	movs	r1, #0
 800602a:	4618      	mov	r0, r3
 800602c:	f001 f928 	bl	8007280 <RCCEx_PLL2_Config>
 8006030:	4603      	mov	r3, r0
 8006032:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006036:	e011      	b.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006038:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800603c:	3328      	adds	r3, #40	@ 0x28
 800603e:	2100      	movs	r1, #0
 8006040:	4618      	mov	r0, r3
 8006042:	f001 f9cf 	bl	80073e4 <RCCEx_PLL3_Config>
 8006046:	4603      	mov	r3, r0
 8006048:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800604c:	e006      	b.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800604e:	2301      	movs	r3, #1
 8006050:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006054:	e002      	b.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006056:	bf00      	nop
 8006058:	e000      	b.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800605a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800605c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006060:	2b00      	cmp	r3, #0
 8006062:	d10a      	bne.n	800607a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006064:	4b4f      	ldr	r3, [pc, #316]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006066:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006068:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800606c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006070:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006072:	4a4c      	ldr	r2, [pc, #304]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006074:	430b      	orrs	r3, r1
 8006076:	6513      	str	r3, [r2, #80]	@ 0x50
 8006078:	e003      	b.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800607a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800607e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006082:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800608a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800608e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8006092:	2300      	movs	r3, #0
 8006094:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8006098:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800609c:	460b      	mov	r3, r1
 800609e:	4313      	orrs	r3, r2
 80060a0:	d053      	beq.n	800614a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80060a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060a6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80060aa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80060ae:	d035      	beq.n	800611c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80060b0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80060b4:	d82e      	bhi.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80060b6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80060ba:	d031      	beq.n	8006120 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80060bc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80060c0:	d828      	bhi.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80060c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80060c6:	d01a      	beq.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0x292>
 80060c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80060cc:	d822      	bhi.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d003      	beq.n	80060da <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80060d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80060d6:	d007      	beq.n	80060e8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80060d8:	e01c      	b.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80060da:	4b32      	ldr	r3, [pc, #200]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80060dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060de:	4a31      	ldr	r2, [pc, #196]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80060e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80060e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80060e6:	e01c      	b.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80060e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060ec:	3308      	adds	r3, #8
 80060ee:	2100      	movs	r1, #0
 80060f0:	4618      	mov	r0, r3
 80060f2:	f001 f8c5 	bl	8007280 <RCCEx_PLL2_Config>
 80060f6:	4603      	mov	r3, r0
 80060f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80060fc:	e011      	b.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80060fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006102:	3328      	adds	r3, #40	@ 0x28
 8006104:	2100      	movs	r1, #0
 8006106:	4618      	mov	r0, r3
 8006108:	f001 f96c 	bl	80073e4 <RCCEx_PLL3_Config>
 800610c:	4603      	mov	r3, r0
 800610e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006112:	e006      	b.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006114:	2301      	movs	r3, #1
 8006116:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800611a:	e002      	b.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800611c:	bf00      	nop
 800611e:	e000      	b.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006120:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006122:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006126:	2b00      	cmp	r3, #0
 8006128:	d10b      	bne.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800612a:	4b1e      	ldr	r3, [pc, #120]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800612c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800612e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006132:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006136:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800613a:	4a1a      	ldr	r2, [pc, #104]	@ (80061a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800613c:	430b      	orrs	r3, r1
 800613e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006140:	e003      	b.n	800614a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006142:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006146:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800614a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800614e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006152:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006156:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800615a:	2300      	movs	r3, #0
 800615c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006160:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8006164:	460b      	mov	r3, r1
 8006166:	4313      	orrs	r3, r2
 8006168:	d056      	beq.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800616a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800616e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006172:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006176:	d038      	beq.n	80061ea <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006178:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800617c:	d831      	bhi.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800617e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006182:	d034      	beq.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x382>
 8006184:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006188:	d82b      	bhi.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800618a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800618e:	d01d      	beq.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0x360>
 8006190:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006194:	d825      	bhi.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006196:	2b00      	cmp	r3, #0
 8006198:	d006      	beq.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800619a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800619e:	d00a      	beq.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80061a0:	e01f      	b.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80061a2:	bf00      	nop
 80061a4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061a8:	4ba2      	ldr	r3, [pc, #648]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80061aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ac:	4aa1      	ldr	r2, [pc, #644]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80061ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80061b4:	e01c      	b.n	80061f0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80061b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061ba:	3308      	adds	r3, #8
 80061bc:	2100      	movs	r1, #0
 80061be:	4618      	mov	r0, r3
 80061c0:	f001 f85e 	bl	8007280 <RCCEx_PLL2_Config>
 80061c4:	4603      	mov	r3, r0
 80061c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80061ca:	e011      	b.n	80061f0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80061cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061d0:	3328      	adds	r3, #40	@ 0x28
 80061d2:	2100      	movs	r1, #0
 80061d4:	4618      	mov	r0, r3
 80061d6:	f001 f905 	bl	80073e4 <RCCEx_PLL3_Config>
 80061da:	4603      	mov	r3, r0
 80061dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80061e0:	e006      	b.n	80061f0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80061e2:	2301      	movs	r3, #1
 80061e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80061e8:	e002      	b.n	80061f0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80061ea:	bf00      	nop
 80061ec:	e000      	b.n	80061f0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80061ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d10b      	bne.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80061f8:	4b8e      	ldr	r3, [pc, #568]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80061fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061fc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006200:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006204:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006208:	4a8a      	ldr	r2, [pc, #552]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800620a:	430b      	orrs	r3, r1
 800620c:	6593      	str	r3, [r2, #88]	@ 0x58
 800620e:	e003      	b.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006210:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006214:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006218:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800621c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006220:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006224:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006228:	2300      	movs	r3, #0
 800622a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800622e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006232:	460b      	mov	r3, r1
 8006234:	4313      	orrs	r3, r2
 8006236:	d03a      	beq.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8006238:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800623c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800623e:	2b30      	cmp	r3, #48	@ 0x30
 8006240:	d01f      	beq.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8006242:	2b30      	cmp	r3, #48	@ 0x30
 8006244:	d819      	bhi.n	800627a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006246:	2b20      	cmp	r3, #32
 8006248:	d00c      	beq.n	8006264 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800624a:	2b20      	cmp	r3, #32
 800624c:	d815      	bhi.n	800627a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800624e:	2b00      	cmp	r3, #0
 8006250:	d019      	beq.n	8006286 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8006252:	2b10      	cmp	r3, #16
 8006254:	d111      	bne.n	800627a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006256:	4b77      	ldr	r3, [pc, #476]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800625a:	4a76      	ldr	r2, [pc, #472]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800625c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006260:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006262:	e011      	b.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006264:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006268:	3308      	adds	r3, #8
 800626a:	2102      	movs	r1, #2
 800626c:	4618      	mov	r0, r3
 800626e:	f001 f807 	bl	8007280 <RCCEx_PLL2_Config>
 8006272:	4603      	mov	r3, r0
 8006274:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006278:	e006      	b.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006280:	e002      	b.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006282:	bf00      	nop
 8006284:	e000      	b.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006286:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006288:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800628c:	2b00      	cmp	r3, #0
 800628e:	d10a      	bne.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006290:	4b68      	ldr	r3, [pc, #416]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006292:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006294:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006298:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800629c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800629e:	4a65      	ldr	r2, [pc, #404]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80062a0:	430b      	orrs	r3, r1
 80062a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80062a4:	e003      	b.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80062ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062b6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80062ba:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80062be:	2300      	movs	r3, #0
 80062c0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80062c4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80062c8:	460b      	mov	r3, r1
 80062ca:	4313      	orrs	r3, r2
 80062cc:	d051      	beq.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80062ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80062d8:	d035      	beq.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80062da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80062de:	d82e      	bhi.n	800633e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80062e0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80062e4:	d031      	beq.n	800634a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80062e6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80062ea:	d828      	bhi.n	800633e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80062ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80062f0:	d01a      	beq.n	8006328 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80062f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80062f6:	d822      	bhi.n	800633e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d003      	beq.n	8006304 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80062fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006300:	d007      	beq.n	8006312 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8006302:	e01c      	b.n	800633e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006304:	4b4b      	ldr	r3, [pc, #300]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006308:	4a4a      	ldr	r2, [pc, #296]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800630a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800630e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006310:	e01c      	b.n	800634c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006316:	3308      	adds	r3, #8
 8006318:	2100      	movs	r1, #0
 800631a:	4618      	mov	r0, r3
 800631c:	f000 ffb0 	bl	8007280 <RCCEx_PLL2_Config>
 8006320:	4603      	mov	r3, r0
 8006322:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006326:	e011      	b.n	800634c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006328:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800632c:	3328      	adds	r3, #40	@ 0x28
 800632e:	2100      	movs	r1, #0
 8006330:	4618      	mov	r0, r3
 8006332:	f001 f857 	bl	80073e4 <RCCEx_PLL3_Config>
 8006336:	4603      	mov	r3, r0
 8006338:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800633c:	e006      	b.n	800634c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800633e:	2301      	movs	r3, #1
 8006340:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006344:	e002      	b.n	800634c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006346:	bf00      	nop
 8006348:	e000      	b.n	800634c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800634a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800634c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006350:	2b00      	cmp	r3, #0
 8006352:	d10a      	bne.n	800636a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006354:	4b37      	ldr	r3, [pc, #220]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006356:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006358:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800635c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006360:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006362:	4a34      	ldr	r2, [pc, #208]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006364:	430b      	orrs	r3, r1
 8006366:	6513      	str	r3, [r2, #80]	@ 0x50
 8006368:	e003      	b.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800636a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800636e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006372:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800637a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800637e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006382:	2300      	movs	r3, #0
 8006384:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006388:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800638c:	460b      	mov	r3, r1
 800638e:	4313      	orrs	r3, r2
 8006390:	d056      	beq.n	8006440 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006392:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006396:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006398:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800639c:	d033      	beq.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800639e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80063a2:	d82c      	bhi.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0x592>
 80063a4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80063a8:	d02f      	beq.n	800640a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80063aa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80063ae:	d826      	bhi.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0x592>
 80063b0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80063b4:	d02b      	beq.n	800640e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80063b6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80063ba:	d820      	bhi.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0x592>
 80063bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80063c0:	d012      	beq.n	80063e8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80063c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80063c6:	d81a      	bhi.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0x592>
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d022      	beq.n	8006412 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80063cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063d0:	d115      	bne.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80063d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063d6:	3308      	adds	r3, #8
 80063d8:	2101      	movs	r1, #1
 80063da:	4618      	mov	r0, r3
 80063dc:	f000 ff50 	bl	8007280 <RCCEx_PLL2_Config>
 80063e0:	4603      	mov	r3, r0
 80063e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80063e6:	e015      	b.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80063e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063ec:	3328      	adds	r3, #40	@ 0x28
 80063ee:	2101      	movs	r1, #1
 80063f0:	4618      	mov	r0, r3
 80063f2:	f000 fff7 	bl	80073e4 <RCCEx_PLL3_Config>
 80063f6:	4603      	mov	r3, r0
 80063f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80063fc:	e00a      	b.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80063fe:	2301      	movs	r3, #1
 8006400:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006404:	e006      	b.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006406:	bf00      	nop
 8006408:	e004      	b.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800640a:	bf00      	nop
 800640c:	e002      	b.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800640e:	bf00      	nop
 8006410:	e000      	b.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006412:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006414:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006418:	2b00      	cmp	r3, #0
 800641a:	d10d      	bne.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800641c:	4b05      	ldr	r3, [pc, #20]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800641e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006420:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006424:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006428:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800642a:	4a02      	ldr	r2, [pc, #8]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800642c:	430b      	orrs	r3, r1
 800642e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006430:	e006      	b.n	8006440 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006432:	bf00      	nop
 8006434:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006438:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800643c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006448:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800644c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006450:	2300      	movs	r3, #0
 8006452:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006456:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800645a:	460b      	mov	r3, r1
 800645c:	4313      	orrs	r3, r2
 800645e:	d055      	beq.n	800650c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006460:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006464:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006468:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800646c:	d033      	beq.n	80064d6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800646e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006472:	d82c      	bhi.n	80064ce <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006474:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006478:	d02f      	beq.n	80064da <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800647a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800647e:	d826      	bhi.n	80064ce <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006480:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006484:	d02b      	beq.n	80064de <HAL_RCCEx_PeriphCLKConfig+0x672>
 8006486:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800648a:	d820      	bhi.n	80064ce <HAL_RCCEx_PeriphCLKConfig+0x662>
 800648c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006490:	d012      	beq.n	80064b8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8006492:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006496:	d81a      	bhi.n	80064ce <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006498:	2b00      	cmp	r3, #0
 800649a:	d022      	beq.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800649c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80064a0:	d115      	bne.n	80064ce <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80064a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064a6:	3308      	adds	r3, #8
 80064a8:	2101      	movs	r1, #1
 80064aa:	4618      	mov	r0, r3
 80064ac:	f000 fee8 	bl	8007280 <RCCEx_PLL2_Config>
 80064b0:	4603      	mov	r3, r0
 80064b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80064b6:	e015      	b.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80064b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064bc:	3328      	adds	r3, #40	@ 0x28
 80064be:	2101      	movs	r1, #1
 80064c0:	4618      	mov	r0, r3
 80064c2:	f000 ff8f 	bl	80073e4 <RCCEx_PLL3_Config>
 80064c6:	4603      	mov	r3, r0
 80064c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80064cc:	e00a      	b.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80064ce:	2301      	movs	r3, #1
 80064d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80064d4:	e006      	b.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80064d6:	bf00      	nop
 80064d8:	e004      	b.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80064da:	bf00      	nop
 80064dc:	e002      	b.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80064de:	bf00      	nop
 80064e0:	e000      	b.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80064e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d10b      	bne.n	8006504 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80064ec:	4ba3      	ldr	r3, [pc, #652]	@ (800677c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80064ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064f0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80064f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064f8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80064fc:	4a9f      	ldr	r2, [pc, #636]	@ (800677c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80064fe:	430b      	orrs	r3, r1
 8006500:	6593      	str	r3, [r2, #88]	@ 0x58
 8006502:	e003      	b.n	800650c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006504:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006508:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800650c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006514:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006518:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800651c:	2300      	movs	r3, #0
 800651e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006522:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006526:	460b      	mov	r3, r1
 8006528:	4313      	orrs	r3, r2
 800652a:	d037      	beq.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800652c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006530:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006532:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006536:	d00e      	beq.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8006538:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800653c:	d816      	bhi.n	800656c <HAL_RCCEx_PeriphCLKConfig+0x700>
 800653e:	2b00      	cmp	r3, #0
 8006540:	d018      	beq.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8006542:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006546:	d111      	bne.n	800656c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006548:	4b8c      	ldr	r3, [pc, #560]	@ (800677c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800654a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800654c:	4a8b      	ldr	r2, [pc, #556]	@ (800677c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800654e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006552:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006554:	e00f      	b.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006556:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800655a:	3308      	adds	r3, #8
 800655c:	2101      	movs	r1, #1
 800655e:	4618      	mov	r0, r3
 8006560:	f000 fe8e 	bl	8007280 <RCCEx_PLL2_Config>
 8006564:	4603      	mov	r3, r0
 8006566:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800656a:	e004      	b.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006572:	e000      	b.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8006574:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006576:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800657a:	2b00      	cmp	r3, #0
 800657c:	d10a      	bne.n	8006594 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800657e:	4b7f      	ldr	r3, [pc, #508]	@ (800677c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006580:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006582:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006586:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800658a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800658c:	4a7b      	ldr	r2, [pc, #492]	@ (800677c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800658e:	430b      	orrs	r3, r1
 8006590:	6513      	str	r3, [r2, #80]	@ 0x50
 8006592:	e003      	b.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006594:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006598:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800659c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065a4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80065a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80065ac:	2300      	movs	r3, #0
 80065ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80065b2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80065b6:	460b      	mov	r3, r1
 80065b8:	4313      	orrs	r3, r2
 80065ba:	d039      	beq.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80065bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065c2:	2b03      	cmp	r3, #3
 80065c4:	d81c      	bhi.n	8006600 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80065c6:	a201      	add	r2, pc, #4	@ (adr r2, 80065cc <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80065c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065cc:	08006609 	.word	0x08006609
 80065d0:	080065dd 	.word	0x080065dd
 80065d4:	080065eb 	.word	0x080065eb
 80065d8:	08006609 	.word	0x08006609
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065dc:	4b67      	ldr	r3, [pc, #412]	@ (800677c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80065de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065e0:	4a66      	ldr	r2, [pc, #408]	@ (800677c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80065e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80065e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80065e8:	e00f      	b.n	800660a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80065ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065ee:	3308      	adds	r3, #8
 80065f0:	2102      	movs	r1, #2
 80065f2:	4618      	mov	r0, r3
 80065f4:	f000 fe44 	bl	8007280 <RCCEx_PLL2_Config>
 80065f8:	4603      	mov	r3, r0
 80065fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80065fe:	e004      	b.n	800660a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006600:	2301      	movs	r3, #1
 8006602:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006606:	e000      	b.n	800660a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8006608:	bf00      	nop
    }

    if (ret == HAL_OK)
 800660a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800660e:	2b00      	cmp	r3, #0
 8006610:	d10a      	bne.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006612:	4b5a      	ldr	r3, [pc, #360]	@ (800677c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006616:	f023 0103 	bic.w	r1, r3, #3
 800661a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800661e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006620:	4a56      	ldr	r2, [pc, #344]	@ (800677c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006622:	430b      	orrs	r3, r1
 8006624:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006626:	e003      	b.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006628:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800662c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006630:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006638:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800663c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006640:	2300      	movs	r3, #0
 8006642:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006646:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800664a:	460b      	mov	r3, r1
 800664c:	4313      	orrs	r3, r2
 800664e:	f000 809f 	beq.w	8006790 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006652:	4b4b      	ldr	r3, [pc, #300]	@ (8006780 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	4a4a      	ldr	r2, [pc, #296]	@ (8006780 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006658:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800665c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800665e:	f7fb fd05 	bl	800206c <HAL_GetTick>
 8006662:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006666:	e00b      	b.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006668:	f7fb fd00 	bl	800206c <HAL_GetTick>
 800666c:	4602      	mov	r2, r0
 800666e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006672:	1ad3      	subs	r3, r2, r3
 8006674:	2b64      	cmp	r3, #100	@ 0x64
 8006676:	d903      	bls.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8006678:	2303      	movs	r3, #3
 800667a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800667e:	e005      	b.n	800668c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006680:	4b3f      	ldr	r3, [pc, #252]	@ (8006780 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006688:	2b00      	cmp	r3, #0
 800668a:	d0ed      	beq.n	8006668 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800668c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006690:	2b00      	cmp	r3, #0
 8006692:	d179      	bne.n	8006788 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006694:	4b39      	ldr	r3, [pc, #228]	@ (800677c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006696:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006698:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800669c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80066a0:	4053      	eors	r3, r2
 80066a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d015      	beq.n	80066d6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80066aa:	4b34      	ldr	r3, [pc, #208]	@ (800677c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80066ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066b2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80066b6:	4b31      	ldr	r3, [pc, #196]	@ (800677c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80066b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066ba:	4a30      	ldr	r2, [pc, #192]	@ (800677c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80066bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80066c0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80066c2:	4b2e      	ldr	r3, [pc, #184]	@ (800677c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80066c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066c6:	4a2d      	ldr	r2, [pc, #180]	@ (800677c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80066c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80066cc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80066ce:	4a2b      	ldr	r2, [pc, #172]	@ (800677c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80066d0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80066d4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80066d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066da:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80066de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066e2:	d118      	bne.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066e4:	f7fb fcc2 	bl	800206c <HAL_GetTick>
 80066e8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80066ec:	e00d      	b.n	800670a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066ee:	f7fb fcbd 	bl	800206c <HAL_GetTick>
 80066f2:	4602      	mov	r2, r0
 80066f4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80066f8:	1ad2      	subs	r2, r2, r3
 80066fa:	f241 3388 	movw	r3, #5000	@ 0x1388
 80066fe:	429a      	cmp	r2, r3
 8006700:	d903      	bls.n	800670a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8006702:	2303      	movs	r3, #3
 8006704:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8006708:	e005      	b.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800670a:	4b1c      	ldr	r3, [pc, #112]	@ (800677c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800670c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800670e:	f003 0302 	and.w	r3, r3, #2
 8006712:	2b00      	cmp	r3, #0
 8006714:	d0eb      	beq.n	80066ee <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8006716:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800671a:	2b00      	cmp	r3, #0
 800671c:	d129      	bne.n	8006772 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800671e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006722:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006726:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800672a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800672e:	d10e      	bne.n	800674e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8006730:	4b12      	ldr	r3, [pc, #72]	@ (800677c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006732:	691b      	ldr	r3, [r3, #16]
 8006734:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006738:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800673c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006740:	091a      	lsrs	r2, r3, #4
 8006742:	4b10      	ldr	r3, [pc, #64]	@ (8006784 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8006744:	4013      	ands	r3, r2
 8006746:	4a0d      	ldr	r2, [pc, #52]	@ (800677c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006748:	430b      	orrs	r3, r1
 800674a:	6113      	str	r3, [r2, #16]
 800674c:	e005      	b.n	800675a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800674e:	4b0b      	ldr	r3, [pc, #44]	@ (800677c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006750:	691b      	ldr	r3, [r3, #16]
 8006752:	4a0a      	ldr	r2, [pc, #40]	@ (800677c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006754:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006758:	6113      	str	r3, [r2, #16]
 800675a:	4b08      	ldr	r3, [pc, #32]	@ (800677c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800675c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800675e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006762:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006766:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800676a:	4a04      	ldr	r2, [pc, #16]	@ (800677c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800676c:	430b      	orrs	r3, r1
 800676e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006770:	e00e      	b.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006772:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006776:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800677a:	e009      	b.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800677c:	58024400 	.word	0x58024400
 8006780:	58024800 	.word	0x58024800
 8006784:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006788:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800678c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006790:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006798:	f002 0301 	and.w	r3, r2, #1
 800679c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80067a0:	2300      	movs	r3, #0
 80067a2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80067a6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80067aa:	460b      	mov	r3, r1
 80067ac:	4313      	orrs	r3, r2
 80067ae:	f000 8089 	beq.w	80068c4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80067b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80067b8:	2b28      	cmp	r3, #40	@ 0x28
 80067ba:	d86b      	bhi.n	8006894 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80067bc:	a201      	add	r2, pc, #4	@ (adr r2, 80067c4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80067be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067c2:	bf00      	nop
 80067c4:	0800689d 	.word	0x0800689d
 80067c8:	08006895 	.word	0x08006895
 80067cc:	08006895 	.word	0x08006895
 80067d0:	08006895 	.word	0x08006895
 80067d4:	08006895 	.word	0x08006895
 80067d8:	08006895 	.word	0x08006895
 80067dc:	08006895 	.word	0x08006895
 80067e0:	08006895 	.word	0x08006895
 80067e4:	08006869 	.word	0x08006869
 80067e8:	08006895 	.word	0x08006895
 80067ec:	08006895 	.word	0x08006895
 80067f0:	08006895 	.word	0x08006895
 80067f4:	08006895 	.word	0x08006895
 80067f8:	08006895 	.word	0x08006895
 80067fc:	08006895 	.word	0x08006895
 8006800:	08006895 	.word	0x08006895
 8006804:	0800687f 	.word	0x0800687f
 8006808:	08006895 	.word	0x08006895
 800680c:	08006895 	.word	0x08006895
 8006810:	08006895 	.word	0x08006895
 8006814:	08006895 	.word	0x08006895
 8006818:	08006895 	.word	0x08006895
 800681c:	08006895 	.word	0x08006895
 8006820:	08006895 	.word	0x08006895
 8006824:	0800689d 	.word	0x0800689d
 8006828:	08006895 	.word	0x08006895
 800682c:	08006895 	.word	0x08006895
 8006830:	08006895 	.word	0x08006895
 8006834:	08006895 	.word	0x08006895
 8006838:	08006895 	.word	0x08006895
 800683c:	08006895 	.word	0x08006895
 8006840:	08006895 	.word	0x08006895
 8006844:	0800689d 	.word	0x0800689d
 8006848:	08006895 	.word	0x08006895
 800684c:	08006895 	.word	0x08006895
 8006850:	08006895 	.word	0x08006895
 8006854:	08006895 	.word	0x08006895
 8006858:	08006895 	.word	0x08006895
 800685c:	08006895 	.word	0x08006895
 8006860:	08006895 	.word	0x08006895
 8006864:	0800689d 	.word	0x0800689d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006868:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800686c:	3308      	adds	r3, #8
 800686e:	2101      	movs	r1, #1
 8006870:	4618      	mov	r0, r3
 8006872:	f000 fd05 	bl	8007280 <RCCEx_PLL2_Config>
 8006876:	4603      	mov	r3, r0
 8006878:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800687c:	e00f      	b.n	800689e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800687e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006882:	3328      	adds	r3, #40	@ 0x28
 8006884:	2101      	movs	r1, #1
 8006886:	4618      	mov	r0, r3
 8006888:	f000 fdac 	bl	80073e4 <RCCEx_PLL3_Config>
 800688c:	4603      	mov	r3, r0
 800688e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006892:	e004      	b.n	800689e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006894:	2301      	movs	r3, #1
 8006896:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800689a:	e000      	b.n	800689e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800689c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800689e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d10a      	bne.n	80068bc <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80068a6:	4bbf      	ldr	r3, [pc, #764]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80068a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068aa:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80068ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80068b4:	4abb      	ldr	r2, [pc, #748]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80068b6:	430b      	orrs	r3, r1
 80068b8:	6553      	str	r3, [r2, #84]	@ 0x54
 80068ba:	e003      	b.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80068c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068cc:	f002 0302 	and.w	r3, r2, #2
 80068d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80068d4:	2300      	movs	r3, #0
 80068d6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80068da:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80068de:	460b      	mov	r3, r1
 80068e0:	4313      	orrs	r3, r2
 80068e2:	d041      	beq.n	8006968 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80068e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80068ea:	2b05      	cmp	r3, #5
 80068ec:	d824      	bhi.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80068ee:	a201      	add	r2, pc, #4	@ (adr r2, 80068f4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80068f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068f4:	08006941 	.word	0x08006941
 80068f8:	0800690d 	.word	0x0800690d
 80068fc:	08006923 	.word	0x08006923
 8006900:	08006941 	.word	0x08006941
 8006904:	08006941 	.word	0x08006941
 8006908:	08006941 	.word	0x08006941
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800690c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006910:	3308      	adds	r3, #8
 8006912:	2101      	movs	r1, #1
 8006914:	4618      	mov	r0, r3
 8006916:	f000 fcb3 	bl	8007280 <RCCEx_PLL2_Config>
 800691a:	4603      	mov	r3, r0
 800691c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006920:	e00f      	b.n	8006942 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006926:	3328      	adds	r3, #40	@ 0x28
 8006928:	2101      	movs	r1, #1
 800692a:	4618      	mov	r0, r3
 800692c:	f000 fd5a 	bl	80073e4 <RCCEx_PLL3_Config>
 8006930:	4603      	mov	r3, r0
 8006932:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006936:	e004      	b.n	8006942 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006938:	2301      	movs	r3, #1
 800693a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800693e:	e000      	b.n	8006942 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8006940:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006942:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006946:	2b00      	cmp	r3, #0
 8006948:	d10a      	bne.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800694a:	4b96      	ldr	r3, [pc, #600]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800694c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800694e:	f023 0107 	bic.w	r1, r3, #7
 8006952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006956:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006958:	4a92      	ldr	r2, [pc, #584]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800695a:	430b      	orrs	r3, r1
 800695c:	6553      	str	r3, [r2, #84]	@ 0x54
 800695e:	e003      	b.n	8006968 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006960:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006964:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006968:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800696c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006970:	f002 0304 	and.w	r3, r2, #4
 8006974:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006978:	2300      	movs	r3, #0
 800697a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800697e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006982:	460b      	mov	r3, r1
 8006984:	4313      	orrs	r3, r2
 8006986:	d044      	beq.n	8006a12 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006988:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800698c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006990:	2b05      	cmp	r3, #5
 8006992:	d825      	bhi.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8006994:	a201      	add	r2, pc, #4	@ (adr r2, 800699c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8006996:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800699a:	bf00      	nop
 800699c:	080069e9 	.word	0x080069e9
 80069a0:	080069b5 	.word	0x080069b5
 80069a4:	080069cb 	.word	0x080069cb
 80069a8:	080069e9 	.word	0x080069e9
 80069ac:	080069e9 	.word	0x080069e9
 80069b0:	080069e9 	.word	0x080069e9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80069b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069b8:	3308      	adds	r3, #8
 80069ba:	2101      	movs	r1, #1
 80069bc:	4618      	mov	r0, r3
 80069be:	f000 fc5f 	bl	8007280 <RCCEx_PLL2_Config>
 80069c2:	4603      	mov	r3, r0
 80069c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80069c8:	e00f      	b.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80069ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069ce:	3328      	adds	r3, #40	@ 0x28
 80069d0:	2101      	movs	r1, #1
 80069d2:	4618      	mov	r0, r3
 80069d4:	f000 fd06 	bl	80073e4 <RCCEx_PLL3_Config>
 80069d8:	4603      	mov	r3, r0
 80069da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80069de:	e004      	b.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80069e6:	e000      	b.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80069e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d10b      	bne.n	8006a0a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80069f2:	4b6c      	ldr	r3, [pc, #432]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80069f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069f6:	f023 0107 	bic.w	r1, r3, #7
 80069fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a02:	4a68      	ldr	r2, [pc, #416]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006a04:	430b      	orrs	r3, r1
 8006a06:	6593      	str	r3, [r2, #88]	@ 0x58
 8006a08:	e003      	b.n	8006a12 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006a12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a1a:	f002 0320 	and.w	r3, r2, #32
 8006a1e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006a22:	2300      	movs	r3, #0
 8006a24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006a28:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006a2c:	460b      	mov	r3, r1
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	d055      	beq.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006a32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006a3e:	d033      	beq.n	8006aa8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8006a40:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006a44:	d82c      	bhi.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006a46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a4a:	d02f      	beq.n	8006aac <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8006a4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a50:	d826      	bhi.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006a52:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006a56:	d02b      	beq.n	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8006a58:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006a5c:	d820      	bhi.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006a5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a62:	d012      	beq.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8006a64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a68:	d81a      	bhi.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d022      	beq.n	8006ab4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8006a6e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006a72:	d115      	bne.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a78:	3308      	adds	r3, #8
 8006a7a:	2100      	movs	r1, #0
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	f000 fbff 	bl	8007280 <RCCEx_PLL2_Config>
 8006a82:	4603      	mov	r3, r0
 8006a84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006a88:	e015      	b.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006a8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a8e:	3328      	adds	r3, #40	@ 0x28
 8006a90:	2102      	movs	r1, #2
 8006a92:	4618      	mov	r0, r3
 8006a94:	f000 fca6 	bl	80073e4 <RCCEx_PLL3_Config>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006a9e:	e00a      	b.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006aa0:	2301      	movs	r3, #1
 8006aa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006aa6:	e006      	b.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006aa8:	bf00      	nop
 8006aaa:	e004      	b.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006aac:	bf00      	nop
 8006aae:	e002      	b.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006ab0:	bf00      	nop
 8006ab2:	e000      	b.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006ab4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ab6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d10b      	bne.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006abe:	4b39      	ldr	r3, [pc, #228]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006ac0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ac2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006ac6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ace:	4a35      	ldr	r2, [pc, #212]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006ad0:	430b      	orrs	r3, r1
 8006ad2:	6553      	str	r3, [r2, #84]	@ 0x54
 8006ad4:	e003      	b.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ad6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ada:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006ade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006aea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006aee:	2300      	movs	r3, #0
 8006af0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006af4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006af8:	460b      	mov	r3, r1
 8006afa:	4313      	orrs	r3, r2
 8006afc:	d058      	beq.n	8006bb0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006afe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b02:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006b06:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006b0a:	d033      	beq.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8006b0c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006b10:	d82c      	bhi.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006b12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b16:	d02f      	beq.n	8006b78 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8006b18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b1c:	d826      	bhi.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006b1e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006b22:	d02b      	beq.n	8006b7c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8006b24:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006b28:	d820      	bhi.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006b2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b2e:	d012      	beq.n	8006b56 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8006b30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b34:	d81a      	bhi.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d022      	beq.n	8006b80 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8006b3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b3e:	d115      	bne.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006b40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b44:	3308      	adds	r3, #8
 8006b46:	2100      	movs	r1, #0
 8006b48:	4618      	mov	r0, r3
 8006b4a:	f000 fb99 	bl	8007280 <RCCEx_PLL2_Config>
 8006b4e:	4603      	mov	r3, r0
 8006b50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006b54:	e015      	b.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006b56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b5a:	3328      	adds	r3, #40	@ 0x28
 8006b5c:	2102      	movs	r1, #2
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f000 fc40 	bl	80073e4 <RCCEx_PLL3_Config>
 8006b64:	4603      	mov	r3, r0
 8006b66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006b6a:	e00a      	b.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006b72:	e006      	b.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006b74:	bf00      	nop
 8006b76:	e004      	b.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006b78:	bf00      	nop
 8006b7a:	e002      	b.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006b7c:	bf00      	nop
 8006b7e:	e000      	b.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006b80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d10e      	bne.n	8006ba8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006b8a:	4b06      	ldr	r3, [pc, #24]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006b8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b8e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8006b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b96:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006b9a:	4a02      	ldr	r2, [pc, #8]	@ (8006ba4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006b9c:	430b      	orrs	r3, r1
 8006b9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006ba0:	e006      	b.n	8006bb0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8006ba2:	bf00      	nop
 8006ba4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ba8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006bac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006bb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bb8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006bbc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006bc6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8006bca:	460b      	mov	r3, r1
 8006bcc:	4313      	orrs	r3, r2
 8006bce:	d055      	beq.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006bd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bd4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006bd8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006bdc:	d033      	beq.n	8006c46 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8006bde:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006be2:	d82c      	bhi.n	8006c3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006be4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006be8:	d02f      	beq.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8006bea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006bee:	d826      	bhi.n	8006c3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006bf0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006bf4:	d02b      	beq.n	8006c4e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8006bf6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006bfa:	d820      	bhi.n	8006c3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006bfc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006c00:	d012      	beq.n	8006c28 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8006c02:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006c06:	d81a      	bhi.n	8006c3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d022      	beq.n	8006c52 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8006c0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c10:	d115      	bne.n	8006c3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006c12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c16:	3308      	adds	r3, #8
 8006c18:	2100      	movs	r1, #0
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	f000 fb30 	bl	8007280 <RCCEx_PLL2_Config>
 8006c20:	4603      	mov	r3, r0
 8006c22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006c26:	e015      	b.n	8006c54 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006c28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c2c:	3328      	adds	r3, #40	@ 0x28
 8006c2e:	2102      	movs	r1, #2
 8006c30:	4618      	mov	r0, r3
 8006c32:	f000 fbd7 	bl	80073e4 <RCCEx_PLL3_Config>
 8006c36:	4603      	mov	r3, r0
 8006c38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006c3c:	e00a      	b.n	8006c54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006c44:	e006      	b.n	8006c54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006c46:	bf00      	nop
 8006c48:	e004      	b.n	8006c54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006c4a:	bf00      	nop
 8006c4c:	e002      	b.n	8006c54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006c4e:	bf00      	nop
 8006c50:	e000      	b.n	8006c54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006c52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d10b      	bne.n	8006c74 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006c5c:	4ba1      	ldr	r3, [pc, #644]	@ (8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006c5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c60:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8006c64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c68:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006c6c:	4a9d      	ldr	r2, [pc, #628]	@ (8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006c6e:	430b      	orrs	r3, r1
 8006c70:	6593      	str	r3, [r2, #88]	@ 0x58
 8006c72:	e003      	b.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006c7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c84:	f002 0308 	and.w	r3, r2, #8
 8006c88:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006c92:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006c96:	460b      	mov	r3, r1
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	d01e      	beq.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8006c9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ca0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ca4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ca8:	d10c      	bne.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006caa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cae:	3328      	adds	r3, #40	@ 0x28
 8006cb0:	2102      	movs	r1, #2
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	f000 fb96 	bl	80073e4 <RCCEx_PLL3_Config>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d002      	beq.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006cc4:	4b87      	ldr	r3, [pc, #540]	@ (8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006cc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cc8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006ccc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006cd4:	4a83      	ldr	r2, [pc, #524]	@ (8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006cd6:	430b      	orrs	r3, r1
 8006cd8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006cda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce2:	f002 0310 	and.w	r3, r2, #16
 8006ce6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006cea:	2300      	movs	r3, #0
 8006cec:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006cf0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006cf4:	460b      	mov	r3, r1
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	d01e      	beq.n	8006d38 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8006cfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cfe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006d02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d06:	d10c      	bne.n	8006d22 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006d08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d0c:	3328      	adds	r3, #40	@ 0x28
 8006d0e:	2102      	movs	r1, #2
 8006d10:	4618      	mov	r0, r3
 8006d12:	f000 fb67 	bl	80073e4 <RCCEx_PLL3_Config>
 8006d16:	4603      	mov	r3, r0
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d002      	beq.n	8006d22 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006d22:	4b70      	ldr	r3, [pc, #448]	@ (8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006d24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d26:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006d2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006d32:	4a6c      	ldr	r2, [pc, #432]	@ (8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006d34:	430b      	orrs	r3, r1
 8006d36:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006d38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d40:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006d44:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006d48:	2300      	movs	r3, #0
 8006d4a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006d4e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006d52:	460b      	mov	r3, r1
 8006d54:	4313      	orrs	r3, r2
 8006d56:	d03e      	beq.n	8006dd6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006d58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d5c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006d60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d64:	d022      	beq.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8006d66:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d6a:	d81b      	bhi.n	8006da4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d003      	beq.n	8006d78 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8006d70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d74:	d00b      	beq.n	8006d8e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8006d76:	e015      	b.n	8006da4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006d78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d7c:	3308      	adds	r3, #8
 8006d7e:	2100      	movs	r1, #0
 8006d80:	4618      	mov	r0, r3
 8006d82:	f000 fa7d 	bl	8007280 <RCCEx_PLL2_Config>
 8006d86:	4603      	mov	r3, r0
 8006d88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006d8c:	e00f      	b.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006d8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d92:	3328      	adds	r3, #40	@ 0x28
 8006d94:	2102      	movs	r1, #2
 8006d96:	4618      	mov	r0, r3
 8006d98:	f000 fb24 	bl	80073e4 <RCCEx_PLL3_Config>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006da2:	e004      	b.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006da4:	2301      	movs	r3, #1
 8006da6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006daa:	e000      	b.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8006dac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006dae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d10b      	bne.n	8006dce <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006db6:	4b4b      	ldr	r3, [pc, #300]	@ (8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dba:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006dbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dc2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006dc6:	4a47      	ldr	r2, [pc, #284]	@ (8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006dc8:	430b      	orrs	r3, r1
 8006dca:	6593      	str	r3, [r2, #88]	@ 0x58
 8006dcc:	e003      	b.n	8006dd6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006dd2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006dd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dde:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006de2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006de4:	2300      	movs	r3, #0
 8006de6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006de8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006dec:	460b      	mov	r3, r1
 8006dee:	4313      	orrs	r3, r2
 8006df0:	d03b      	beq.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8006df2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dfa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006dfe:	d01f      	beq.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8006e00:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006e04:	d818      	bhi.n	8006e38 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8006e06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006e0a:	d003      	beq.n	8006e14 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8006e0c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006e10:	d007      	beq.n	8006e22 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8006e12:	e011      	b.n	8006e38 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e14:	4b33      	ldr	r3, [pc, #204]	@ (8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e18:	4a32      	ldr	r2, [pc, #200]	@ (8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006e1a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e1e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006e20:	e00f      	b.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006e22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e26:	3328      	adds	r3, #40	@ 0x28
 8006e28:	2101      	movs	r1, #1
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	f000 fada 	bl	80073e4 <RCCEx_PLL3_Config>
 8006e30:	4603      	mov	r3, r0
 8006e32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8006e36:	e004      	b.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006e3e:	e000      	b.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8006e40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d10b      	bne.n	8006e62 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006e4a:	4b26      	ldr	r3, [pc, #152]	@ (8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006e4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e4e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006e52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e5a:	4a22      	ldr	r2, [pc, #136]	@ (8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006e5c:	430b      	orrs	r3, r1
 8006e5e:	6553      	str	r3, [r2, #84]	@ 0x54
 8006e60:	e003      	b.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e66:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006e6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e72:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006e76:	673b      	str	r3, [r7, #112]	@ 0x70
 8006e78:	2300      	movs	r3, #0
 8006e7a:	677b      	str	r3, [r7, #116]	@ 0x74
 8006e7c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006e80:	460b      	mov	r3, r1
 8006e82:	4313      	orrs	r3, r2
 8006e84:	d034      	beq.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8006e86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d003      	beq.n	8006e98 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8006e90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e94:	d007      	beq.n	8006ea6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8006e96:	e011      	b.n	8006ebc <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e98:	4b12      	ldr	r3, [pc, #72]	@ (8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e9c:	4a11      	ldr	r2, [pc, #68]	@ (8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006e9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ea2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006ea4:	e00e      	b.n	8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006ea6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006eaa:	3308      	adds	r3, #8
 8006eac:	2102      	movs	r1, #2
 8006eae:	4618      	mov	r0, r3
 8006eb0:	f000 f9e6 	bl	8007280 <RCCEx_PLL2_Config>
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006eba:	e003      	b.n	8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006ec2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ec4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d10d      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006ecc:	4b05      	ldr	r3, [pc, #20]	@ (8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006ece:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ed0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006ed4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ed8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006eda:	4a02      	ldr	r2, [pc, #8]	@ (8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006edc:	430b      	orrs	r3, r1
 8006ede:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006ee0:	e006      	b.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8006ee2:	bf00      	nop
 8006ee4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ee8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006eec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006ef0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ef8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006efc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006efe:	2300      	movs	r3, #0
 8006f00:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006f02:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006f06:	460b      	mov	r3, r1
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	d00c      	beq.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006f0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f10:	3328      	adds	r3, #40	@ 0x28
 8006f12:	2102      	movs	r1, #2
 8006f14:	4618      	mov	r0, r3
 8006f16:	f000 fa65 	bl	80073e4 <RCCEx_PLL3_Config>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d002      	beq.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8006f20:	2301      	movs	r3, #1
 8006f22:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006f26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f2e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006f32:	663b      	str	r3, [r7, #96]	@ 0x60
 8006f34:	2300      	movs	r3, #0
 8006f36:	667b      	str	r3, [r7, #100]	@ 0x64
 8006f38:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006f3c:	460b      	mov	r3, r1
 8006f3e:	4313      	orrs	r3, r2
 8006f40:	d038      	beq.n	8006fb4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8006f42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f4a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f4e:	d018      	beq.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8006f50:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f54:	d811      	bhi.n	8006f7a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006f56:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f5a:	d014      	beq.n	8006f86 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8006f5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f60:	d80b      	bhi.n	8006f7a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d011      	beq.n	8006f8a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8006f66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f6a:	d106      	bne.n	8006f7a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f6c:	4bc3      	ldr	r3, [pc, #780]	@ (800727c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f70:	4ac2      	ldr	r2, [pc, #776]	@ (800727c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006f72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006f76:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006f78:	e008      	b.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006f80:	e004      	b.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006f82:	bf00      	nop
 8006f84:	e002      	b.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006f86:	bf00      	nop
 8006f88:	e000      	b.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006f8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d10b      	bne.n	8006fac <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006f94:	4bb9      	ldr	r3, [pc, #740]	@ (800727c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006f96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f98:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006f9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006fa4:	4ab5      	ldr	r2, [pc, #724]	@ (800727c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006fa6:	430b      	orrs	r3, r1
 8006fa8:	6553      	str	r3, [r2, #84]	@ 0x54
 8006faa:	e003      	b.n	8006fb4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fb0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fbc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006fc0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006fc6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006fca:	460b      	mov	r3, r1
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	d009      	beq.n	8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006fd0:	4baa      	ldr	r3, [pc, #680]	@ (800727c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006fd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fd4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006fd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fde:	4aa7      	ldr	r2, [pc, #668]	@ (800727c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006fe0:	430b      	orrs	r3, r1
 8006fe2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006fe4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fec:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006ff0:	653b      	str	r3, [r7, #80]	@ 0x50
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	657b      	str	r3, [r7, #84]	@ 0x54
 8006ff6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006ffa:	460b      	mov	r3, r1
 8006ffc:	4313      	orrs	r3, r2
 8006ffe:	d00a      	beq.n	8007016 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007000:	4b9e      	ldr	r3, [pc, #632]	@ (800727c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007002:	691b      	ldr	r3, [r3, #16]
 8007004:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8007008:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800700c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007010:	4a9a      	ldr	r2, [pc, #616]	@ (800727c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007012:	430b      	orrs	r3, r1
 8007014:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007016:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800701a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800701e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007022:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007024:	2300      	movs	r3, #0
 8007026:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007028:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800702c:	460b      	mov	r3, r1
 800702e:	4313      	orrs	r3, r2
 8007030:	d009      	beq.n	8007046 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007032:	4b92      	ldr	r3, [pc, #584]	@ (800727c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007034:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007036:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800703a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800703e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007040:	4a8e      	ldr	r2, [pc, #568]	@ (800727c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007042:	430b      	orrs	r3, r1
 8007044:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007046:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800704a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800704e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007052:	643b      	str	r3, [r7, #64]	@ 0x40
 8007054:	2300      	movs	r3, #0
 8007056:	647b      	str	r3, [r7, #68]	@ 0x44
 8007058:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800705c:	460b      	mov	r3, r1
 800705e:	4313      	orrs	r3, r2
 8007060:	d00e      	beq.n	8007080 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007062:	4b86      	ldr	r3, [pc, #536]	@ (800727c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007064:	691b      	ldr	r3, [r3, #16]
 8007066:	4a85      	ldr	r2, [pc, #532]	@ (800727c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007068:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800706c:	6113      	str	r3, [r2, #16]
 800706e:	4b83      	ldr	r3, [pc, #524]	@ (800727c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007070:	6919      	ldr	r1, [r3, #16]
 8007072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007076:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800707a:	4a80      	ldr	r2, [pc, #512]	@ (800727c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800707c:	430b      	orrs	r3, r1
 800707e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007080:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007088:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800708c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800708e:	2300      	movs	r3, #0
 8007090:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007092:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007096:	460b      	mov	r3, r1
 8007098:	4313      	orrs	r3, r2
 800709a:	d009      	beq.n	80070b0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800709c:	4b77      	ldr	r3, [pc, #476]	@ (800727c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800709e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070a0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80070a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070aa:	4a74      	ldr	r2, [pc, #464]	@ (800727c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80070ac:	430b      	orrs	r3, r1
 80070ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80070b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070b8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80070bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80070be:	2300      	movs	r3, #0
 80070c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80070c2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80070c6:	460b      	mov	r3, r1
 80070c8:	4313      	orrs	r3, r2
 80070ca:	d00a      	beq.n	80070e2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80070cc:	4b6b      	ldr	r3, [pc, #428]	@ (800727c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80070ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070d0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80070d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070dc:	4a67      	ldr	r2, [pc, #412]	@ (800727c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80070de:	430b      	orrs	r3, r1
 80070e0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80070e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ea:	2100      	movs	r1, #0
 80070ec:	62b9      	str	r1, [r7, #40]	@ 0x28
 80070ee:	f003 0301 	and.w	r3, r3, #1
 80070f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80070f4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80070f8:	460b      	mov	r3, r1
 80070fa:	4313      	orrs	r3, r2
 80070fc:	d011      	beq.n	8007122 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80070fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007102:	3308      	adds	r3, #8
 8007104:	2100      	movs	r1, #0
 8007106:	4618      	mov	r0, r3
 8007108:	f000 f8ba 	bl	8007280 <RCCEx_PLL2_Config>
 800710c:	4603      	mov	r3, r0
 800710e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007112:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007116:	2b00      	cmp	r3, #0
 8007118:	d003      	beq.n	8007122 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800711a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800711e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800712a:	2100      	movs	r1, #0
 800712c:	6239      	str	r1, [r7, #32]
 800712e:	f003 0302 	and.w	r3, r3, #2
 8007132:	627b      	str	r3, [r7, #36]	@ 0x24
 8007134:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007138:	460b      	mov	r3, r1
 800713a:	4313      	orrs	r3, r2
 800713c:	d011      	beq.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800713e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007142:	3308      	adds	r3, #8
 8007144:	2101      	movs	r1, #1
 8007146:	4618      	mov	r0, r3
 8007148:	f000 f89a 	bl	8007280 <RCCEx_PLL2_Config>
 800714c:	4603      	mov	r3, r0
 800714e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007152:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007156:	2b00      	cmp	r3, #0
 8007158:	d003      	beq.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800715a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800715e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007162:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800716a:	2100      	movs	r1, #0
 800716c:	61b9      	str	r1, [r7, #24]
 800716e:	f003 0304 	and.w	r3, r3, #4
 8007172:	61fb      	str	r3, [r7, #28]
 8007174:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007178:	460b      	mov	r3, r1
 800717a:	4313      	orrs	r3, r2
 800717c:	d011      	beq.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800717e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007182:	3308      	adds	r3, #8
 8007184:	2102      	movs	r1, #2
 8007186:	4618      	mov	r0, r3
 8007188:	f000 f87a 	bl	8007280 <RCCEx_PLL2_Config>
 800718c:	4603      	mov	r3, r0
 800718e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007192:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007196:	2b00      	cmp	r3, #0
 8007198:	d003      	beq.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800719a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800719e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80071a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071aa:	2100      	movs	r1, #0
 80071ac:	6139      	str	r1, [r7, #16]
 80071ae:	f003 0308 	and.w	r3, r3, #8
 80071b2:	617b      	str	r3, [r7, #20]
 80071b4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80071b8:	460b      	mov	r3, r1
 80071ba:	4313      	orrs	r3, r2
 80071bc:	d011      	beq.n	80071e2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80071be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071c2:	3328      	adds	r3, #40	@ 0x28
 80071c4:	2100      	movs	r1, #0
 80071c6:	4618      	mov	r0, r3
 80071c8:	f000 f90c 	bl	80073e4 <RCCEx_PLL3_Config>
 80071cc:	4603      	mov	r3, r0
 80071ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80071d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d003      	beq.n	80071e2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80071e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ea:	2100      	movs	r1, #0
 80071ec:	60b9      	str	r1, [r7, #8]
 80071ee:	f003 0310 	and.w	r3, r3, #16
 80071f2:	60fb      	str	r3, [r7, #12]
 80071f4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80071f8:	460b      	mov	r3, r1
 80071fa:	4313      	orrs	r3, r2
 80071fc:	d011      	beq.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80071fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007202:	3328      	adds	r3, #40	@ 0x28
 8007204:	2101      	movs	r1, #1
 8007206:	4618      	mov	r0, r3
 8007208:	f000 f8ec 	bl	80073e4 <RCCEx_PLL3_Config>
 800720c:	4603      	mov	r3, r0
 800720e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007212:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007216:	2b00      	cmp	r3, #0
 8007218:	d003      	beq.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800721a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800721e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007222:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800722a:	2100      	movs	r1, #0
 800722c:	6039      	str	r1, [r7, #0]
 800722e:	f003 0320 	and.w	r3, r3, #32
 8007232:	607b      	str	r3, [r7, #4]
 8007234:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007238:	460b      	mov	r3, r1
 800723a:	4313      	orrs	r3, r2
 800723c:	d011      	beq.n	8007262 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800723e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007242:	3328      	adds	r3, #40	@ 0x28
 8007244:	2102      	movs	r1, #2
 8007246:	4618      	mov	r0, r3
 8007248:	f000 f8cc 	bl	80073e4 <RCCEx_PLL3_Config>
 800724c:	4603      	mov	r3, r0
 800724e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007252:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007256:	2b00      	cmp	r3, #0
 8007258:	d003      	beq.n	8007262 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800725a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800725e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8007262:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8007266:	2b00      	cmp	r3, #0
 8007268:	d101      	bne.n	800726e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800726a:	2300      	movs	r3, #0
 800726c:	e000      	b.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800726e:	2301      	movs	r3, #1
}
 8007270:	4618      	mov	r0, r3
 8007272:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8007276:	46bd      	mov	sp, r7
 8007278:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800727c:	58024400 	.word	0x58024400

08007280 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b084      	sub	sp, #16
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
 8007288:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800728a:	2300      	movs	r3, #0
 800728c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800728e:	4b53      	ldr	r3, [pc, #332]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 8007290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007292:	f003 0303 	and.w	r3, r3, #3
 8007296:	2b03      	cmp	r3, #3
 8007298:	d101      	bne.n	800729e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800729a:	2301      	movs	r3, #1
 800729c:	e099      	b.n	80073d2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800729e:	4b4f      	ldr	r3, [pc, #316]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a4e      	ldr	r2, [pc, #312]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 80072a4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80072a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80072aa:	f7fa fedf 	bl	800206c <HAL_GetTick>
 80072ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80072b0:	e008      	b.n	80072c4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80072b2:	f7fa fedb 	bl	800206c <HAL_GetTick>
 80072b6:	4602      	mov	r2, r0
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	1ad3      	subs	r3, r2, r3
 80072bc:	2b02      	cmp	r3, #2
 80072be:	d901      	bls.n	80072c4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80072c0:	2303      	movs	r3, #3
 80072c2:	e086      	b.n	80073d2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80072c4:	4b45      	ldr	r3, [pc, #276]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d1f0      	bne.n	80072b2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80072d0:	4b42      	ldr	r3, [pc, #264]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 80072d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072d4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	031b      	lsls	r3, r3, #12
 80072de:	493f      	ldr	r1, [pc, #252]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 80072e0:	4313      	orrs	r3, r2
 80072e2:	628b      	str	r3, [r1, #40]	@ 0x28
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	685b      	ldr	r3, [r3, #4]
 80072e8:	3b01      	subs	r3, #1
 80072ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	689b      	ldr	r3, [r3, #8]
 80072f2:	3b01      	subs	r3, #1
 80072f4:	025b      	lsls	r3, r3, #9
 80072f6:	b29b      	uxth	r3, r3
 80072f8:	431a      	orrs	r2, r3
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	68db      	ldr	r3, [r3, #12]
 80072fe:	3b01      	subs	r3, #1
 8007300:	041b      	lsls	r3, r3, #16
 8007302:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007306:	431a      	orrs	r2, r3
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	691b      	ldr	r3, [r3, #16]
 800730c:	3b01      	subs	r3, #1
 800730e:	061b      	lsls	r3, r3, #24
 8007310:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007314:	4931      	ldr	r1, [pc, #196]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 8007316:	4313      	orrs	r3, r2
 8007318:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800731a:	4b30      	ldr	r3, [pc, #192]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 800731c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800731e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	695b      	ldr	r3, [r3, #20]
 8007326:	492d      	ldr	r1, [pc, #180]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 8007328:	4313      	orrs	r3, r2
 800732a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800732c:	4b2b      	ldr	r3, [pc, #172]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 800732e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007330:	f023 0220 	bic.w	r2, r3, #32
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	699b      	ldr	r3, [r3, #24]
 8007338:	4928      	ldr	r1, [pc, #160]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 800733a:	4313      	orrs	r3, r2
 800733c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800733e:	4b27      	ldr	r3, [pc, #156]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 8007340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007342:	4a26      	ldr	r2, [pc, #152]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 8007344:	f023 0310 	bic.w	r3, r3, #16
 8007348:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800734a:	4b24      	ldr	r3, [pc, #144]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 800734c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800734e:	4b24      	ldr	r3, [pc, #144]	@ (80073e0 <RCCEx_PLL2_Config+0x160>)
 8007350:	4013      	ands	r3, r2
 8007352:	687a      	ldr	r2, [r7, #4]
 8007354:	69d2      	ldr	r2, [r2, #28]
 8007356:	00d2      	lsls	r2, r2, #3
 8007358:	4920      	ldr	r1, [pc, #128]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 800735a:	4313      	orrs	r3, r2
 800735c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800735e:	4b1f      	ldr	r3, [pc, #124]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 8007360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007362:	4a1e      	ldr	r2, [pc, #120]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 8007364:	f043 0310 	orr.w	r3, r3, #16
 8007368:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d106      	bne.n	800737e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007370:	4b1a      	ldr	r3, [pc, #104]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 8007372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007374:	4a19      	ldr	r2, [pc, #100]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 8007376:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800737a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800737c:	e00f      	b.n	800739e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	2b01      	cmp	r3, #1
 8007382:	d106      	bne.n	8007392 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007384:	4b15      	ldr	r3, [pc, #84]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 8007386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007388:	4a14      	ldr	r2, [pc, #80]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 800738a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800738e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007390:	e005      	b.n	800739e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007392:	4b12      	ldr	r3, [pc, #72]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 8007394:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007396:	4a11      	ldr	r2, [pc, #68]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 8007398:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800739c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800739e:	4b0f      	ldr	r3, [pc, #60]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	4a0e      	ldr	r2, [pc, #56]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 80073a4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80073a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80073aa:	f7fa fe5f 	bl	800206c <HAL_GetTick>
 80073ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80073b0:	e008      	b.n	80073c4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80073b2:	f7fa fe5b 	bl	800206c <HAL_GetTick>
 80073b6:	4602      	mov	r2, r0
 80073b8:	68bb      	ldr	r3, [r7, #8]
 80073ba:	1ad3      	subs	r3, r2, r3
 80073bc:	2b02      	cmp	r3, #2
 80073be:	d901      	bls.n	80073c4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80073c0:	2303      	movs	r3, #3
 80073c2:	e006      	b.n	80073d2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80073c4:	4b05      	ldr	r3, [pc, #20]	@ (80073dc <RCCEx_PLL2_Config+0x15c>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d0f0      	beq.n	80073b2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80073d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80073d2:	4618      	mov	r0, r3
 80073d4:	3710      	adds	r7, #16
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bd80      	pop	{r7, pc}
 80073da:	bf00      	nop
 80073dc:	58024400 	.word	0x58024400
 80073e0:	ffff0007 	.word	0xffff0007

080073e4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b084      	sub	sp, #16
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
 80073ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80073ee:	2300      	movs	r3, #0
 80073f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80073f2:	4b53      	ldr	r3, [pc, #332]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 80073f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073f6:	f003 0303 	and.w	r3, r3, #3
 80073fa:	2b03      	cmp	r3, #3
 80073fc:	d101      	bne.n	8007402 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80073fe:	2301      	movs	r3, #1
 8007400:	e099      	b.n	8007536 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007402:	4b4f      	ldr	r3, [pc, #316]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	4a4e      	ldr	r2, [pc, #312]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 8007408:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800740c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800740e:	f7fa fe2d 	bl	800206c <HAL_GetTick>
 8007412:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007414:	e008      	b.n	8007428 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007416:	f7fa fe29 	bl	800206c <HAL_GetTick>
 800741a:	4602      	mov	r2, r0
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	1ad3      	subs	r3, r2, r3
 8007420:	2b02      	cmp	r3, #2
 8007422:	d901      	bls.n	8007428 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007424:	2303      	movs	r3, #3
 8007426:	e086      	b.n	8007536 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007428:	4b45      	ldr	r3, [pc, #276]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007430:	2b00      	cmp	r3, #0
 8007432:	d1f0      	bne.n	8007416 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007434:	4b42      	ldr	r3, [pc, #264]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 8007436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007438:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	051b      	lsls	r3, r3, #20
 8007442:	493f      	ldr	r1, [pc, #252]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 8007444:	4313      	orrs	r3, r2
 8007446:	628b      	str	r3, [r1, #40]	@ 0x28
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	685b      	ldr	r3, [r3, #4]
 800744c:	3b01      	subs	r3, #1
 800744e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	3b01      	subs	r3, #1
 8007458:	025b      	lsls	r3, r3, #9
 800745a:	b29b      	uxth	r3, r3
 800745c:	431a      	orrs	r2, r3
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	68db      	ldr	r3, [r3, #12]
 8007462:	3b01      	subs	r3, #1
 8007464:	041b      	lsls	r3, r3, #16
 8007466:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800746a:	431a      	orrs	r2, r3
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	691b      	ldr	r3, [r3, #16]
 8007470:	3b01      	subs	r3, #1
 8007472:	061b      	lsls	r3, r3, #24
 8007474:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007478:	4931      	ldr	r1, [pc, #196]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 800747a:	4313      	orrs	r3, r2
 800747c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800747e:	4b30      	ldr	r3, [pc, #192]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 8007480:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007482:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	695b      	ldr	r3, [r3, #20]
 800748a:	492d      	ldr	r1, [pc, #180]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 800748c:	4313      	orrs	r3, r2
 800748e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007490:	4b2b      	ldr	r3, [pc, #172]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 8007492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007494:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	699b      	ldr	r3, [r3, #24]
 800749c:	4928      	ldr	r1, [pc, #160]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 800749e:	4313      	orrs	r3, r2
 80074a0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80074a2:	4b27      	ldr	r3, [pc, #156]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 80074a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074a6:	4a26      	ldr	r2, [pc, #152]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 80074a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80074ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80074ae:	4b24      	ldr	r3, [pc, #144]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 80074b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80074b2:	4b24      	ldr	r3, [pc, #144]	@ (8007544 <RCCEx_PLL3_Config+0x160>)
 80074b4:	4013      	ands	r3, r2
 80074b6:	687a      	ldr	r2, [r7, #4]
 80074b8:	69d2      	ldr	r2, [r2, #28]
 80074ba:	00d2      	lsls	r2, r2, #3
 80074bc:	4920      	ldr	r1, [pc, #128]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 80074be:	4313      	orrs	r3, r2
 80074c0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80074c2:	4b1f      	ldr	r3, [pc, #124]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 80074c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074c6:	4a1e      	ldr	r2, [pc, #120]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 80074c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80074cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d106      	bne.n	80074e2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80074d4:	4b1a      	ldr	r3, [pc, #104]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 80074d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074d8:	4a19      	ldr	r2, [pc, #100]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 80074da:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80074de:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80074e0:	e00f      	b.n	8007502 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	2b01      	cmp	r3, #1
 80074e6:	d106      	bne.n	80074f6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80074e8:	4b15      	ldr	r3, [pc, #84]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 80074ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074ec:	4a14      	ldr	r2, [pc, #80]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 80074ee:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80074f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80074f4:	e005      	b.n	8007502 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80074f6:	4b12      	ldr	r3, [pc, #72]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 80074f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074fa:	4a11      	ldr	r2, [pc, #68]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 80074fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007500:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007502:	4b0f      	ldr	r3, [pc, #60]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	4a0e      	ldr	r2, [pc, #56]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 8007508:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800750c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800750e:	f7fa fdad 	bl	800206c <HAL_GetTick>
 8007512:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007514:	e008      	b.n	8007528 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007516:	f7fa fda9 	bl	800206c <HAL_GetTick>
 800751a:	4602      	mov	r2, r0
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	1ad3      	subs	r3, r2, r3
 8007520:	2b02      	cmp	r3, #2
 8007522:	d901      	bls.n	8007528 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007524:	2303      	movs	r3, #3
 8007526:	e006      	b.n	8007536 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007528:	4b05      	ldr	r3, [pc, #20]	@ (8007540 <RCCEx_PLL3_Config+0x15c>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007530:	2b00      	cmp	r3, #0
 8007532:	d0f0      	beq.n	8007516 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007534:	7bfb      	ldrb	r3, [r7, #15]
}
 8007536:	4618      	mov	r0, r3
 8007538:	3710      	adds	r7, #16
 800753a:	46bd      	mov	sp, r7
 800753c:	bd80      	pop	{r7, pc}
 800753e:	bf00      	nop
 8007540:	58024400 	.word	0x58024400
 8007544:	ffff0007 	.word	0xffff0007

08007548 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b084      	sub	sp, #16
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d101      	bne.n	800755a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007556:	2301      	movs	r3, #1
 8007558:	e10f      	b.n	800777a <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2200      	movs	r2, #0
 800755e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4a87      	ldr	r2, [pc, #540]	@ (8007784 <HAL_SPI_Init+0x23c>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d00f      	beq.n	800758a <HAL_SPI_Init+0x42>
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4a86      	ldr	r2, [pc, #536]	@ (8007788 <HAL_SPI_Init+0x240>)
 8007570:	4293      	cmp	r3, r2
 8007572:	d00a      	beq.n	800758a <HAL_SPI_Init+0x42>
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	4a84      	ldr	r2, [pc, #528]	@ (800778c <HAL_SPI_Init+0x244>)
 800757a:	4293      	cmp	r3, r2
 800757c:	d005      	beq.n	800758a <HAL_SPI_Init+0x42>
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	68db      	ldr	r3, [r3, #12]
 8007582:	2b0f      	cmp	r3, #15
 8007584:	d901      	bls.n	800758a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8007586:	2301      	movs	r3, #1
 8007588:	e0f7      	b.n	800777a <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f000 fe2e 	bl	80081ec <SPI_GetPacketSize>
 8007590:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	4a7b      	ldr	r2, [pc, #492]	@ (8007784 <HAL_SPI_Init+0x23c>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d00c      	beq.n	80075b6 <HAL_SPI_Init+0x6e>
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	4a79      	ldr	r2, [pc, #484]	@ (8007788 <HAL_SPI_Init+0x240>)
 80075a2:	4293      	cmp	r3, r2
 80075a4:	d007      	beq.n	80075b6 <HAL_SPI_Init+0x6e>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	4a78      	ldr	r2, [pc, #480]	@ (800778c <HAL_SPI_Init+0x244>)
 80075ac:	4293      	cmp	r3, r2
 80075ae:	d002      	beq.n	80075b6 <HAL_SPI_Init+0x6e>
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	2b08      	cmp	r3, #8
 80075b4:	d811      	bhi.n	80075da <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80075ba:	4a72      	ldr	r2, [pc, #456]	@ (8007784 <HAL_SPI_Init+0x23c>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	d009      	beq.n	80075d4 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	4a70      	ldr	r2, [pc, #448]	@ (8007788 <HAL_SPI_Init+0x240>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d004      	beq.n	80075d4 <HAL_SPI_Init+0x8c>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	4a6f      	ldr	r2, [pc, #444]	@ (800778c <HAL_SPI_Init+0x244>)
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d104      	bne.n	80075de <HAL_SPI_Init+0x96>
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	2b10      	cmp	r3, #16
 80075d8:	d901      	bls.n	80075de <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80075da:	2301      	movs	r3, #1
 80075dc:	e0cd      	b.n	800777a <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80075e4:	b2db      	uxtb	r3, r3
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d106      	bne.n	80075f8 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2200      	movs	r2, #0
 80075ee:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80075f2:	6878      	ldr	r0, [r7, #4]
 80075f4:	f7fa f84c 	bl	8001690 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2202      	movs	r2, #2
 80075fc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	681a      	ldr	r2, [r3, #0]
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f022 0201 	bic.w	r2, r2, #1
 800760e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	689b      	ldr	r3, [r3, #8]
 8007616:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800761a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	699b      	ldr	r3, [r3, #24]
 8007620:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007624:	d119      	bne.n	800765a <HAL_SPI_Init+0x112>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	685b      	ldr	r3, [r3, #4]
 800762a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800762e:	d103      	bne.n	8007638 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007634:	2b00      	cmp	r3, #0
 8007636:	d008      	beq.n	800764a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800763c:	2b00      	cmp	r3, #0
 800763e:	d10c      	bne.n	800765a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007644:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007648:	d107      	bne.n	800765a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	681a      	ldr	r2, [r3, #0]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007658:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007662:	2b00      	cmp	r3, #0
 8007664:	d00f      	beq.n	8007686 <HAL_SPI_Init+0x13e>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	68db      	ldr	r3, [r3, #12]
 800766a:	2b06      	cmp	r3, #6
 800766c:	d90b      	bls.n	8007686 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	430a      	orrs	r2, r1
 8007682:	601a      	str	r2, [r3, #0]
 8007684:	e007      	b.n	8007696 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	681a      	ldr	r2, [r3, #0]
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007694:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	69da      	ldr	r2, [r3, #28]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800769e:	431a      	orrs	r2, r3
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	431a      	orrs	r2, r3
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076a8:	ea42 0103 	orr.w	r1, r2, r3
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	68da      	ldr	r2, [r3, #12]
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	430a      	orrs	r2, r1
 80076b6:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076c0:	431a      	orrs	r2, r3
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076c6:	431a      	orrs	r2, r3
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	699b      	ldr	r3, [r3, #24]
 80076cc:	431a      	orrs	r2, r3
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	691b      	ldr	r3, [r3, #16]
 80076d2:	431a      	orrs	r2, r3
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	695b      	ldr	r3, [r3, #20]
 80076d8:	431a      	orrs	r2, r3
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6a1b      	ldr	r3, [r3, #32]
 80076de:	431a      	orrs	r2, r3
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	685b      	ldr	r3, [r3, #4]
 80076e4:	431a      	orrs	r2, r3
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076ea:	431a      	orrs	r2, r3
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	689b      	ldr	r3, [r3, #8]
 80076f0:	431a      	orrs	r2, r3
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076f6:	ea42 0103 	orr.w	r1, r2, r3
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	430a      	orrs	r2, r1
 8007704:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	685b      	ldr	r3, [r3, #4]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d113      	bne.n	8007736 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	689b      	ldr	r3, [r3, #8]
 8007714:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007720:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	689b      	ldr	r3, [r3, #8]
 8007728:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007734:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f022 0201 	bic.w	r2, r2, #1
 8007744:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	685b      	ldr	r3, [r3, #4]
 800774a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800774e:	2b00      	cmp	r3, #0
 8007750:	d00a      	beq.n	8007768 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	68db      	ldr	r3, [r3, #12]
 8007758:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	430a      	orrs	r2, r1
 8007766:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2200      	movs	r2, #0
 800776c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2201      	movs	r2, #1
 8007774:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8007778:	2300      	movs	r3, #0
}
 800777a:	4618      	mov	r0, r3
 800777c:	3710      	adds	r7, #16
 800777e:	46bd      	mov	sp, r7
 8007780:	bd80      	pop	{r7, pc}
 8007782:	bf00      	nop
 8007784:	40013000 	.word	0x40013000
 8007788:	40003800 	.word	0x40003800
 800778c:	40003c00 	.word	0x40003c00

08007790 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b088      	sub	sp, #32
 8007794:	af02      	add	r7, sp, #8
 8007796:	60f8      	str	r0, [r7, #12]
 8007798:	60b9      	str	r1, [r7, #8]
 800779a:	603b      	str	r3, [r7, #0]
 800779c:	4613      	mov	r3, r2
 800779e:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	3320      	adds	r3, #32
 80077a6:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80077a8:	f7fa fc60 	bl	800206c <HAL_GetTick>
 80077ac:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80077b4:	b2db      	uxtb	r3, r3
 80077b6:	2b01      	cmp	r3, #1
 80077b8:	d001      	beq.n	80077be <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 80077ba:	2302      	movs	r3, #2
 80077bc:	e1d1      	b.n	8007b62 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d002      	beq.n	80077ca <HAL_SPI_Transmit+0x3a>
 80077c4:	88fb      	ldrh	r3, [r7, #6]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d101      	bne.n	80077ce <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 80077ca:	2301      	movs	r3, #1
 80077cc:	e1c9      	b.n	8007b62 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80077d4:	2b01      	cmp	r3, #1
 80077d6:	d101      	bne.n	80077dc <HAL_SPI_Transmit+0x4c>
 80077d8:	2302      	movs	r3, #2
 80077da:	e1c2      	b.n	8007b62 <HAL_SPI_Transmit+0x3d2>
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2201      	movs	r2, #1
 80077e0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	2203      	movs	r2, #3
 80077e8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	2200      	movs	r2, #0
 80077f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	68ba      	ldr	r2, [r7, #8]
 80077f8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	88fa      	ldrh	r2, [r7, #6]
 80077fe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	88fa      	ldrh	r2, [r7, #6]
 8007806:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	2200      	movs	r2, #0
 800780e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2200      	movs	r2, #0
 8007814:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2200      	movs	r2, #0
 800781c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	2200      	movs	r2, #0
 8007824:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	2200      	movs	r2, #0
 800782a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	689b      	ldr	r3, [r3, #8]
 8007830:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8007834:	d108      	bne.n	8007848 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	681a      	ldr	r2, [r3, #0]
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007844:	601a      	str	r2, [r3, #0]
 8007846:	e009      	b.n	800785c <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	68db      	ldr	r3, [r3, #12]
 800784e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800785a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	685a      	ldr	r2, [r3, #4]
 8007862:	4b96      	ldr	r3, [pc, #600]	@ (8007abc <HAL_SPI_Transmit+0x32c>)
 8007864:	4013      	ands	r3, r2
 8007866:	88f9      	ldrh	r1, [r7, #6]
 8007868:	68fa      	ldr	r2, [r7, #12]
 800786a:	6812      	ldr	r2, [r2, #0]
 800786c:	430b      	orrs	r3, r1
 800786e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	681a      	ldr	r2, [r3, #0]
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f042 0201 	orr.w	r2, r2, #1
 800787e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007888:	d107      	bne.n	800789a <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	681a      	ldr	r2, [r3, #0]
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007898:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	68db      	ldr	r3, [r3, #12]
 800789e:	2b0f      	cmp	r3, #15
 80078a0:	d947      	bls.n	8007932 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80078a2:	e03f      	b.n	8007924 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	695b      	ldr	r3, [r3, #20]
 80078aa:	f003 0302 	and.w	r3, r3, #2
 80078ae:	2b02      	cmp	r3, #2
 80078b0:	d114      	bne.n	80078dc <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	6812      	ldr	r2, [r2, #0]
 80078bc:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078c2:	1d1a      	adds	r2, r3, #4
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80078ce:	b29b      	uxth	r3, r3
 80078d0:	3b01      	subs	r3, #1
 80078d2:	b29a      	uxth	r2, r3
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80078da:	e023      	b.n	8007924 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80078dc:	f7fa fbc6 	bl	800206c <HAL_GetTick>
 80078e0:	4602      	mov	r2, r0
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	1ad3      	subs	r3, r2, r3
 80078e6:	683a      	ldr	r2, [r7, #0]
 80078e8:	429a      	cmp	r2, r3
 80078ea:	d803      	bhi.n	80078f4 <HAL_SPI_Transmit+0x164>
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078f2:	d102      	bne.n	80078fa <HAL_SPI_Transmit+0x16a>
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d114      	bne.n	8007924 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80078fa:	68f8      	ldr	r0, [r7, #12]
 80078fc:	f000 fba8 	bl	8008050 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007906:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	2201      	movs	r2, #1
 8007914:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	2200      	movs	r2, #0
 800791c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8007920:	2303      	movs	r3, #3
 8007922:	e11e      	b.n	8007b62 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800792a:	b29b      	uxth	r3, r3
 800792c:	2b00      	cmp	r3, #0
 800792e:	d1b9      	bne.n	80078a4 <HAL_SPI_Transmit+0x114>
 8007930:	e0f1      	b.n	8007b16 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	68db      	ldr	r3, [r3, #12]
 8007936:	2b07      	cmp	r3, #7
 8007938:	f240 80e6 	bls.w	8007b08 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800793c:	e05d      	b.n	80079fa <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	695b      	ldr	r3, [r3, #20]
 8007944:	f003 0302 	and.w	r3, r3, #2
 8007948:	2b02      	cmp	r3, #2
 800794a:	d132      	bne.n	80079b2 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007952:	b29b      	uxth	r3, r3
 8007954:	2b01      	cmp	r3, #1
 8007956:	d918      	bls.n	800798a <HAL_SPI_Transmit+0x1fa>
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800795c:	2b00      	cmp	r3, #0
 800795e:	d014      	beq.n	800798a <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	6812      	ldr	r2, [r2, #0]
 800796a:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007970:	1d1a      	adds	r2, r3, #4
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800797c:	b29b      	uxth	r3, r3
 800797e:	3b02      	subs	r3, #2
 8007980:	b29a      	uxth	r2, r3
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8007988:	e037      	b.n	80079fa <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800798e:	881a      	ldrh	r2, [r3, #0]
 8007990:	697b      	ldr	r3, [r7, #20]
 8007992:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007998:	1c9a      	adds	r2, r3, #2
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80079a4:	b29b      	uxth	r3, r3
 80079a6:	3b01      	subs	r3, #1
 80079a8:	b29a      	uxth	r2, r3
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80079b0:	e023      	b.n	80079fa <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80079b2:	f7fa fb5b 	bl	800206c <HAL_GetTick>
 80079b6:	4602      	mov	r2, r0
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	1ad3      	subs	r3, r2, r3
 80079bc:	683a      	ldr	r2, [r7, #0]
 80079be:	429a      	cmp	r2, r3
 80079c0:	d803      	bhi.n	80079ca <HAL_SPI_Transmit+0x23a>
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079c8:	d102      	bne.n	80079d0 <HAL_SPI_Transmit+0x240>
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d114      	bne.n	80079fa <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80079d0:	68f8      	ldr	r0, [r7, #12]
 80079d2:	f000 fb3d 	bl	8008050 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80079dc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	2201      	movs	r2, #1
 80079ea:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	2200      	movs	r2, #0
 80079f2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80079f6:	2303      	movs	r3, #3
 80079f8:	e0b3      	b.n	8007b62 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007a00:	b29b      	uxth	r3, r3
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d19b      	bne.n	800793e <HAL_SPI_Transmit+0x1ae>
 8007a06:	e086      	b.n	8007b16 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	695b      	ldr	r3, [r3, #20]
 8007a0e:	f003 0302 	and.w	r3, r3, #2
 8007a12:	2b02      	cmp	r3, #2
 8007a14:	d154      	bne.n	8007ac0 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007a1c:	b29b      	uxth	r3, r3
 8007a1e:	2b03      	cmp	r3, #3
 8007a20:	d918      	bls.n	8007a54 <HAL_SPI_Transmit+0x2c4>
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a26:	2b40      	cmp	r3, #64	@ 0x40
 8007a28:	d914      	bls.n	8007a54 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	6812      	ldr	r2, [r2, #0]
 8007a34:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a3a:	1d1a      	adds	r2, r3, #4
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007a46:	b29b      	uxth	r3, r3
 8007a48:	3b04      	subs	r3, #4
 8007a4a:	b29a      	uxth	r2, r3
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8007a52:	e059      	b.n	8007b08 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007a5a:	b29b      	uxth	r3, r3
 8007a5c:	2b01      	cmp	r3, #1
 8007a5e:	d917      	bls.n	8007a90 <HAL_SPI_Transmit+0x300>
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d013      	beq.n	8007a90 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a6c:	881a      	ldrh	r2, [r3, #0]
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a76:	1c9a      	adds	r2, r3, #2
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007a82:	b29b      	uxth	r3, r3
 8007a84:	3b02      	subs	r3, #2
 8007a86:	b29a      	uxth	r2, r3
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8007a8e:	e03b      	b.n	8007b08 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	3320      	adds	r3, #32
 8007a9a:	7812      	ldrb	r2, [r2, #0]
 8007a9c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007aa2:	1c5a      	adds	r2, r3, #1
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007aae:	b29b      	uxth	r3, r3
 8007ab0:	3b01      	subs	r3, #1
 8007ab2:	b29a      	uxth	r2, r3
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8007aba:	e025      	b.n	8007b08 <HAL_SPI_Transmit+0x378>
 8007abc:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007ac0:	f7fa fad4 	bl	800206c <HAL_GetTick>
 8007ac4:	4602      	mov	r2, r0
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	1ad3      	subs	r3, r2, r3
 8007aca:	683a      	ldr	r2, [r7, #0]
 8007acc:	429a      	cmp	r2, r3
 8007ace:	d803      	bhi.n	8007ad8 <HAL_SPI_Transmit+0x348>
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ad6:	d102      	bne.n	8007ade <HAL_SPI_Transmit+0x34e>
 8007ad8:	683b      	ldr	r3, [r7, #0]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d114      	bne.n	8007b08 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007ade:	68f8      	ldr	r0, [r7, #12]
 8007ae0:	f000 fab6 	bl	8008050 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007aea:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2201      	movs	r2, #1
 8007af8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	2200      	movs	r2, #0
 8007b00:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8007b04:	2303      	movs	r3, #3
 8007b06:	e02c      	b.n	8007b62 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	f47f af79 	bne.w	8007a08 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8007b16:	693b      	ldr	r3, [r7, #16]
 8007b18:	9300      	str	r3, [sp, #0]
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	2108      	movs	r1, #8
 8007b20:	68f8      	ldr	r0, [r7, #12]
 8007b22:	f000 fb35 	bl	8008190 <SPI_WaitOnFlagUntilTimeout>
 8007b26:	4603      	mov	r3, r0
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d007      	beq.n	8007b3c <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b32:	f043 0220 	orr.w	r2, r3, #32
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8007b3c:	68f8      	ldr	r0, [r7, #12]
 8007b3e:	f000 fa87 	bl	8008050 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	2201      	movs	r2, #1
 8007b46:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d001      	beq.n	8007b60 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	e000      	b.n	8007b62 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8007b60:	2300      	movs	r3, #0
  }
}
 8007b62:	4618      	mov	r0, r3
 8007b64:	3718      	adds	r7, #24
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bd80      	pop	{r7, pc}
 8007b6a:	bf00      	nop

08007b6c <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b088      	sub	sp, #32
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	60f8      	str	r0, [r7, #12]
 8007b74:	60b9      	str	r1, [r7, #8]
 8007b76:	603b      	str	r3, [r7, #0]
 8007b78:	4613      	mov	r3, r2
 8007b7a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b80:	095b      	lsrs	r3, r3, #5
 8007b82:	b29b      	uxth	r3, r3
 8007b84:	3301      	adds	r3, #1
 8007b86:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	3330      	adds	r3, #48	@ 0x30
 8007b8e:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007b90:	f7fa fa6c 	bl	800206c <HAL_GetTick>
 8007b94:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007b9c:	b2db      	uxtb	r3, r3
 8007b9e:	2b01      	cmp	r3, #1
 8007ba0:	d001      	beq.n	8007ba6 <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 8007ba2:	2302      	movs	r3, #2
 8007ba4:	e250      	b.n	8008048 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 8007ba6:	68bb      	ldr	r3, [r7, #8]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d002      	beq.n	8007bb2 <HAL_SPI_Receive+0x46>
 8007bac:	88fb      	ldrh	r3, [r7, #6]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d101      	bne.n	8007bb6 <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	e248      	b.n	8008048 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8007bbc:	2b01      	cmp	r3, #1
 8007bbe:	d101      	bne.n	8007bc4 <HAL_SPI_Receive+0x58>
 8007bc0:	2302      	movs	r3, #2
 8007bc2:	e241      	b.n	8008048 <HAL_SPI_Receive+0x4dc>
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	2201      	movs	r2, #1
 8007bc8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	2204      	movs	r2, #4
 8007bd0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	68ba      	ldr	r2, [r7, #8]
 8007be0:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	88fa      	ldrh	r2, [r7, #6]
 8007be6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	88fa      	ldrh	r2, [r7, #6]
 8007bee:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	2200      	movs	r2, #0
 8007c04:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	2200      	movs	r2, #0
 8007c12:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	689b      	ldr	r3, [r3, #8]
 8007c18:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8007c1c:	d108      	bne.n	8007c30 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	681a      	ldr	r2, [r3, #0]
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007c2c:	601a      	str	r2, [r3, #0]
 8007c2e:	e009      	b.n	8007c44 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	68db      	ldr	r3, [r3, #12]
 8007c36:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8007c42:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	685a      	ldr	r2, [r3, #4]
 8007c4a:	4b95      	ldr	r3, [pc, #596]	@ (8007ea0 <HAL_SPI_Receive+0x334>)
 8007c4c:	4013      	ands	r3, r2
 8007c4e:	88f9      	ldrh	r1, [r7, #6]
 8007c50:	68fa      	ldr	r2, [r7, #12]
 8007c52:	6812      	ldr	r2, [r2, #0]
 8007c54:	430b      	orrs	r3, r1
 8007c56:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	681a      	ldr	r2, [r3, #0]
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f042 0201 	orr.w	r2, r2, #1
 8007c66:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	685b      	ldr	r3, [r3, #4]
 8007c6c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007c70:	d107      	bne.n	8007c82 <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	681a      	ldr	r2, [r3, #0]
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c80:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	68db      	ldr	r3, [r3, #12]
 8007c86:	2b0f      	cmp	r3, #15
 8007c88:	d96c      	bls.n	8007d64 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8007c8a:	e064      	b.n	8007d56 <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	695b      	ldr	r3, [r3, #20]
 8007c92:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	695b      	ldr	r3, [r3, #20]
 8007c9a:	f003 0301 	and.w	r3, r3, #1
 8007c9e:	2b01      	cmp	r3, #1
 8007ca0:	d114      	bne.n	8007ccc <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	681a      	ldr	r2, [r3, #0]
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007caa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007cac:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007cb2:	1d1a      	adds	r2, r3, #4
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007cbe:	b29b      	uxth	r3, r3
 8007cc0:	3b01      	subs	r3, #1
 8007cc2:	b29a      	uxth	r2, r3
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007cca:	e044      	b.n	8007d56 <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007cd2:	b29b      	uxth	r3, r3
 8007cd4:	8bfa      	ldrh	r2, [r7, #30]
 8007cd6:	429a      	cmp	r2, r3
 8007cd8:	d919      	bls.n	8007d0e <HAL_SPI_Receive+0x1a2>
 8007cda:	693b      	ldr	r3, [r7, #16]
 8007cdc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d014      	beq.n	8007d0e <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681a      	ldr	r2, [r3, #0]
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007cec:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007cee:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007cf4:	1d1a      	adds	r2, r3, #4
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007d00:	b29b      	uxth	r3, r3
 8007d02:	3b01      	subs	r3, #1
 8007d04:	b29a      	uxth	r2, r3
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007d0c:	e023      	b.n	8007d56 <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007d0e:	f7fa f9ad 	bl	800206c <HAL_GetTick>
 8007d12:	4602      	mov	r2, r0
 8007d14:	697b      	ldr	r3, [r7, #20]
 8007d16:	1ad3      	subs	r3, r2, r3
 8007d18:	683a      	ldr	r2, [r7, #0]
 8007d1a:	429a      	cmp	r2, r3
 8007d1c:	d803      	bhi.n	8007d26 <HAL_SPI_Receive+0x1ba>
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d24:	d102      	bne.n	8007d2c <HAL_SPI_Receive+0x1c0>
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d114      	bne.n	8007d56 <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007d2c:	68f8      	ldr	r0, [r7, #12]
 8007d2e:	f000 f98f 	bl	8008050 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d38:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2201      	movs	r2, #1
 8007d46:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8007d52:	2303      	movs	r3, #3
 8007d54:	e178      	b.n	8008048 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007d5c:	b29b      	uxth	r3, r3
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d194      	bne.n	8007c8c <HAL_SPI_Receive+0x120>
 8007d62:	e15e      	b.n	8008022 <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	68db      	ldr	r3, [r3, #12]
 8007d68:	2b07      	cmp	r3, #7
 8007d6a:	f240 8153 	bls.w	8008014 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8007d6e:	e08f      	b.n	8007e90 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	695b      	ldr	r3, [r3, #20]
 8007d76:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	695b      	ldr	r3, [r3, #20]
 8007d7e:	f003 0301 	and.w	r3, r3, #1
 8007d82:	2b01      	cmp	r3, #1
 8007d84:	d114      	bne.n	8007db0 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d8a:	69ba      	ldr	r2, [r7, #24]
 8007d8c:	8812      	ldrh	r2, [r2, #0]
 8007d8e:	b292      	uxth	r2, r2
 8007d90:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d96:	1c9a      	adds	r2, r3, #2
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007da2:	b29b      	uxth	r3, r3
 8007da4:	3b01      	subs	r3, #1
 8007da6:	b29a      	uxth	r2, r3
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007dae:	e06f      	b.n	8007e90 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007db6:	b29b      	uxth	r3, r3
 8007db8:	8bfa      	ldrh	r2, [r7, #30]
 8007dba:	429a      	cmp	r2, r3
 8007dbc:	d924      	bls.n	8007e08 <HAL_SPI_Receive+0x29c>
 8007dbe:	693b      	ldr	r3, [r7, #16]
 8007dc0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d01f      	beq.n	8007e08 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007dcc:	69ba      	ldr	r2, [r7, #24]
 8007dce:	8812      	ldrh	r2, [r2, #0]
 8007dd0:	b292      	uxth	r2, r2
 8007dd2:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007dd8:	1c9a      	adds	r2, r3, #2
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007de2:	69ba      	ldr	r2, [r7, #24]
 8007de4:	8812      	ldrh	r2, [r2, #0]
 8007de6:	b292      	uxth	r2, r2
 8007de8:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007dee:	1c9a      	adds	r2, r3, #2
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007dfa:	b29b      	uxth	r3, r3
 8007dfc:	3b02      	subs	r3, #2
 8007dfe:	b29a      	uxth	r2, r3
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007e06:	e043      	b.n	8007e90 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007e0e:	b29b      	uxth	r3, r3
 8007e10:	2b01      	cmp	r3, #1
 8007e12:	d119      	bne.n	8007e48 <HAL_SPI_Receive+0x2dc>
 8007e14:	693b      	ldr	r3, [r7, #16]
 8007e16:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d014      	beq.n	8007e48 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e22:	69ba      	ldr	r2, [r7, #24]
 8007e24:	8812      	ldrh	r2, [r2, #0]
 8007e26:	b292      	uxth	r2, r2
 8007e28:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e2e:	1c9a      	adds	r2, r3, #2
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007e3a:	b29b      	uxth	r3, r3
 8007e3c:	3b01      	subs	r3, #1
 8007e3e:	b29a      	uxth	r2, r3
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007e46:	e023      	b.n	8007e90 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007e48:	f7fa f910 	bl	800206c <HAL_GetTick>
 8007e4c:	4602      	mov	r2, r0
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	1ad3      	subs	r3, r2, r3
 8007e52:	683a      	ldr	r2, [r7, #0]
 8007e54:	429a      	cmp	r2, r3
 8007e56:	d803      	bhi.n	8007e60 <HAL_SPI_Receive+0x2f4>
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e5e:	d102      	bne.n	8007e66 <HAL_SPI_Receive+0x2fa>
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d114      	bne.n	8007e90 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007e66:	68f8      	ldr	r0, [r7, #12]
 8007e68:	f000 f8f2 	bl	8008050 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e72:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	2201      	movs	r2, #1
 8007e80:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	2200      	movs	r2, #0
 8007e88:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8007e8c:	2303      	movs	r3, #3
 8007e8e:	e0db      	b.n	8008048 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007e96:	b29b      	uxth	r3, r3
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	f47f af69 	bne.w	8007d70 <HAL_SPI_Receive+0x204>
 8007e9e:	e0c0      	b.n	8008022 <HAL_SPI_Receive+0x4b6>
 8007ea0:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	695b      	ldr	r3, [r3, #20]
 8007eaa:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	695b      	ldr	r3, [r3, #20]
 8007eb2:	f003 0301 	and.w	r3, r3, #1
 8007eb6:	2b01      	cmp	r3, #1
 8007eb8:	d117      	bne.n	8007eea <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007ec6:	7812      	ldrb	r2, [r2, #0]
 8007ec8:	b2d2      	uxtb	r2, r2
 8007eca:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007ed0:	1c5a      	adds	r2, r3, #1
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007edc:	b29b      	uxth	r3, r3
 8007ede:	3b01      	subs	r3, #1
 8007ee0:	b29a      	uxth	r2, r3
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007ee8:	e094      	b.n	8008014 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007ef0:	b29b      	uxth	r3, r3
 8007ef2:	8bfa      	ldrh	r2, [r7, #30]
 8007ef4:	429a      	cmp	r2, r3
 8007ef6:	d946      	bls.n	8007f86 <HAL_SPI_Receive+0x41a>
 8007ef8:	693b      	ldr	r3, [r7, #16]
 8007efa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d041      	beq.n	8007f86 <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f0e:	7812      	ldrb	r2, [r2, #0]
 8007f10:	b2d2      	uxtb	r2, r2
 8007f12:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f18:	1c5a      	adds	r2, r3, #1
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f2a:	7812      	ldrb	r2, [r2, #0]
 8007f2c:	b2d2      	uxtb	r2, r2
 8007f2e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f34:	1c5a      	adds	r2, r3, #1
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f46:	7812      	ldrb	r2, [r2, #0]
 8007f48:	b2d2      	uxtb	r2, r2
 8007f4a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f50:	1c5a      	adds	r2, r3, #1
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f62:	7812      	ldrb	r2, [r2, #0]
 8007f64:	b2d2      	uxtb	r2, r2
 8007f66:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f6c:	1c5a      	adds	r2, r3, #1
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007f78:	b29b      	uxth	r3, r3
 8007f7a:	3b04      	subs	r3, #4
 8007f7c:	b29a      	uxth	r2, r3
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007f84:	e046      	b.n	8008014 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007f8c:	b29b      	uxth	r3, r3
 8007f8e:	2b03      	cmp	r3, #3
 8007f90:	d81c      	bhi.n	8007fcc <HAL_SPI_Receive+0x460>
 8007f92:	693b      	ldr	r3, [r7, #16]
 8007f94:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d017      	beq.n	8007fcc <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007fa8:	7812      	ldrb	r2, [r2, #0]
 8007faa:	b2d2      	uxtb	r2, r2
 8007fac:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007fb2:	1c5a      	adds	r2, r3, #1
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007fbe:	b29b      	uxth	r3, r3
 8007fc0:	3b01      	subs	r3, #1
 8007fc2:	b29a      	uxth	r2, r3
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007fca:	e023      	b.n	8008014 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007fcc:	f7fa f84e 	bl	800206c <HAL_GetTick>
 8007fd0:	4602      	mov	r2, r0
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	1ad3      	subs	r3, r2, r3
 8007fd6:	683a      	ldr	r2, [r7, #0]
 8007fd8:	429a      	cmp	r2, r3
 8007fda:	d803      	bhi.n	8007fe4 <HAL_SPI_Receive+0x478>
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fe2:	d102      	bne.n	8007fea <HAL_SPI_Receive+0x47e>
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d114      	bne.n	8008014 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007fea:	68f8      	ldr	r0, [r7, #12]
 8007fec:	f000 f830 	bl	8008050 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007ff6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	2201      	movs	r2, #1
 8008004:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	2200      	movs	r2, #0
 800800c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8008010:	2303      	movs	r3, #3
 8008012:	e019      	b.n	8008048 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800801a:	b29b      	uxth	r3, r3
 800801c:	2b00      	cmp	r3, #0
 800801e:	f47f af41 	bne.w	8007ea4 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8008022:	68f8      	ldr	r0, [r7, #12]
 8008024:	f000 f814 	bl	8008050 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	2201      	movs	r2, #1
 800802c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	2200      	movs	r2, #0
 8008034:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800803e:	2b00      	cmp	r3, #0
 8008040:	d001      	beq.n	8008046 <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 8008042:	2301      	movs	r3, #1
 8008044:	e000      	b.n	8008048 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 8008046:	2300      	movs	r3, #0
  }
}
 8008048:	4618      	mov	r0, r3
 800804a:	3720      	adds	r7, #32
 800804c:	46bd      	mov	sp, r7
 800804e:	bd80      	pop	{r7, pc}

08008050 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8008050:	b480      	push	{r7}
 8008052:	b085      	sub	sp, #20
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	695b      	ldr	r3, [r3, #20]
 800805e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	699a      	ldr	r2, [r3, #24]
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f042 0208 	orr.w	r2, r2, #8
 800806e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	699a      	ldr	r2, [r3, #24]
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f042 0210 	orr.w	r2, r2, #16
 800807e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	681a      	ldr	r2, [r3, #0]
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f022 0201 	bic.w	r2, r2, #1
 800808e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	6919      	ldr	r1, [r3, #16]
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681a      	ldr	r2, [r3, #0]
 800809a:	4b3c      	ldr	r3, [pc, #240]	@ (800818c <SPI_CloseTransfer+0x13c>)
 800809c:	400b      	ands	r3, r1
 800809e:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	689a      	ldr	r2, [r3, #8]
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80080ae:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80080b6:	b2db      	uxtb	r3, r3
 80080b8:	2b04      	cmp	r3, #4
 80080ba:	d014      	beq.n	80080e6 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	f003 0320 	and.w	r3, r3, #32
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d00f      	beq.n	80080e6 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80080cc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	699a      	ldr	r2, [r3, #24]
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f042 0220 	orr.w	r2, r2, #32
 80080e4:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80080ec:	b2db      	uxtb	r3, r3
 80080ee:	2b03      	cmp	r3, #3
 80080f0:	d014      	beq.n	800811c <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d00f      	beq.n	800811c <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008102:	f043 0204 	orr.w	r2, r3, #4
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	699a      	ldr	r2, [r3, #24]
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800811a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008122:	2b00      	cmp	r3, #0
 8008124:	d00f      	beq.n	8008146 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800812c:	f043 0201 	orr.w	r2, r3, #1
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	699a      	ldr	r2, [r3, #24]
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008144:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800814c:	2b00      	cmp	r3, #0
 800814e:	d00f      	beq.n	8008170 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008156:	f043 0208 	orr.w	r2, r3, #8
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	699a      	ldr	r2, [r3, #24]
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800816e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2200      	movs	r2, #0
 8008174:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2200      	movs	r2, #0
 800817c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8008180:	bf00      	nop
 8008182:	3714      	adds	r7, #20
 8008184:	46bd      	mov	sp, r7
 8008186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818a:	4770      	bx	lr
 800818c:	fffffc90 	.word	0xfffffc90

08008190 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b084      	sub	sp, #16
 8008194:	af00      	add	r7, sp, #0
 8008196:	60f8      	str	r0, [r7, #12]
 8008198:	60b9      	str	r1, [r7, #8]
 800819a:	603b      	str	r3, [r7, #0]
 800819c:	4613      	mov	r3, r2
 800819e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80081a0:	e010      	b.n	80081c4 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80081a2:	f7f9 ff63 	bl	800206c <HAL_GetTick>
 80081a6:	4602      	mov	r2, r0
 80081a8:	69bb      	ldr	r3, [r7, #24]
 80081aa:	1ad3      	subs	r3, r2, r3
 80081ac:	683a      	ldr	r2, [r7, #0]
 80081ae:	429a      	cmp	r2, r3
 80081b0:	d803      	bhi.n	80081ba <SPI_WaitOnFlagUntilTimeout+0x2a>
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081b8:	d102      	bne.n	80081c0 <SPI_WaitOnFlagUntilTimeout+0x30>
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d101      	bne.n	80081c4 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 80081c0:	2303      	movs	r3, #3
 80081c2:	e00f      	b.n	80081e4 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	695a      	ldr	r2, [r3, #20]
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	4013      	ands	r3, r2
 80081ce:	68ba      	ldr	r2, [r7, #8]
 80081d0:	429a      	cmp	r2, r3
 80081d2:	bf0c      	ite	eq
 80081d4:	2301      	moveq	r3, #1
 80081d6:	2300      	movne	r3, #0
 80081d8:	b2db      	uxtb	r3, r3
 80081da:	461a      	mov	r2, r3
 80081dc:	79fb      	ldrb	r3, [r7, #7]
 80081de:	429a      	cmp	r2, r3
 80081e0:	d0df      	beq.n	80081a2 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 80081e2:	2300      	movs	r3, #0
}
 80081e4:	4618      	mov	r0, r3
 80081e6:	3710      	adds	r7, #16
 80081e8:	46bd      	mov	sp, r7
 80081ea:	bd80      	pop	{r7, pc}

080081ec <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80081ec:	b480      	push	{r7}
 80081ee:	b085      	sub	sp, #20
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081f8:	095b      	lsrs	r3, r3, #5
 80081fa:	3301      	adds	r3, #1
 80081fc:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	68db      	ldr	r3, [r3, #12]
 8008202:	3301      	adds	r3, #1
 8008204:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8008206:	68bb      	ldr	r3, [r7, #8]
 8008208:	3307      	adds	r3, #7
 800820a:	08db      	lsrs	r3, r3, #3
 800820c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	68fa      	ldr	r2, [r7, #12]
 8008212:	fb02 f303 	mul.w	r3, r2, r3
}
 8008216:	4618      	mov	r0, r3
 8008218:	3714      	adds	r7, #20
 800821a:	46bd      	mov	sp, r7
 800821c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008220:	4770      	bx	lr

08008222 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008222:	b580      	push	{r7, lr}
 8008224:	b082      	sub	sp, #8
 8008226:	af00      	add	r7, sp, #0
 8008228:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d101      	bne.n	8008234 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008230:	2301      	movs	r3, #1
 8008232:	e049      	b.n	80082c8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800823a:	b2db      	uxtb	r3, r3
 800823c:	2b00      	cmp	r3, #0
 800823e:	d106      	bne.n	800824e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2200      	movs	r2, #0
 8008244:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008248:	6878      	ldr	r0, [r7, #4]
 800824a:	f7f9 fdfb 	bl	8001e44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2202      	movs	r2, #2
 8008252:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681a      	ldr	r2, [r3, #0]
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	3304      	adds	r3, #4
 800825e:	4619      	mov	r1, r3
 8008260:	4610      	mov	r0, r2
 8008262:	f000 fd59 	bl	8008d18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2201      	movs	r2, #1
 800826a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2201      	movs	r2, #1
 8008272:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	2201      	movs	r2, #1
 800827a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2201      	movs	r2, #1
 8008282:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2201      	movs	r2, #1
 800828a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2201      	movs	r2, #1
 8008292:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2201      	movs	r2, #1
 800829a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2201      	movs	r2, #1
 80082a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2201      	movs	r2, #1
 80082aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2201      	movs	r2, #1
 80082b2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2201      	movs	r2, #1
 80082ba:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	2201      	movs	r2, #1
 80082c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80082c6:	2300      	movs	r3, #0
}
 80082c8:	4618      	mov	r0, r3
 80082ca:	3708      	adds	r7, #8
 80082cc:	46bd      	mov	sp, r7
 80082ce:	bd80      	pop	{r7, pc}

080082d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80082d0:	b480      	push	{r7}
 80082d2:	b085      	sub	sp, #20
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80082de:	b2db      	uxtb	r3, r3
 80082e0:	2b01      	cmp	r3, #1
 80082e2:	d001      	beq.n	80082e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80082e4:	2301      	movs	r3, #1
 80082e6:	e054      	b.n	8008392 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2202      	movs	r2, #2
 80082ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	68da      	ldr	r2, [r3, #12]
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f042 0201 	orr.w	r2, r2, #1
 80082fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	4a26      	ldr	r2, [pc, #152]	@ (80083a0 <HAL_TIM_Base_Start_IT+0xd0>)
 8008306:	4293      	cmp	r3, r2
 8008308:	d022      	beq.n	8008350 <HAL_TIM_Base_Start_IT+0x80>
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008312:	d01d      	beq.n	8008350 <HAL_TIM_Base_Start_IT+0x80>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a22      	ldr	r2, [pc, #136]	@ (80083a4 <HAL_TIM_Base_Start_IT+0xd4>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d018      	beq.n	8008350 <HAL_TIM_Base_Start_IT+0x80>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4a21      	ldr	r2, [pc, #132]	@ (80083a8 <HAL_TIM_Base_Start_IT+0xd8>)
 8008324:	4293      	cmp	r3, r2
 8008326:	d013      	beq.n	8008350 <HAL_TIM_Base_Start_IT+0x80>
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a1f      	ldr	r2, [pc, #124]	@ (80083ac <HAL_TIM_Base_Start_IT+0xdc>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d00e      	beq.n	8008350 <HAL_TIM_Base_Start_IT+0x80>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a1e      	ldr	r2, [pc, #120]	@ (80083b0 <HAL_TIM_Base_Start_IT+0xe0>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d009      	beq.n	8008350 <HAL_TIM_Base_Start_IT+0x80>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a1c      	ldr	r2, [pc, #112]	@ (80083b4 <HAL_TIM_Base_Start_IT+0xe4>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d004      	beq.n	8008350 <HAL_TIM_Base_Start_IT+0x80>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a1b      	ldr	r2, [pc, #108]	@ (80083b8 <HAL_TIM_Base_Start_IT+0xe8>)
 800834c:	4293      	cmp	r3, r2
 800834e:	d115      	bne.n	800837c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	689a      	ldr	r2, [r3, #8]
 8008356:	4b19      	ldr	r3, [pc, #100]	@ (80083bc <HAL_TIM_Base_Start_IT+0xec>)
 8008358:	4013      	ands	r3, r2
 800835a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	2b06      	cmp	r3, #6
 8008360:	d015      	beq.n	800838e <HAL_TIM_Base_Start_IT+0xbe>
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008368:	d011      	beq.n	800838e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	681a      	ldr	r2, [r3, #0]
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f042 0201 	orr.w	r2, r2, #1
 8008378:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800837a:	e008      	b.n	800838e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	681a      	ldr	r2, [r3, #0]
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f042 0201 	orr.w	r2, r2, #1
 800838a:	601a      	str	r2, [r3, #0]
 800838c:	e000      	b.n	8008390 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800838e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008390:	2300      	movs	r3, #0
}
 8008392:	4618      	mov	r0, r3
 8008394:	3714      	adds	r7, #20
 8008396:	46bd      	mov	sp, r7
 8008398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839c:	4770      	bx	lr
 800839e:	bf00      	nop
 80083a0:	40010000 	.word	0x40010000
 80083a4:	40000400 	.word	0x40000400
 80083a8:	40000800 	.word	0x40000800
 80083ac:	40000c00 	.word	0x40000c00
 80083b0:	40010400 	.word	0x40010400
 80083b4:	40001800 	.word	0x40001800
 80083b8:	40014000 	.word	0x40014000
 80083bc:	00010007 	.word	0x00010007

080083c0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b082      	sub	sp, #8
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d101      	bne.n	80083d2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80083ce:	2301      	movs	r3, #1
 80083d0:	e049      	b.n	8008466 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80083d8:	b2db      	uxtb	r3, r3
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d106      	bne.n	80083ec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2200      	movs	r2, #0
 80083e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80083e6:	6878      	ldr	r0, [r7, #4]
 80083e8:	f000 f841 	bl	800846e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2202      	movs	r2, #2
 80083f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681a      	ldr	r2, [r3, #0]
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	3304      	adds	r3, #4
 80083fc:	4619      	mov	r1, r3
 80083fe:	4610      	mov	r0, r2
 8008400:	f000 fc8a 	bl	8008d18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2201      	movs	r2, #1
 8008408:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2201      	movs	r2, #1
 8008410:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2201      	movs	r2, #1
 8008418:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2201      	movs	r2, #1
 8008420:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2201      	movs	r2, #1
 8008428:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2201      	movs	r2, #1
 8008430:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2201      	movs	r2, #1
 8008438:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2201      	movs	r2, #1
 8008440:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2201      	movs	r2, #1
 8008448:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2201      	movs	r2, #1
 8008450:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2201      	movs	r2, #1
 8008458:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2201      	movs	r2, #1
 8008460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008464:	2300      	movs	r3, #0
}
 8008466:	4618      	mov	r0, r3
 8008468:	3708      	adds	r7, #8
 800846a:	46bd      	mov	sp, r7
 800846c:	bd80      	pop	{r7, pc}

0800846e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800846e:	b480      	push	{r7}
 8008470:	b083      	sub	sp, #12
 8008472:	af00      	add	r7, sp, #0
 8008474:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008476:	bf00      	nop
 8008478:	370c      	adds	r7, #12
 800847a:	46bd      	mov	sp, r7
 800847c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008480:	4770      	bx	lr
	...

08008484 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b084      	sub	sp, #16
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
 800848c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d109      	bne.n	80084a8 <HAL_TIM_PWM_Start+0x24>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800849a:	b2db      	uxtb	r3, r3
 800849c:	2b01      	cmp	r3, #1
 800849e:	bf14      	ite	ne
 80084a0:	2301      	movne	r3, #1
 80084a2:	2300      	moveq	r3, #0
 80084a4:	b2db      	uxtb	r3, r3
 80084a6:	e03c      	b.n	8008522 <HAL_TIM_PWM_Start+0x9e>
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	2b04      	cmp	r3, #4
 80084ac:	d109      	bne.n	80084c2 <HAL_TIM_PWM_Start+0x3e>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	2b01      	cmp	r3, #1
 80084b8:	bf14      	ite	ne
 80084ba:	2301      	movne	r3, #1
 80084bc:	2300      	moveq	r3, #0
 80084be:	b2db      	uxtb	r3, r3
 80084c0:	e02f      	b.n	8008522 <HAL_TIM_PWM_Start+0x9e>
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	2b08      	cmp	r3, #8
 80084c6:	d109      	bne.n	80084dc <HAL_TIM_PWM_Start+0x58>
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80084ce:	b2db      	uxtb	r3, r3
 80084d0:	2b01      	cmp	r3, #1
 80084d2:	bf14      	ite	ne
 80084d4:	2301      	movne	r3, #1
 80084d6:	2300      	moveq	r3, #0
 80084d8:	b2db      	uxtb	r3, r3
 80084da:	e022      	b.n	8008522 <HAL_TIM_PWM_Start+0x9e>
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	2b0c      	cmp	r3, #12
 80084e0:	d109      	bne.n	80084f6 <HAL_TIM_PWM_Start+0x72>
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80084e8:	b2db      	uxtb	r3, r3
 80084ea:	2b01      	cmp	r3, #1
 80084ec:	bf14      	ite	ne
 80084ee:	2301      	movne	r3, #1
 80084f0:	2300      	moveq	r3, #0
 80084f2:	b2db      	uxtb	r3, r3
 80084f4:	e015      	b.n	8008522 <HAL_TIM_PWM_Start+0x9e>
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	2b10      	cmp	r3, #16
 80084fa:	d109      	bne.n	8008510 <HAL_TIM_PWM_Start+0x8c>
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008502:	b2db      	uxtb	r3, r3
 8008504:	2b01      	cmp	r3, #1
 8008506:	bf14      	ite	ne
 8008508:	2301      	movne	r3, #1
 800850a:	2300      	moveq	r3, #0
 800850c:	b2db      	uxtb	r3, r3
 800850e:	e008      	b.n	8008522 <HAL_TIM_PWM_Start+0x9e>
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008516:	b2db      	uxtb	r3, r3
 8008518:	2b01      	cmp	r3, #1
 800851a:	bf14      	ite	ne
 800851c:	2301      	movne	r3, #1
 800851e:	2300      	moveq	r3, #0
 8008520:	b2db      	uxtb	r3, r3
 8008522:	2b00      	cmp	r3, #0
 8008524:	d001      	beq.n	800852a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008526:	2301      	movs	r3, #1
 8008528:	e0a1      	b.n	800866e <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d104      	bne.n	800853a <HAL_TIM_PWM_Start+0xb6>
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2202      	movs	r2, #2
 8008534:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008538:	e023      	b.n	8008582 <HAL_TIM_PWM_Start+0xfe>
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	2b04      	cmp	r3, #4
 800853e:	d104      	bne.n	800854a <HAL_TIM_PWM_Start+0xc6>
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2202      	movs	r2, #2
 8008544:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008548:	e01b      	b.n	8008582 <HAL_TIM_PWM_Start+0xfe>
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	2b08      	cmp	r3, #8
 800854e:	d104      	bne.n	800855a <HAL_TIM_PWM_Start+0xd6>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2202      	movs	r2, #2
 8008554:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008558:	e013      	b.n	8008582 <HAL_TIM_PWM_Start+0xfe>
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	2b0c      	cmp	r3, #12
 800855e:	d104      	bne.n	800856a <HAL_TIM_PWM_Start+0xe6>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2202      	movs	r2, #2
 8008564:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008568:	e00b      	b.n	8008582 <HAL_TIM_PWM_Start+0xfe>
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	2b10      	cmp	r3, #16
 800856e:	d104      	bne.n	800857a <HAL_TIM_PWM_Start+0xf6>
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2202      	movs	r2, #2
 8008574:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008578:	e003      	b.n	8008582 <HAL_TIM_PWM_Start+0xfe>
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	2202      	movs	r2, #2
 800857e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	2201      	movs	r2, #1
 8008588:	6839      	ldr	r1, [r7, #0]
 800858a:	4618      	mov	r0, r3
 800858c:	f000 ffde 	bl	800954c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	4a38      	ldr	r2, [pc, #224]	@ (8008678 <HAL_TIM_PWM_Start+0x1f4>)
 8008596:	4293      	cmp	r3, r2
 8008598:	d013      	beq.n	80085c2 <HAL_TIM_PWM_Start+0x13e>
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4a37      	ldr	r2, [pc, #220]	@ (800867c <HAL_TIM_PWM_Start+0x1f8>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d00e      	beq.n	80085c2 <HAL_TIM_PWM_Start+0x13e>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	4a35      	ldr	r2, [pc, #212]	@ (8008680 <HAL_TIM_PWM_Start+0x1fc>)
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d009      	beq.n	80085c2 <HAL_TIM_PWM_Start+0x13e>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	4a34      	ldr	r2, [pc, #208]	@ (8008684 <HAL_TIM_PWM_Start+0x200>)
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d004      	beq.n	80085c2 <HAL_TIM_PWM_Start+0x13e>
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	4a32      	ldr	r2, [pc, #200]	@ (8008688 <HAL_TIM_PWM_Start+0x204>)
 80085be:	4293      	cmp	r3, r2
 80085c0:	d101      	bne.n	80085c6 <HAL_TIM_PWM_Start+0x142>
 80085c2:	2301      	movs	r3, #1
 80085c4:	e000      	b.n	80085c8 <HAL_TIM_PWM_Start+0x144>
 80085c6:	2300      	movs	r3, #0
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d007      	beq.n	80085dc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80085da:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	4a25      	ldr	r2, [pc, #148]	@ (8008678 <HAL_TIM_PWM_Start+0x1f4>)
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d022      	beq.n	800862c <HAL_TIM_PWM_Start+0x1a8>
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085ee:	d01d      	beq.n	800862c <HAL_TIM_PWM_Start+0x1a8>
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	4a25      	ldr	r2, [pc, #148]	@ (800868c <HAL_TIM_PWM_Start+0x208>)
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d018      	beq.n	800862c <HAL_TIM_PWM_Start+0x1a8>
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	4a24      	ldr	r2, [pc, #144]	@ (8008690 <HAL_TIM_PWM_Start+0x20c>)
 8008600:	4293      	cmp	r3, r2
 8008602:	d013      	beq.n	800862c <HAL_TIM_PWM_Start+0x1a8>
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	4a22      	ldr	r2, [pc, #136]	@ (8008694 <HAL_TIM_PWM_Start+0x210>)
 800860a:	4293      	cmp	r3, r2
 800860c:	d00e      	beq.n	800862c <HAL_TIM_PWM_Start+0x1a8>
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	4a1a      	ldr	r2, [pc, #104]	@ (800867c <HAL_TIM_PWM_Start+0x1f8>)
 8008614:	4293      	cmp	r3, r2
 8008616:	d009      	beq.n	800862c <HAL_TIM_PWM_Start+0x1a8>
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	4a1e      	ldr	r2, [pc, #120]	@ (8008698 <HAL_TIM_PWM_Start+0x214>)
 800861e:	4293      	cmp	r3, r2
 8008620:	d004      	beq.n	800862c <HAL_TIM_PWM_Start+0x1a8>
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	4a16      	ldr	r2, [pc, #88]	@ (8008680 <HAL_TIM_PWM_Start+0x1fc>)
 8008628:	4293      	cmp	r3, r2
 800862a:	d115      	bne.n	8008658 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	689a      	ldr	r2, [r3, #8]
 8008632:	4b1a      	ldr	r3, [pc, #104]	@ (800869c <HAL_TIM_PWM_Start+0x218>)
 8008634:	4013      	ands	r3, r2
 8008636:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	2b06      	cmp	r3, #6
 800863c:	d015      	beq.n	800866a <HAL_TIM_PWM_Start+0x1e6>
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008644:	d011      	beq.n	800866a <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	681a      	ldr	r2, [r3, #0]
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f042 0201 	orr.w	r2, r2, #1
 8008654:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008656:	e008      	b.n	800866a <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	681a      	ldr	r2, [r3, #0]
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f042 0201 	orr.w	r2, r2, #1
 8008666:	601a      	str	r2, [r3, #0]
 8008668:	e000      	b.n	800866c <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800866a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800866c:	2300      	movs	r3, #0
}
 800866e:	4618      	mov	r0, r3
 8008670:	3710      	adds	r7, #16
 8008672:	46bd      	mov	sp, r7
 8008674:	bd80      	pop	{r7, pc}
 8008676:	bf00      	nop
 8008678:	40010000 	.word	0x40010000
 800867c:	40010400 	.word	0x40010400
 8008680:	40014000 	.word	0x40014000
 8008684:	40014400 	.word	0x40014400
 8008688:	40014800 	.word	0x40014800
 800868c:	40000400 	.word	0x40000400
 8008690:	40000800 	.word	0x40000800
 8008694:	40000c00 	.word	0x40000c00
 8008698:	40001800 	.word	0x40001800
 800869c:	00010007 	.word	0x00010007

080086a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b084      	sub	sp, #16
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	68db      	ldr	r3, [r3, #12]
 80086ae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	691b      	ldr	r3, [r3, #16]
 80086b6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	f003 0302 	and.w	r3, r3, #2
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d020      	beq.n	8008704 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	f003 0302 	and.w	r3, r3, #2
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d01b      	beq.n	8008704 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f06f 0202 	mvn.w	r2, #2
 80086d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	2201      	movs	r2, #1
 80086da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	699b      	ldr	r3, [r3, #24]
 80086e2:	f003 0303 	and.w	r3, r3, #3
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d003      	beq.n	80086f2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80086ea:	6878      	ldr	r0, [r7, #4]
 80086ec:	f000 faf6 	bl	8008cdc <HAL_TIM_IC_CaptureCallback>
 80086f0:	e005      	b.n	80086fe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	f000 fae8 	bl	8008cc8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f000 faf9 	bl	8008cf0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	2200      	movs	r2, #0
 8008702:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008704:	68bb      	ldr	r3, [r7, #8]
 8008706:	f003 0304 	and.w	r3, r3, #4
 800870a:	2b00      	cmp	r3, #0
 800870c:	d020      	beq.n	8008750 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	f003 0304 	and.w	r3, r3, #4
 8008714:	2b00      	cmp	r3, #0
 8008716:	d01b      	beq.n	8008750 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	f06f 0204 	mvn.w	r2, #4
 8008720:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	2202      	movs	r2, #2
 8008726:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	699b      	ldr	r3, [r3, #24]
 800872e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008732:	2b00      	cmp	r3, #0
 8008734:	d003      	beq.n	800873e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008736:	6878      	ldr	r0, [r7, #4]
 8008738:	f000 fad0 	bl	8008cdc <HAL_TIM_IC_CaptureCallback>
 800873c:	e005      	b.n	800874a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800873e:	6878      	ldr	r0, [r7, #4]
 8008740:	f000 fac2 	bl	8008cc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008744:	6878      	ldr	r0, [r7, #4]
 8008746:	f000 fad3 	bl	8008cf0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2200      	movs	r2, #0
 800874e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008750:	68bb      	ldr	r3, [r7, #8]
 8008752:	f003 0308 	and.w	r3, r3, #8
 8008756:	2b00      	cmp	r3, #0
 8008758:	d020      	beq.n	800879c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	f003 0308 	and.w	r3, r3, #8
 8008760:	2b00      	cmp	r3, #0
 8008762:	d01b      	beq.n	800879c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f06f 0208 	mvn.w	r2, #8
 800876c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2204      	movs	r2, #4
 8008772:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	69db      	ldr	r3, [r3, #28]
 800877a:	f003 0303 	and.w	r3, r3, #3
 800877e:	2b00      	cmp	r3, #0
 8008780:	d003      	beq.n	800878a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008782:	6878      	ldr	r0, [r7, #4]
 8008784:	f000 faaa 	bl	8008cdc <HAL_TIM_IC_CaptureCallback>
 8008788:	e005      	b.n	8008796 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	f000 fa9c 	bl	8008cc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008790:	6878      	ldr	r0, [r7, #4]
 8008792:	f000 faad 	bl	8008cf0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	2200      	movs	r2, #0
 800879a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	f003 0310 	and.w	r3, r3, #16
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d020      	beq.n	80087e8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	f003 0310 	and.w	r3, r3, #16
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d01b      	beq.n	80087e8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f06f 0210 	mvn.w	r2, #16
 80087b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2208      	movs	r2, #8
 80087be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	69db      	ldr	r3, [r3, #28]
 80087c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d003      	beq.n	80087d6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80087ce:	6878      	ldr	r0, [r7, #4]
 80087d0:	f000 fa84 	bl	8008cdc <HAL_TIM_IC_CaptureCallback>
 80087d4:	e005      	b.n	80087e2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80087d6:	6878      	ldr	r0, [r7, #4]
 80087d8:	f000 fa76 	bl	8008cc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80087dc:	6878      	ldr	r0, [r7, #4]
 80087de:	f000 fa87 	bl	8008cf0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2200      	movs	r2, #0
 80087e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	f003 0301 	and.w	r3, r3, #1
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d00c      	beq.n	800880c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	f003 0301 	and.w	r3, r3, #1
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d007      	beq.n	800880c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f06f 0201 	mvn.w	r2, #1
 8008804:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008806:	6878      	ldr	r0, [r7, #4]
 8008808:	f7f8 fe7c 	bl	8001504 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008812:	2b00      	cmp	r3, #0
 8008814:	d104      	bne.n	8008820 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008816:	68bb      	ldr	r3, [r7, #8]
 8008818:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800881c:	2b00      	cmp	r3, #0
 800881e:	d00c      	beq.n	800883a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008826:	2b00      	cmp	r3, #0
 8008828:	d007      	beq.n	800883a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008832:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008834:	6878      	ldr	r0, [r7, #4]
 8008836:	f001 f887 	bl	8009948 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800883a:	68bb      	ldr	r3, [r7, #8]
 800883c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008840:	2b00      	cmp	r3, #0
 8008842:	d00c      	beq.n	800885e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800884a:	2b00      	cmp	r3, #0
 800884c:	d007      	beq.n	800885e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008856:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f001 f87f 	bl	800995c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800885e:	68bb      	ldr	r3, [r7, #8]
 8008860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008864:	2b00      	cmp	r3, #0
 8008866:	d00c      	beq.n	8008882 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800886e:	2b00      	cmp	r3, #0
 8008870:	d007      	beq.n	8008882 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800887a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800887c:	6878      	ldr	r0, [r7, #4]
 800887e:	f000 fa41 	bl	8008d04 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	f003 0320 	and.w	r3, r3, #32
 8008888:	2b00      	cmp	r3, #0
 800888a:	d00c      	beq.n	80088a6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	f003 0320 	and.w	r3, r3, #32
 8008892:	2b00      	cmp	r3, #0
 8008894:	d007      	beq.n	80088a6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f06f 0220 	mvn.w	r2, #32
 800889e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80088a0:	6878      	ldr	r0, [r7, #4]
 80088a2:	f001 f847 	bl	8009934 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80088a6:	bf00      	nop
 80088a8:	3710      	adds	r7, #16
 80088aa:	46bd      	mov	sp, r7
 80088ac:	bd80      	pop	{r7, pc}
	...

080088b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b086      	sub	sp, #24
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	60f8      	str	r0, [r7, #12]
 80088b8:	60b9      	str	r1, [r7, #8]
 80088ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80088bc:	2300      	movs	r3, #0
 80088be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80088c6:	2b01      	cmp	r3, #1
 80088c8:	d101      	bne.n	80088ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80088ca:	2302      	movs	r3, #2
 80088cc:	e0ff      	b.n	8008ace <HAL_TIM_PWM_ConfigChannel+0x21e>
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	2201      	movs	r2, #1
 80088d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2b14      	cmp	r3, #20
 80088da:	f200 80f0 	bhi.w	8008abe <HAL_TIM_PWM_ConfigChannel+0x20e>
 80088de:	a201      	add	r2, pc, #4	@ (adr r2, 80088e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80088e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088e4:	08008939 	.word	0x08008939
 80088e8:	08008abf 	.word	0x08008abf
 80088ec:	08008abf 	.word	0x08008abf
 80088f0:	08008abf 	.word	0x08008abf
 80088f4:	08008979 	.word	0x08008979
 80088f8:	08008abf 	.word	0x08008abf
 80088fc:	08008abf 	.word	0x08008abf
 8008900:	08008abf 	.word	0x08008abf
 8008904:	080089bb 	.word	0x080089bb
 8008908:	08008abf 	.word	0x08008abf
 800890c:	08008abf 	.word	0x08008abf
 8008910:	08008abf 	.word	0x08008abf
 8008914:	080089fb 	.word	0x080089fb
 8008918:	08008abf 	.word	0x08008abf
 800891c:	08008abf 	.word	0x08008abf
 8008920:	08008abf 	.word	0x08008abf
 8008924:	08008a3d 	.word	0x08008a3d
 8008928:	08008abf 	.word	0x08008abf
 800892c:	08008abf 	.word	0x08008abf
 8008930:	08008abf 	.word	0x08008abf
 8008934:	08008a7d 	.word	0x08008a7d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	68b9      	ldr	r1, [r7, #8]
 800893e:	4618      	mov	r0, r3
 8008940:	f000 fa90 	bl	8008e64 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	699a      	ldr	r2, [r3, #24]
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f042 0208 	orr.w	r2, r2, #8
 8008952:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	699a      	ldr	r2, [r3, #24]
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f022 0204 	bic.w	r2, r2, #4
 8008962:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	6999      	ldr	r1, [r3, #24]
 800896a:	68bb      	ldr	r3, [r7, #8]
 800896c:	691a      	ldr	r2, [r3, #16]
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	430a      	orrs	r2, r1
 8008974:	619a      	str	r2, [r3, #24]
      break;
 8008976:	e0a5      	b.n	8008ac4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	68b9      	ldr	r1, [r7, #8]
 800897e:	4618      	mov	r0, r3
 8008980:	f000 fb00 	bl	8008f84 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	699a      	ldr	r2, [r3, #24]
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008992:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	699a      	ldr	r2, [r3, #24]
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80089a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	6999      	ldr	r1, [r3, #24]
 80089aa:	68bb      	ldr	r3, [r7, #8]
 80089ac:	691b      	ldr	r3, [r3, #16]
 80089ae:	021a      	lsls	r2, r3, #8
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	430a      	orrs	r2, r1
 80089b6:	619a      	str	r2, [r3, #24]
      break;
 80089b8:	e084      	b.n	8008ac4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	68b9      	ldr	r1, [r7, #8]
 80089c0:	4618      	mov	r0, r3
 80089c2:	f000 fb69 	bl	8009098 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	69da      	ldr	r2, [r3, #28]
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f042 0208 	orr.w	r2, r2, #8
 80089d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	69da      	ldr	r2, [r3, #28]
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f022 0204 	bic.w	r2, r2, #4
 80089e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	69d9      	ldr	r1, [r3, #28]
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	691a      	ldr	r2, [r3, #16]
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	430a      	orrs	r2, r1
 80089f6:	61da      	str	r2, [r3, #28]
      break;
 80089f8:	e064      	b.n	8008ac4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	68b9      	ldr	r1, [r7, #8]
 8008a00:	4618      	mov	r0, r3
 8008a02:	f000 fbd1 	bl	80091a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	69da      	ldr	r2, [r3, #28]
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008a14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	69da      	ldr	r2, [r3, #28]
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008a24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	69d9      	ldr	r1, [r3, #28]
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	691b      	ldr	r3, [r3, #16]
 8008a30:	021a      	lsls	r2, r3, #8
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	430a      	orrs	r2, r1
 8008a38:	61da      	str	r2, [r3, #28]
      break;
 8008a3a:	e043      	b.n	8008ac4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	68b9      	ldr	r1, [r7, #8]
 8008a42:	4618      	mov	r0, r3
 8008a44:	f000 fc1a 	bl	800927c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	f042 0208 	orr.w	r2, r2, #8
 8008a56:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f022 0204 	bic.w	r2, r2, #4
 8008a66:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	691a      	ldr	r2, [r3, #16]
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	430a      	orrs	r2, r1
 8008a78:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008a7a:	e023      	b.n	8008ac4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	68b9      	ldr	r1, [r7, #8]
 8008a82:	4618      	mov	r0, r3
 8008a84:	f000 fc5e 	bl	8009344 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008a96:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008aa6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008aae:	68bb      	ldr	r3, [r7, #8]
 8008ab0:	691b      	ldr	r3, [r3, #16]
 8008ab2:	021a      	lsls	r2, r3, #8
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	430a      	orrs	r2, r1
 8008aba:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008abc:	e002      	b.n	8008ac4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008abe:	2301      	movs	r3, #1
 8008ac0:	75fb      	strb	r3, [r7, #23]
      break;
 8008ac2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008acc:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ace:	4618      	mov	r0, r3
 8008ad0:	3718      	adds	r7, #24
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	bd80      	pop	{r7, pc}
 8008ad6:	bf00      	nop

08008ad8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b084      	sub	sp, #16
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
 8008ae0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008aec:	2b01      	cmp	r3, #1
 8008aee:	d101      	bne.n	8008af4 <HAL_TIM_ConfigClockSource+0x1c>
 8008af0:	2302      	movs	r3, #2
 8008af2:	e0dc      	b.n	8008cae <HAL_TIM_ConfigClockSource+0x1d6>
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2201      	movs	r2, #1
 8008af8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2202      	movs	r2, #2
 8008b00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	689b      	ldr	r3, [r3, #8]
 8008b0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008b0c:	68ba      	ldr	r2, [r7, #8]
 8008b0e:	4b6a      	ldr	r3, [pc, #424]	@ (8008cb8 <HAL_TIM_ConfigClockSource+0x1e0>)
 8008b10:	4013      	ands	r3, r2
 8008b12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008b14:	68bb      	ldr	r3, [r7, #8]
 8008b16:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008b1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	68ba      	ldr	r2, [r7, #8]
 8008b22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a64      	ldr	r2, [pc, #400]	@ (8008cbc <HAL_TIM_ConfigClockSource+0x1e4>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	f000 80a9 	beq.w	8008c82 <HAL_TIM_ConfigClockSource+0x1aa>
 8008b30:	4a62      	ldr	r2, [pc, #392]	@ (8008cbc <HAL_TIM_ConfigClockSource+0x1e4>)
 8008b32:	4293      	cmp	r3, r2
 8008b34:	f200 80ae 	bhi.w	8008c94 <HAL_TIM_ConfigClockSource+0x1bc>
 8008b38:	4a61      	ldr	r2, [pc, #388]	@ (8008cc0 <HAL_TIM_ConfigClockSource+0x1e8>)
 8008b3a:	4293      	cmp	r3, r2
 8008b3c:	f000 80a1 	beq.w	8008c82 <HAL_TIM_ConfigClockSource+0x1aa>
 8008b40:	4a5f      	ldr	r2, [pc, #380]	@ (8008cc0 <HAL_TIM_ConfigClockSource+0x1e8>)
 8008b42:	4293      	cmp	r3, r2
 8008b44:	f200 80a6 	bhi.w	8008c94 <HAL_TIM_ConfigClockSource+0x1bc>
 8008b48:	4a5e      	ldr	r2, [pc, #376]	@ (8008cc4 <HAL_TIM_ConfigClockSource+0x1ec>)
 8008b4a:	4293      	cmp	r3, r2
 8008b4c:	f000 8099 	beq.w	8008c82 <HAL_TIM_ConfigClockSource+0x1aa>
 8008b50:	4a5c      	ldr	r2, [pc, #368]	@ (8008cc4 <HAL_TIM_ConfigClockSource+0x1ec>)
 8008b52:	4293      	cmp	r3, r2
 8008b54:	f200 809e 	bhi.w	8008c94 <HAL_TIM_ConfigClockSource+0x1bc>
 8008b58:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008b5c:	f000 8091 	beq.w	8008c82 <HAL_TIM_ConfigClockSource+0x1aa>
 8008b60:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008b64:	f200 8096 	bhi.w	8008c94 <HAL_TIM_ConfigClockSource+0x1bc>
 8008b68:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008b6c:	f000 8089 	beq.w	8008c82 <HAL_TIM_ConfigClockSource+0x1aa>
 8008b70:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008b74:	f200 808e 	bhi.w	8008c94 <HAL_TIM_ConfigClockSource+0x1bc>
 8008b78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008b7c:	d03e      	beq.n	8008bfc <HAL_TIM_ConfigClockSource+0x124>
 8008b7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008b82:	f200 8087 	bhi.w	8008c94 <HAL_TIM_ConfigClockSource+0x1bc>
 8008b86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b8a:	f000 8086 	beq.w	8008c9a <HAL_TIM_ConfigClockSource+0x1c2>
 8008b8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b92:	d87f      	bhi.n	8008c94 <HAL_TIM_ConfigClockSource+0x1bc>
 8008b94:	2b70      	cmp	r3, #112	@ 0x70
 8008b96:	d01a      	beq.n	8008bce <HAL_TIM_ConfigClockSource+0xf6>
 8008b98:	2b70      	cmp	r3, #112	@ 0x70
 8008b9a:	d87b      	bhi.n	8008c94 <HAL_TIM_ConfigClockSource+0x1bc>
 8008b9c:	2b60      	cmp	r3, #96	@ 0x60
 8008b9e:	d050      	beq.n	8008c42 <HAL_TIM_ConfigClockSource+0x16a>
 8008ba0:	2b60      	cmp	r3, #96	@ 0x60
 8008ba2:	d877      	bhi.n	8008c94 <HAL_TIM_ConfigClockSource+0x1bc>
 8008ba4:	2b50      	cmp	r3, #80	@ 0x50
 8008ba6:	d03c      	beq.n	8008c22 <HAL_TIM_ConfigClockSource+0x14a>
 8008ba8:	2b50      	cmp	r3, #80	@ 0x50
 8008baa:	d873      	bhi.n	8008c94 <HAL_TIM_ConfigClockSource+0x1bc>
 8008bac:	2b40      	cmp	r3, #64	@ 0x40
 8008bae:	d058      	beq.n	8008c62 <HAL_TIM_ConfigClockSource+0x18a>
 8008bb0:	2b40      	cmp	r3, #64	@ 0x40
 8008bb2:	d86f      	bhi.n	8008c94 <HAL_TIM_ConfigClockSource+0x1bc>
 8008bb4:	2b30      	cmp	r3, #48	@ 0x30
 8008bb6:	d064      	beq.n	8008c82 <HAL_TIM_ConfigClockSource+0x1aa>
 8008bb8:	2b30      	cmp	r3, #48	@ 0x30
 8008bba:	d86b      	bhi.n	8008c94 <HAL_TIM_ConfigClockSource+0x1bc>
 8008bbc:	2b20      	cmp	r3, #32
 8008bbe:	d060      	beq.n	8008c82 <HAL_TIM_ConfigClockSource+0x1aa>
 8008bc0:	2b20      	cmp	r3, #32
 8008bc2:	d867      	bhi.n	8008c94 <HAL_TIM_ConfigClockSource+0x1bc>
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d05c      	beq.n	8008c82 <HAL_TIM_ConfigClockSource+0x1aa>
 8008bc8:	2b10      	cmp	r3, #16
 8008bca:	d05a      	beq.n	8008c82 <HAL_TIM_ConfigClockSource+0x1aa>
 8008bcc:	e062      	b.n	8008c94 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008bde:	f000 fc95 	bl	800950c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	689b      	ldr	r3, [r3, #8]
 8008be8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008bea:	68bb      	ldr	r3, [r7, #8]
 8008bec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008bf0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	68ba      	ldr	r2, [r7, #8]
 8008bf8:	609a      	str	r2, [r3, #8]
      break;
 8008bfa:	e04f      	b.n	8008c9c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008c0c:	f000 fc7e 	bl	800950c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	689a      	ldr	r2, [r3, #8]
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008c1e:	609a      	str	r2, [r3, #8]
      break;
 8008c20:	e03c      	b.n	8008c9c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c2e:	461a      	mov	r2, r3
 8008c30:	f000 fbee 	bl	8009410 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	2150      	movs	r1, #80	@ 0x50
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	f000 fc48 	bl	80094d0 <TIM_ITRx_SetConfig>
      break;
 8008c40:	e02c      	b.n	8008c9c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008c4a:	683b      	ldr	r3, [r7, #0]
 8008c4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008c4e:	461a      	mov	r2, r3
 8008c50:	f000 fc0d 	bl	800946e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	2160      	movs	r1, #96	@ 0x60
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	f000 fc38 	bl	80094d0 <TIM_ITRx_SetConfig>
      break;
 8008c60:	e01c      	b.n	8008c9c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c6e:	461a      	mov	r2, r3
 8008c70:	f000 fbce 	bl	8009410 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	2140      	movs	r1, #64	@ 0x40
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	f000 fc28 	bl	80094d0 <TIM_ITRx_SetConfig>
      break;
 8008c80:	e00c      	b.n	8008c9c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681a      	ldr	r2, [r3, #0]
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	4619      	mov	r1, r3
 8008c8c:	4610      	mov	r0, r2
 8008c8e:	f000 fc1f 	bl	80094d0 <TIM_ITRx_SetConfig>
      break;
 8008c92:	e003      	b.n	8008c9c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8008c94:	2301      	movs	r3, #1
 8008c96:	73fb      	strb	r3, [r7, #15]
      break;
 8008c98:	e000      	b.n	8008c9c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8008c9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2201      	movs	r2, #1
 8008ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008cac:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cae:	4618      	mov	r0, r3
 8008cb0:	3710      	adds	r7, #16
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}
 8008cb6:	bf00      	nop
 8008cb8:	ffceff88 	.word	0xffceff88
 8008cbc:	00100040 	.word	0x00100040
 8008cc0:	00100030 	.word	0x00100030
 8008cc4:	00100020 	.word	0x00100020

08008cc8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008cc8:	b480      	push	{r7}
 8008cca:	b083      	sub	sp, #12
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008cd0:	bf00      	nop
 8008cd2:	370c      	adds	r7, #12
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cda:	4770      	bx	lr

08008cdc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b083      	sub	sp, #12
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008ce4:	bf00      	nop
 8008ce6:	370c      	adds	r7, #12
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cee:	4770      	bx	lr

08008cf0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008cf0:	b480      	push	{r7}
 8008cf2:	b083      	sub	sp, #12
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008cf8:	bf00      	nop
 8008cfa:	370c      	adds	r7, #12
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d02:	4770      	bx	lr

08008d04 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008d04:	b480      	push	{r7}
 8008d06:	b083      	sub	sp, #12
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008d0c:	bf00      	nop
 8008d0e:	370c      	adds	r7, #12
 8008d10:	46bd      	mov	sp, r7
 8008d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d16:	4770      	bx	lr

08008d18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008d18:	b480      	push	{r7}
 8008d1a:	b085      	sub	sp, #20
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
 8008d20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	4a46      	ldr	r2, [pc, #280]	@ (8008e44 <TIM_Base_SetConfig+0x12c>)
 8008d2c:	4293      	cmp	r3, r2
 8008d2e:	d013      	beq.n	8008d58 <TIM_Base_SetConfig+0x40>
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d36:	d00f      	beq.n	8008d58 <TIM_Base_SetConfig+0x40>
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	4a43      	ldr	r2, [pc, #268]	@ (8008e48 <TIM_Base_SetConfig+0x130>)
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d00b      	beq.n	8008d58 <TIM_Base_SetConfig+0x40>
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	4a42      	ldr	r2, [pc, #264]	@ (8008e4c <TIM_Base_SetConfig+0x134>)
 8008d44:	4293      	cmp	r3, r2
 8008d46:	d007      	beq.n	8008d58 <TIM_Base_SetConfig+0x40>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	4a41      	ldr	r2, [pc, #260]	@ (8008e50 <TIM_Base_SetConfig+0x138>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d003      	beq.n	8008d58 <TIM_Base_SetConfig+0x40>
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	4a40      	ldr	r2, [pc, #256]	@ (8008e54 <TIM_Base_SetConfig+0x13c>)
 8008d54:	4293      	cmp	r3, r2
 8008d56:	d108      	bne.n	8008d6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	685b      	ldr	r3, [r3, #4]
 8008d64:	68fa      	ldr	r2, [r7, #12]
 8008d66:	4313      	orrs	r3, r2
 8008d68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	4a35      	ldr	r2, [pc, #212]	@ (8008e44 <TIM_Base_SetConfig+0x12c>)
 8008d6e:	4293      	cmp	r3, r2
 8008d70:	d01f      	beq.n	8008db2 <TIM_Base_SetConfig+0x9a>
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d78:	d01b      	beq.n	8008db2 <TIM_Base_SetConfig+0x9a>
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	4a32      	ldr	r2, [pc, #200]	@ (8008e48 <TIM_Base_SetConfig+0x130>)
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d017      	beq.n	8008db2 <TIM_Base_SetConfig+0x9a>
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	4a31      	ldr	r2, [pc, #196]	@ (8008e4c <TIM_Base_SetConfig+0x134>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d013      	beq.n	8008db2 <TIM_Base_SetConfig+0x9a>
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	4a30      	ldr	r2, [pc, #192]	@ (8008e50 <TIM_Base_SetConfig+0x138>)
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d00f      	beq.n	8008db2 <TIM_Base_SetConfig+0x9a>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	4a2f      	ldr	r2, [pc, #188]	@ (8008e54 <TIM_Base_SetConfig+0x13c>)
 8008d96:	4293      	cmp	r3, r2
 8008d98:	d00b      	beq.n	8008db2 <TIM_Base_SetConfig+0x9a>
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	4a2e      	ldr	r2, [pc, #184]	@ (8008e58 <TIM_Base_SetConfig+0x140>)
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	d007      	beq.n	8008db2 <TIM_Base_SetConfig+0x9a>
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	4a2d      	ldr	r2, [pc, #180]	@ (8008e5c <TIM_Base_SetConfig+0x144>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d003      	beq.n	8008db2 <TIM_Base_SetConfig+0x9a>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	4a2c      	ldr	r2, [pc, #176]	@ (8008e60 <TIM_Base_SetConfig+0x148>)
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d108      	bne.n	8008dc4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008db8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008dba:	683b      	ldr	r3, [r7, #0]
 8008dbc:	68db      	ldr	r3, [r3, #12]
 8008dbe:	68fa      	ldr	r2, [r7, #12]
 8008dc0:	4313      	orrs	r3, r2
 8008dc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	695b      	ldr	r3, [r3, #20]
 8008dce:	4313      	orrs	r3, r2
 8008dd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	68fa      	ldr	r2, [r7, #12]
 8008dd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	689a      	ldr	r2, [r3, #8]
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	681a      	ldr	r2, [r3, #0]
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	4a16      	ldr	r2, [pc, #88]	@ (8008e44 <TIM_Base_SetConfig+0x12c>)
 8008dec:	4293      	cmp	r3, r2
 8008dee:	d00f      	beq.n	8008e10 <TIM_Base_SetConfig+0xf8>
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	4a18      	ldr	r2, [pc, #96]	@ (8008e54 <TIM_Base_SetConfig+0x13c>)
 8008df4:	4293      	cmp	r3, r2
 8008df6:	d00b      	beq.n	8008e10 <TIM_Base_SetConfig+0xf8>
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	4a17      	ldr	r2, [pc, #92]	@ (8008e58 <TIM_Base_SetConfig+0x140>)
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d007      	beq.n	8008e10 <TIM_Base_SetConfig+0xf8>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	4a16      	ldr	r2, [pc, #88]	@ (8008e5c <TIM_Base_SetConfig+0x144>)
 8008e04:	4293      	cmp	r3, r2
 8008e06:	d003      	beq.n	8008e10 <TIM_Base_SetConfig+0xf8>
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	4a15      	ldr	r2, [pc, #84]	@ (8008e60 <TIM_Base_SetConfig+0x148>)
 8008e0c:	4293      	cmp	r3, r2
 8008e0e:	d103      	bne.n	8008e18 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	691a      	ldr	r2, [r3, #16]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2201      	movs	r2, #1
 8008e1c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	691b      	ldr	r3, [r3, #16]
 8008e22:	f003 0301 	and.w	r3, r3, #1
 8008e26:	2b01      	cmp	r3, #1
 8008e28:	d105      	bne.n	8008e36 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	691b      	ldr	r3, [r3, #16]
 8008e2e:	f023 0201 	bic.w	r2, r3, #1
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	611a      	str	r2, [r3, #16]
  }
}
 8008e36:	bf00      	nop
 8008e38:	3714      	adds	r7, #20
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e40:	4770      	bx	lr
 8008e42:	bf00      	nop
 8008e44:	40010000 	.word	0x40010000
 8008e48:	40000400 	.word	0x40000400
 8008e4c:	40000800 	.word	0x40000800
 8008e50:	40000c00 	.word	0x40000c00
 8008e54:	40010400 	.word	0x40010400
 8008e58:	40014000 	.word	0x40014000
 8008e5c:	40014400 	.word	0x40014400
 8008e60:	40014800 	.word	0x40014800

08008e64 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008e64:	b480      	push	{r7}
 8008e66:	b087      	sub	sp, #28
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
 8008e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6a1b      	ldr	r3, [r3, #32]
 8008e72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6a1b      	ldr	r3, [r3, #32]
 8008e78:	f023 0201 	bic.w	r2, r3, #1
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	685b      	ldr	r3, [r3, #4]
 8008e84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	699b      	ldr	r3, [r3, #24]
 8008e8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008e8c:	68fa      	ldr	r2, [r7, #12]
 8008e8e:	4b37      	ldr	r3, [pc, #220]	@ (8008f6c <TIM_OC1_SetConfig+0x108>)
 8008e90:	4013      	ands	r3, r2
 8008e92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	f023 0303 	bic.w	r3, r3, #3
 8008e9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	68fa      	ldr	r2, [r7, #12]
 8008ea2:	4313      	orrs	r3, r2
 8008ea4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	f023 0302 	bic.w	r3, r3, #2
 8008eac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	689b      	ldr	r3, [r3, #8]
 8008eb2:	697a      	ldr	r2, [r7, #20]
 8008eb4:	4313      	orrs	r3, r2
 8008eb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	4a2d      	ldr	r2, [pc, #180]	@ (8008f70 <TIM_OC1_SetConfig+0x10c>)
 8008ebc:	4293      	cmp	r3, r2
 8008ebe:	d00f      	beq.n	8008ee0 <TIM_OC1_SetConfig+0x7c>
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	4a2c      	ldr	r2, [pc, #176]	@ (8008f74 <TIM_OC1_SetConfig+0x110>)
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	d00b      	beq.n	8008ee0 <TIM_OC1_SetConfig+0x7c>
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	4a2b      	ldr	r2, [pc, #172]	@ (8008f78 <TIM_OC1_SetConfig+0x114>)
 8008ecc:	4293      	cmp	r3, r2
 8008ece:	d007      	beq.n	8008ee0 <TIM_OC1_SetConfig+0x7c>
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	4a2a      	ldr	r2, [pc, #168]	@ (8008f7c <TIM_OC1_SetConfig+0x118>)
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	d003      	beq.n	8008ee0 <TIM_OC1_SetConfig+0x7c>
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	4a29      	ldr	r2, [pc, #164]	@ (8008f80 <TIM_OC1_SetConfig+0x11c>)
 8008edc:	4293      	cmp	r3, r2
 8008ede:	d10c      	bne.n	8008efa <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008ee0:	697b      	ldr	r3, [r7, #20]
 8008ee2:	f023 0308 	bic.w	r3, r3, #8
 8008ee6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	68db      	ldr	r3, [r3, #12]
 8008eec:	697a      	ldr	r2, [r7, #20]
 8008eee:	4313      	orrs	r3, r2
 8008ef0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008ef2:	697b      	ldr	r3, [r7, #20]
 8008ef4:	f023 0304 	bic.w	r3, r3, #4
 8008ef8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	4a1c      	ldr	r2, [pc, #112]	@ (8008f70 <TIM_OC1_SetConfig+0x10c>)
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d00f      	beq.n	8008f22 <TIM_OC1_SetConfig+0xbe>
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	4a1b      	ldr	r2, [pc, #108]	@ (8008f74 <TIM_OC1_SetConfig+0x110>)
 8008f06:	4293      	cmp	r3, r2
 8008f08:	d00b      	beq.n	8008f22 <TIM_OC1_SetConfig+0xbe>
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	4a1a      	ldr	r2, [pc, #104]	@ (8008f78 <TIM_OC1_SetConfig+0x114>)
 8008f0e:	4293      	cmp	r3, r2
 8008f10:	d007      	beq.n	8008f22 <TIM_OC1_SetConfig+0xbe>
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	4a19      	ldr	r2, [pc, #100]	@ (8008f7c <TIM_OC1_SetConfig+0x118>)
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d003      	beq.n	8008f22 <TIM_OC1_SetConfig+0xbe>
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	4a18      	ldr	r2, [pc, #96]	@ (8008f80 <TIM_OC1_SetConfig+0x11c>)
 8008f1e:	4293      	cmp	r3, r2
 8008f20:	d111      	bne.n	8008f46 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008f22:	693b      	ldr	r3, [r7, #16]
 8008f24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008f2a:	693b      	ldr	r3, [r7, #16]
 8008f2c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008f30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008f32:	683b      	ldr	r3, [r7, #0]
 8008f34:	695b      	ldr	r3, [r3, #20]
 8008f36:	693a      	ldr	r2, [r7, #16]
 8008f38:	4313      	orrs	r3, r2
 8008f3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008f3c:	683b      	ldr	r3, [r7, #0]
 8008f3e:	699b      	ldr	r3, [r3, #24]
 8008f40:	693a      	ldr	r2, [r7, #16]
 8008f42:	4313      	orrs	r3, r2
 8008f44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	693a      	ldr	r2, [r7, #16]
 8008f4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	68fa      	ldr	r2, [r7, #12]
 8008f50:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008f52:	683b      	ldr	r3, [r7, #0]
 8008f54:	685a      	ldr	r2, [r3, #4]
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	697a      	ldr	r2, [r7, #20]
 8008f5e:	621a      	str	r2, [r3, #32]
}
 8008f60:	bf00      	nop
 8008f62:	371c      	adds	r7, #28
 8008f64:	46bd      	mov	sp, r7
 8008f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6a:	4770      	bx	lr
 8008f6c:	fffeff8f 	.word	0xfffeff8f
 8008f70:	40010000 	.word	0x40010000
 8008f74:	40010400 	.word	0x40010400
 8008f78:	40014000 	.word	0x40014000
 8008f7c:	40014400 	.word	0x40014400
 8008f80:	40014800 	.word	0x40014800

08008f84 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008f84:	b480      	push	{r7}
 8008f86:	b087      	sub	sp, #28
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
 8008f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	6a1b      	ldr	r3, [r3, #32]
 8008f92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	6a1b      	ldr	r3, [r3, #32]
 8008f98:	f023 0210 	bic.w	r2, r3, #16
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	685b      	ldr	r3, [r3, #4]
 8008fa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	699b      	ldr	r3, [r3, #24]
 8008faa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008fac:	68fa      	ldr	r2, [r7, #12]
 8008fae:	4b34      	ldr	r3, [pc, #208]	@ (8009080 <TIM_OC2_SetConfig+0xfc>)
 8008fb0:	4013      	ands	r3, r2
 8008fb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008fba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008fbc:	683b      	ldr	r3, [r7, #0]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	021b      	lsls	r3, r3, #8
 8008fc2:	68fa      	ldr	r2, [r7, #12]
 8008fc4:	4313      	orrs	r3, r2
 8008fc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008fc8:	697b      	ldr	r3, [r7, #20]
 8008fca:	f023 0320 	bic.w	r3, r3, #32
 8008fce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	689b      	ldr	r3, [r3, #8]
 8008fd4:	011b      	lsls	r3, r3, #4
 8008fd6:	697a      	ldr	r2, [r7, #20]
 8008fd8:	4313      	orrs	r3, r2
 8008fda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	4a29      	ldr	r2, [pc, #164]	@ (8009084 <TIM_OC2_SetConfig+0x100>)
 8008fe0:	4293      	cmp	r3, r2
 8008fe2:	d003      	beq.n	8008fec <TIM_OC2_SetConfig+0x68>
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	4a28      	ldr	r2, [pc, #160]	@ (8009088 <TIM_OC2_SetConfig+0x104>)
 8008fe8:	4293      	cmp	r3, r2
 8008fea:	d10d      	bne.n	8009008 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008fec:	697b      	ldr	r3, [r7, #20]
 8008fee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008ff2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008ff4:	683b      	ldr	r3, [r7, #0]
 8008ff6:	68db      	ldr	r3, [r3, #12]
 8008ff8:	011b      	lsls	r3, r3, #4
 8008ffa:	697a      	ldr	r2, [r7, #20]
 8008ffc:	4313      	orrs	r3, r2
 8008ffe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009000:	697b      	ldr	r3, [r7, #20]
 8009002:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009006:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	4a1e      	ldr	r2, [pc, #120]	@ (8009084 <TIM_OC2_SetConfig+0x100>)
 800900c:	4293      	cmp	r3, r2
 800900e:	d00f      	beq.n	8009030 <TIM_OC2_SetConfig+0xac>
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	4a1d      	ldr	r2, [pc, #116]	@ (8009088 <TIM_OC2_SetConfig+0x104>)
 8009014:	4293      	cmp	r3, r2
 8009016:	d00b      	beq.n	8009030 <TIM_OC2_SetConfig+0xac>
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	4a1c      	ldr	r2, [pc, #112]	@ (800908c <TIM_OC2_SetConfig+0x108>)
 800901c:	4293      	cmp	r3, r2
 800901e:	d007      	beq.n	8009030 <TIM_OC2_SetConfig+0xac>
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	4a1b      	ldr	r2, [pc, #108]	@ (8009090 <TIM_OC2_SetConfig+0x10c>)
 8009024:	4293      	cmp	r3, r2
 8009026:	d003      	beq.n	8009030 <TIM_OC2_SetConfig+0xac>
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	4a1a      	ldr	r2, [pc, #104]	@ (8009094 <TIM_OC2_SetConfig+0x110>)
 800902c:	4293      	cmp	r3, r2
 800902e:	d113      	bne.n	8009058 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009030:	693b      	ldr	r3, [r7, #16]
 8009032:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009036:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009038:	693b      	ldr	r3, [r7, #16]
 800903a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800903e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	695b      	ldr	r3, [r3, #20]
 8009044:	009b      	lsls	r3, r3, #2
 8009046:	693a      	ldr	r2, [r7, #16]
 8009048:	4313      	orrs	r3, r2
 800904a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	699b      	ldr	r3, [r3, #24]
 8009050:	009b      	lsls	r3, r3, #2
 8009052:	693a      	ldr	r2, [r7, #16]
 8009054:	4313      	orrs	r3, r2
 8009056:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	693a      	ldr	r2, [r7, #16]
 800905c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	68fa      	ldr	r2, [r7, #12]
 8009062:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	685a      	ldr	r2, [r3, #4]
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	697a      	ldr	r2, [r7, #20]
 8009070:	621a      	str	r2, [r3, #32]
}
 8009072:	bf00      	nop
 8009074:	371c      	adds	r7, #28
 8009076:	46bd      	mov	sp, r7
 8009078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907c:	4770      	bx	lr
 800907e:	bf00      	nop
 8009080:	feff8fff 	.word	0xfeff8fff
 8009084:	40010000 	.word	0x40010000
 8009088:	40010400 	.word	0x40010400
 800908c:	40014000 	.word	0x40014000
 8009090:	40014400 	.word	0x40014400
 8009094:	40014800 	.word	0x40014800

08009098 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009098:	b480      	push	{r7}
 800909a:	b087      	sub	sp, #28
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
 80090a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	6a1b      	ldr	r3, [r3, #32]
 80090a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	6a1b      	ldr	r3, [r3, #32]
 80090ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	685b      	ldr	r3, [r3, #4]
 80090b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	69db      	ldr	r3, [r3, #28]
 80090be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80090c0:	68fa      	ldr	r2, [r7, #12]
 80090c2:	4b33      	ldr	r3, [pc, #204]	@ (8009190 <TIM_OC3_SetConfig+0xf8>)
 80090c4:	4013      	ands	r3, r2
 80090c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	f023 0303 	bic.w	r3, r3, #3
 80090ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	68fa      	ldr	r2, [r7, #12]
 80090d6:	4313      	orrs	r3, r2
 80090d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80090da:	697b      	ldr	r3, [r7, #20]
 80090dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80090e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	689b      	ldr	r3, [r3, #8]
 80090e6:	021b      	lsls	r3, r3, #8
 80090e8:	697a      	ldr	r2, [r7, #20]
 80090ea:	4313      	orrs	r3, r2
 80090ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	4a28      	ldr	r2, [pc, #160]	@ (8009194 <TIM_OC3_SetConfig+0xfc>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d003      	beq.n	80090fe <TIM_OC3_SetConfig+0x66>
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	4a27      	ldr	r2, [pc, #156]	@ (8009198 <TIM_OC3_SetConfig+0x100>)
 80090fa:	4293      	cmp	r3, r2
 80090fc:	d10d      	bne.n	800911a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80090fe:	697b      	ldr	r3, [r7, #20]
 8009100:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009104:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	68db      	ldr	r3, [r3, #12]
 800910a:	021b      	lsls	r3, r3, #8
 800910c:	697a      	ldr	r2, [r7, #20]
 800910e:	4313      	orrs	r3, r2
 8009110:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009112:	697b      	ldr	r3, [r7, #20]
 8009114:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009118:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	4a1d      	ldr	r2, [pc, #116]	@ (8009194 <TIM_OC3_SetConfig+0xfc>)
 800911e:	4293      	cmp	r3, r2
 8009120:	d00f      	beq.n	8009142 <TIM_OC3_SetConfig+0xaa>
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	4a1c      	ldr	r2, [pc, #112]	@ (8009198 <TIM_OC3_SetConfig+0x100>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d00b      	beq.n	8009142 <TIM_OC3_SetConfig+0xaa>
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	4a1b      	ldr	r2, [pc, #108]	@ (800919c <TIM_OC3_SetConfig+0x104>)
 800912e:	4293      	cmp	r3, r2
 8009130:	d007      	beq.n	8009142 <TIM_OC3_SetConfig+0xaa>
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	4a1a      	ldr	r2, [pc, #104]	@ (80091a0 <TIM_OC3_SetConfig+0x108>)
 8009136:	4293      	cmp	r3, r2
 8009138:	d003      	beq.n	8009142 <TIM_OC3_SetConfig+0xaa>
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	4a19      	ldr	r2, [pc, #100]	@ (80091a4 <TIM_OC3_SetConfig+0x10c>)
 800913e:	4293      	cmp	r3, r2
 8009140:	d113      	bne.n	800916a <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009142:	693b      	ldr	r3, [r7, #16]
 8009144:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009148:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800914a:	693b      	ldr	r3, [r7, #16]
 800914c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009150:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	695b      	ldr	r3, [r3, #20]
 8009156:	011b      	lsls	r3, r3, #4
 8009158:	693a      	ldr	r2, [r7, #16]
 800915a:	4313      	orrs	r3, r2
 800915c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	699b      	ldr	r3, [r3, #24]
 8009162:	011b      	lsls	r3, r3, #4
 8009164:	693a      	ldr	r2, [r7, #16]
 8009166:	4313      	orrs	r3, r2
 8009168:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	693a      	ldr	r2, [r7, #16]
 800916e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	68fa      	ldr	r2, [r7, #12]
 8009174:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	685a      	ldr	r2, [r3, #4]
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	697a      	ldr	r2, [r7, #20]
 8009182:	621a      	str	r2, [r3, #32]
}
 8009184:	bf00      	nop
 8009186:	371c      	adds	r7, #28
 8009188:	46bd      	mov	sp, r7
 800918a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918e:	4770      	bx	lr
 8009190:	fffeff8f 	.word	0xfffeff8f
 8009194:	40010000 	.word	0x40010000
 8009198:	40010400 	.word	0x40010400
 800919c:	40014000 	.word	0x40014000
 80091a0:	40014400 	.word	0x40014400
 80091a4:	40014800 	.word	0x40014800

080091a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80091a8:	b480      	push	{r7}
 80091aa:	b087      	sub	sp, #28
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
 80091b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	6a1b      	ldr	r3, [r3, #32]
 80091b6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	6a1b      	ldr	r3, [r3, #32]
 80091bc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	685b      	ldr	r3, [r3, #4]
 80091c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	69db      	ldr	r3, [r3, #28]
 80091ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80091d0:	68fa      	ldr	r2, [r7, #12]
 80091d2:	4b24      	ldr	r3, [pc, #144]	@ (8009264 <TIM_OC4_SetConfig+0xbc>)
 80091d4:	4013      	ands	r3, r2
 80091d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80091de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80091e0:	683b      	ldr	r3, [r7, #0]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	021b      	lsls	r3, r3, #8
 80091e6:	68fa      	ldr	r2, [r7, #12]
 80091e8:	4313      	orrs	r3, r2
 80091ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80091ec:	693b      	ldr	r3, [r7, #16]
 80091ee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80091f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	689b      	ldr	r3, [r3, #8]
 80091f8:	031b      	lsls	r3, r3, #12
 80091fa:	693a      	ldr	r2, [r7, #16]
 80091fc:	4313      	orrs	r3, r2
 80091fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	4a19      	ldr	r2, [pc, #100]	@ (8009268 <TIM_OC4_SetConfig+0xc0>)
 8009204:	4293      	cmp	r3, r2
 8009206:	d00f      	beq.n	8009228 <TIM_OC4_SetConfig+0x80>
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	4a18      	ldr	r2, [pc, #96]	@ (800926c <TIM_OC4_SetConfig+0xc4>)
 800920c:	4293      	cmp	r3, r2
 800920e:	d00b      	beq.n	8009228 <TIM_OC4_SetConfig+0x80>
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	4a17      	ldr	r2, [pc, #92]	@ (8009270 <TIM_OC4_SetConfig+0xc8>)
 8009214:	4293      	cmp	r3, r2
 8009216:	d007      	beq.n	8009228 <TIM_OC4_SetConfig+0x80>
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	4a16      	ldr	r2, [pc, #88]	@ (8009274 <TIM_OC4_SetConfig+0xcc>)
 800921c:	4293      	cmp	r3, r2
 800921e:	d003      	beq.n	8009228 <TIM_OC4_SetConfig+0x80>
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	4a15      	ldr	r2, [pc, #84]	@ (8009278 <TIM_OC4_SetConfig+0xd0>)
 8009224:	4293      	cmp	r3, r2
 8009226:	d109      	bne.n	800923c <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009228:	697b      	ldr	r3, [r7, #20]
 800922a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800922e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	695b      	ldr	r3, [r3, #20]
 8009234:	019b      	lsls	r3, r3, #6
 8009236:	697a      	ldr	r2, [r7, #20]
 8009238:	4313      	orrs	r3, r2
 800923a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	697a      	ldr	r2, [r7, #20]
 8009240:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	68fa      	ldr	r2, [r7, #12]
 8009246:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	685a      	ldr	r2, [r3, #4]
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	693a      	ldr	r2, [r7, #16]
 8009254:	621a      	str	r2, [r3, #32]
}
 8009256:	bf00      	nop
 8009258:	371c      	adds	r7, #28
 800925a:	46bd      	mov	sp, r7
 800925c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009260:	4770      	bx	lr
 8009262:	bf00      	nop
 8009264:	feff8fff 	.word	0xfeff8fff
 8009268:	40010000 	.word	0x40010000
 800926c:	40010400 	.word	0x40010400
 8009270:	40014000 	.word	0x40014000
 8009274:	40014400 	.word	0x40014400
 8009278:	40014800 	.word	0x40014800

0800927c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800927c:	b480      	push	{r7}
 800927e:	b087      	sub	sp, #28
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
 8009284:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	6a1b      	ldr	r3, [r3, #32]
 800928a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	6a1b      	ldr	r3, [r3, #32]
 8009290:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	685b      	ldr	r3, [r3, #4]
 800929c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80092a4:	68fa      	ldr	r2, [r7, #12]
 80092a6:	4b21      	ldr	r3, [pc, #132]	@ (800932c <TIM_OC5_SetConfig+0xb0>)
 80092a8:	4013      	ands	r3, r2
 80092aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	68fa      	ldr	r2, [r7, #12]
 80092b2:	4313      	orrs	r3, r2
 80092b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80092b6:	693b      	ldr	r3, [r7, #16]
 80092b8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80092bc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	689b      	ldr	r3, [r3, #8]
 80092c2:	041b      	lsls	r3, r3, #16
 80092c4:	693a      	ldr	r2, [r7, #16]
 80092c6:	4313      	orrs	r3, r2
 80092c8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	4a18      	ldr	r2, [pc, #96]	@ (8009330 <TIM_OC5_SetConfig+0xb4>)
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d00f      	beq.n	80092f2 <TIM_OC5_SetConfig+0x76>
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	4a17      	ldr	r2, [pc, #92]	@ (8009334 <TIM_OC5_SetConfig+0xb8>)
 80092d6:	4293      	cmp	r3, r2
 80092d8:	d00b      	beq.n	80092f2 <TIM_OC5_SetConfig+0x76>
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	4a16      	ldr	r2, [pc, #88]	@ (8009338 <TIM_OC5_SetConfig+0xbc>)
 80092de:	4293      	cmp	r3, r2
 80092e0:	d007      	beq.n	80092f2 <TIM_OC5_SetConfig+0x76>
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	4a15      	ldr	r2, [pc, #84]	@ (800933c <TIM_OC5_SetConfig+0xc0>)
 80092e6:	4293      	cmp	r3, r2
 80092e8:	d003      	beq.n	80092f2 <TIM_OC5_SetConfig+0x76>
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	4a14      	ldr	r2, [pc, #80]	@ (8009340 <TIM_OC5_SetConfig+0xc4>)
 80092ee:	4293      	cmp	r3, r2
 80092f0:	d109      	bne.n	8009306 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80092f2:	697b      	ldr	r3, [r7, #20]
 80092f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80092f8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	695b      	ldr	r3, [r3, #20]
 80092fe:	021b      	lsls	r3, r3, #8
 8009300:	697a      	ldr	r2, [r7, #20]
 8009302:	4313      	orrs	r3, r2
 8009304:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	697a      	ldr	r2, [r7, #20]
 800930a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	68fa      	ldr	r2, [r7, #12]
 8009310:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	685a      	ldr	r2, [r3, #4]
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	693a      	ldr	r2, [r7, #16]
 800931e:	621a      	str	r2, [r3, #32]
}
 8009320:	bf00      	nop
 8009322:	371c      	adds	r7, #28
 8009324:	46bd      	mov	sp, r7
 8009326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932a:	4770      	bx	lr
 800932c:	fffeff8f 	.word	0xfffeff8f
 8009330:	40010000 	.word	0x40010000
 8009334:	40010400 	.word	0x40010400
 8009338:	40014000 	.word	0x40014000
 800933c:	40014400 	.word	0x40014400
 8009340:	40014800 	.word	0x40014800

08009344 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009344:	b480      	push	{r7}
 8009346:	b087      	sub	sp, #28
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
 800934c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	6a1b      	ldr	r3, [r3, #32]
 8009352:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	6a1b      	ldr	r3, [r3, #32]
 8009358:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	685b      	ldr	r3, [r3, #4]
 8009364:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800936a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800936c:	68fa      	ldr	r2, [r7, #12]
 800936e:	4b22      	ldr	r3, [pc, #136]	@ (80093f8 <TIM_OC6_SetConfig+0xb4>)
 8009370:	4013      	ands	r3, r2
 8009372:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	021b      	lsls	r3, r3, #8
 800937a:	68fa      	ldr	r2, [r7, #12]
 800937c:	4313      	orrs	r3, r2
 800937e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009380:	693b      	ldr	r3, [r7, #16]
 8009382:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009386:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	689b      	ldr	r3, [r3, #8]
 800938c:	051b      	lsls	r3, r3, #20
 800938e:	693a      	ldr	r2, [r7, #16]
 8009390:	4313      	orrs	r3, r2
 8009392:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	4a19      	ldr	r2, [pc, #100]	@ (80093fc <TIM_OC6_SetConfig+0xb8>)
 8009398:	4293      	cmp	r3, r2
 800939a:	d00f      	beq.n	80093bc <TIM_OC6_SetConfig+0x78>
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	4a18      	ldr	r2, [pc, #96]	@ (8009400 <TIM_OC6_SetConfig+0xbc>)
 80093a0:	4293      	cmp	r3, r2
 80093a2:	d00b      	beq.n	80093bc <TIM_OC6_SetConfig+0x78>
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	4a17      	ldr	r2, [pc, #92]	@ (8009404 <TIM_OC6_SetConfig+0xc0>)
 80093a8:	4293      	cmp	r3, r2
 80093aa:	d007      	beq.n	80093bc <TIM_OC6_SetConfig+0x78>
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	4a16      	ldr	r2, [pc, #88]	@ (8009408 <TIM_OC6_SetConfig+0xc4>)
 80093b0:	4293      	cmp	r3, r2
 80093b2:	d003      	beq.n	80093bc <TIM_OC6_SetConfig+0x78>
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	4a15      	ldr	r2, [pc, #84]	@ (800940c <TIM_OC6_SetConfig+0xc8>)
 80093b8:	4293      	cmp	r3, r2
 80093ba:	d109      	bne.n	80093d0 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80093bc:	697b      	ldr	r3, [r7, #20]
 80093be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80093c2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	695b      	ldr	r3, [r3, #20]
 80093c8:	029b      	lsls	r3, r3, #10
 80093ca:	697a      	ldr	r2, [r7, #20]
 80093cc:	4313      	orrs	r3, r2
 80093ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	697a      	ldr	r2, [r7, #20]
 80093d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	68fa      	ldr	r2, [r7, #12]
 80093da:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80093dc:	683b      	ldr	r3, [r7, #0]
 80093de:	685a      	ldr	r2, [r3, #4]
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	693a      	ldr	r2, [r7, #16]
 80093e8:	621a      	str	r2, [r3, #32]
}
 80093ea:	bf00      	nop
 80093ec:	371c      	adds	r7, #28
 80093ee:	46bd      	mov	sp, r7
 80093f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f4:	4770      	bx	lr
 80093f6:	bf00      	nop
 80093f8:	feff8fff 	.word	0xfeff8fff
 80093fc:	40010000 	.word	0x40010000
 8009400:	40010400 	.word	0x40010400
 8009404:	40014000 	.word	0x40014000
 8009408:	40014400 	.word	0x40014400
 800940c:	40014800 	.word	0x40014800

08009410 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009410:	b480      	push	{r7}
 8009412:	b087      	sub	sp, #28
 8009414:	af00      	add	r7, sp, #0
 8009416:	60f8      	str	r0, [r7, #12]
 8009418:	60b9      	str	r1, [r7, #8]
 800941a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	6a1b      	ldr	r3, [r3, #32]
 8009420:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	6a1b      	ldr	r3, [r3, #32]
 8009426:	f023 0201 	bic.w	r2, r3, #1
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	699b      	ldr	r3, [r3, #24]
 8009432:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009434:	693b      	ldr	r3, [r7, #16]
 8009436:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800943a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	011b      	lsls	r3, r3, #4
 8009440:	693a      	ldr	r2, [r7, #16]
 8009442:	4313      	orrs	r3, r2
 8009444:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009446:	697b      	ldr	r3, [r7, #20]
 8009448:	f023 030a 	bic.w	r3, r3, #10
 800944c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800944e:	697a      	ldr	r2, [r7, #20]
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	4313      	orrs	r3, r2
 8009454:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	693a      	ldr	r2, [r7, #16]
 800945a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	697a      	ldr	r2, [r7, #20]
 8009460:	621a      	str	r2, [r3, #32]
}
 8009462:	bf00      	nop
 8009464:	371c      	adds	r7, #28
 8009466:	46bd      	mov	sp, r7
 8009468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946c:	4770      	bx	lr

0800946e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800946e:	b480      	push	{r7}
 8009470:	b087      	sub	sp, #28
 8009472:	af00      	add	r7, sp, #0
 8009474:	60f8      	str	r0, [r7, #12]
 8009476:	60b9      	str	r1, [r7, #8]
 8009478:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	6a1b      	ldr	r3, [r3, #32]
 800947e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	6a1b      	ldr	r3, [r3, #32]
 8009484:	f023 0210 	bic.w	r2, r3, #16
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	699b      	ldr	r3, [r3, #24]
 8009490:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009492:	693b      	ldr	r3, [r7, #16]
 8009494:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009498:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	031b      	lsls	r3, r3, #12
 800949e:	693a      	ldr	r2, [r7, #16]
 80094a0:	4313      	orrs	r3, r2
 80094a2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80094a4:	697b      	ldr	r3, [r7, #20]
 80094a6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80094aa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80094ac:	68bb      	ldr	r3, [r7, #8]
 80094ae:	011b      	lsls	r3, r3, #4
 80094b0:	697a      	ldr	r2, [r7, #20]
 80094b2:	4313      	orrs	r3, r2
 80094b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	693a      	ldr	r2, [r7, #16]
 80094ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	697a      	ldr	r2, [r7, #20]
 80094c0:	621a      	str	r2, [r3, #32]
}
 80094c2:	bf00      	nop
 80094c4:	371c      	adds	r7, #28
 80094c6:	46bd      	mov	sp, r7
 80094c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094cc:	4770      	bx	lr
	...

080094d0 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80094d0:	b480      	push	{r7}
 80094d2:	b085      	sub	sp, #20
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
 80094d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	689b      	ldr	r3, [r3, #8]
 80094de:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80094e0:	68fa      	ldr	r2, [r7, #12]
 80094e2:	4b09      	ldr	r3, [pc, #36]	@ (8009508 <TIM_ITRx_SetConfig+0x38>)
 80094e4:	4013      	ands	r3, r2
 80094e6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80094e8:	683a      	ldr	r2, [r7, #0]
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	4313      	orrs	r3, r2
 80094ee:	f043 0307 	orr.w	r3, r3, #7
 80094f2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	68fa      	ldr	r2, [r7, #12]
 80094f8:	609a      	str	r2, [r3, #8]
}
 80094fa:	bf00      	nop
 80094fc:	3714      	adds	r7, #20
 80094fe:	46bd      	mov	sp, r7
 8009500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009504:	4770      	bx	lr
 8009506:	bf00      	nop
 8009508:	ffcfff8f 	.word	0xffcfff8f

0800950c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800950c:	b480      	push	{r7}
 800950e:	b087      	sub	sp, #28
 8009510:	af00      	add	r7, sp, #0
 8009512:	60f8      	str	r0, [r7, #12]
 8009514:	60b9      	str	r1, [r7, #8]
 8009516:	607a      	str	r2, [r7, #4]
 8009518:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	689b      	ldr	r3, [r3, #8]
 800951e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009520:	697b      	ldr	r3, [r7, #20]
 8009522:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009526:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	021a      	lsls	r2, r3, #8
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	431a      	orrs	r2, r3
 8009530:	68bb      	ldr	r3, [r7, #8]
 8009532:	4313      	orrs	r3, r2
 8009534:	697a      	ldr	r2, [r7, #20]
 8009536:	4313      	orrs	r3, r2
 8009538:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	697a      	ldr	r2, [r7, #20]
 800953e:	609a      	str	r2, [r3, #8]
}
 8009540:	bf00      	nop
 8009542:	371c      	adds	r7, #28
 8009544:	46bd      	mov	sp, r7
 8009546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954a:	4770      	bx	lr

0800954c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800954c:	b480      	push	{r7}
 800954e:	b087      	sub	sp, #28
 8009550:	af00      	add	r7, sp, #0
 8009552:	60f8      	str	r0, [r7, #12]
 8009554:	60b9      	str	r1, [r7, #8]
 8009556:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009558:	68bb      	ldr	r3, [r7, #8]
 800955a:	f003 031f 	and.w	r3, r3, #31
 800955e:	2201      	movs	r2, #1
 8009560:	fa02 f303 	lsl.w	r3, r2, r3
 8009564:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	6a1a      	ldr	r2, [r3, #32]
 800956a:	697b      	ldr	r3, [r7, #20]
 800956c:	43db      	mvns	r3, r3
 800956e:	401a      	ands	r2, r3
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	6a1a      	ldr	r2, [r3, #32]
 8009578:	68bb      	ldr	r3, [r7, #8]
 800957a:	f003 031f 	and.w	r3, r3, #31
 800957e:	6879      	ldr	r1, [r7, #4]
 8009580:	fa01 f303 	lsl.w	r3, r1, r3
 8009584:	431a      	orrs	r2, r3
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	621a      	str	r2, [r3, #32]
}
 800958a:	bf00      	nop
 800958c:	371c      	adds	r7, #28
 800958e:	46bd      	mov	sp, r7
 8009590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009594:	4770      	bx	lr
	...

08009598 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009598:	b580      	push	{r7, lr}
 800959a:	b084      	sub	sp, #16
 800959c:	af00      	add	r7, sp, #0
 800959e:	6078      	str	r0, [r7, #4]
 80095a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80095a2:	683b      	ldr	r3, [r7, #0]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d109      	bne.n	80095bc <HAL_TIMEx_PWMN_Start+0x24>
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80095ae:	b2db      	uxtb	r3, r3
 80095b0:	2b01      	cmp	r3, #1
 80095b2:	bf14      	ite	ne
 80095b4:	2301      	movne	r3, #1
 80095b6:	2300      	moveq	r3, #0
 80095b8:	b2db      	uxtb	r3, r3
 80095ba:	e022      	b.n	8009602 <HAL_TIMEx_PWMN_Start+0x6a>
 80095bc:	683b      	ldr	r3, [r7, #0]
 80095be:	2b04      	cmp	r3, #4
 80095c0:	d109      	bne.n	80095d6 <HAL_TIMEx_PWMN_Start+0x3e>
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80095c8:	b2db      	uxtb	r3, r3
 80095ca:	2b01      	cmp	r3, #1
 80095cc:	bf14      	ite	ne
 80095ce:	2301      	movne	r3, #1
 80095d0:	2300      	moveq	r3, #0
 80095d2:	b2db      	uxtb	r3, r3
 80095d4:	e015      	b.n	8009602 <HAL_TIMEx_PWMN_Start+0x6a>
 80095d6:	683b      	ldr	r3, [r7, #0]
 80095d8:	2b08      	cmp	r3, #8
 80095da:	d109      	bne.n	80095f0 <HAL_TIMEx_PWMN_Start+0x58>
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80095e2:	b2db      	uxtb	r3, r3
 80095e4:	2b01      	cmp	r3, #1
 80095e6:	bf14      	ite	ne
 80095e8:	2301      	movne	r3, #1
 80095ea:	2300      	moveq	r3, #0
 80095ec:	b2db      	uxtb	r3, r3
 80095ee:	e008      	b.n	8009602 <HAL_TIMEx_PWMN_Start+0x6a>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80095f6:	b2db      	uxtb	r3, r3
 80095f8:	2b01      	cmp	r3, #1
 80095fa:	bf14      	ite	ne
 80095fc:	2301      	movne	r3, #1
 80095fe:	2300      	moveq	r3, #0
 8009600:	b2db      	uxtb	r3, r3
 8009602:	2b00      	cmp	r3, #0
 8009604:	d001      	beq.n	800960a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8009606:	2301      	movs	r3, #1
 8009608:	e073      	b.n	80096f2 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d104      	bne.n	800961a <HAL_TIMEx_PWMN_Start+0x82>
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	2202      	movs	r2, #2
 8009614:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009618:	e013      	b.n	8009642 <HAL_TIMEx_PWMN_Start+0xaa>
 800961a:	683b      	ldr	r3, [r7, #0]
 800961c:	2b04      	cmp	r3, #4
 800961e:	d104      	bne.n	800962a <HAL_TIMEx_PWMN_Start+0x92>
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2202      	movs	r2, #2
 8009624:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009628:	e00b      	b.n	8009642 <HAL_TIMEx_PWMN_Start+0xaa>
 800962a:	683b      	ldr	r3, [r7, #0]
 800962c:	2b08      	cmp	r3, #8
 800962e:	d104      	bne.n	800963a <HAL_TIMEx_PWMN_Start+0xa2>
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2202      	movs	r2, #2
 8009634:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009638:	e003      	b.n	8009642 <HAL_TIMEx_PWMN_Start+0xaa>
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	2202      	movs	r2, #2
 800963e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	2204      	movs	r2, #4
 8009648:	6839      	ldr	r1, [r7, #0]
 800964a:	4618      	mov	r0, r3
 800964c:	f000 f990 	bl	8009970 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800965e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	4a25      	ldr	r2, [pc, #148]	@ (80096fc <HAL_TIMEx_PWMN_Start+0x164>)
 8009666:	4293      	cmp	r3, r2
 8009668:	d022      	beq.n	80096b0 <HAL_TIMEx_PWMN_Start+0x118>
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009672:	d01d      	beq.n	80096b0 <HAL_TIMEx_PWMN_Start+0x118>
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	4a21      	ldr	r2, [pc, #132]	@ (8009700 <HAL_TIMEx_PWMN_Start+0x168>)
 800967a:	4293      	cmp	r3, r2
 800967c:	d018      	beq.n	80096b0 <HAL_TIMEx_PWMN_Start+0x118>
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	4a20      	ldr	r2, [pc, #128]	@ (8009704 <HAL_TIMEx_PWMN_Start+0x16c>)
 8009684:	4293      	cmp	r3, r2
 8009686:	d013      	beq.n	80096b0 <HAL_TIMEx_PWMN_Start+0x118>
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	4a1e      	ldr	r2, [pc, #120]	@ (8009708 <HAL_TIMEx_PWMN_Start+0x170>)
 800968e:	4293      	cmp	r3, r2
 8009690:	d00e      	beq.n	80096b0 <HAL_TIMEx_PWMN_Start+0x118>
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	4a1d      	ldr	r2, [pc, #116]	@ (800970c <HAL_TIMEx_PWMN_Start+0x174>)
 8009698:	4293      	cmp	r3, r2
 800969a:	d009      	beq.n	80096b0 <HAL_TIMEx_PWMN_Start+0x118>
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	4a1b      	ldr	r2, [pc, #108]	@ (8009710 <HAL_TIMEx_PWMN_Start+0x178>)
 80096a2:	4293      	cmp	r3, r2
 80096a4:	d004      	beq.n	80096b0 <HAL_TIMEx_PWMN_Start+0x118>
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	4a1a      	ldr	r2, [pc, #104]	@ (8009714 <HAL_TIMEx_PWMN_Start+0x17c>)
 80096ac:	4293      	cmp	r3, r2
 80096ae:	d115      	bne.n	80096dc <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	689a      	ldr	r2, [r3, #8]
 80096b6:	4b18      	ldr	r3, [pc, #96]	@ (8009718 <HAL_TIMEx_PWMN_Start+0x180>)
 80096b8:	4013      	ands	r3, r2
 80096ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	2b06      	cmp	r3, #6
 80096c0:	d015      	beq.n	80096ee <HAL_TIMEx_PWMN_Start+0x156>
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80096c8:	d011      	beq.n	80096ee <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	681a      	ldr	r2, [r3, #0]
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	f042 0201 	orr.w	r2, r2, #1
 80096d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80096da:	e008      	b.n	80096ee <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	681a      	ldr	r2, [r3, #0]
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	f042 0201 	orr.w	r2, r2, #1
 80096ea:	601a      	str	r2, [r3, #0]
 80096ec:	e000      	b.n	80096f0 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80096ee:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80096f0:	2300      	movs	r3, #0
}
 80096f2:	4618      	mov	r0, r3
 80096f4:	3710      	adds	r7, #16
 80096f6:	46bd      	mov	sp, r7
 80096f8:	bd80      	pop	{r7, pc}
 80096fa:	bf00      	nop
 80096fc:	40010000 	.word	0x40010000
 8009700:	40000400 	.word	0x40000400
 8009704:	40000800 	.word	0x40000800
 8009708:	40000c00 	.word	0x40000c00
 800970c:	40010400 	.word	0x40010400
 8009710:	40001800 	.word	0x40001800
 8009714:	40014000 	.word	0x40014000
 8009718:	00010007 	.word	0x00010007

0800971c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800971c:	b480      	push	{r7}
 800971e:	b085      	sub	sp, #20
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
 8009724:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800972c:	2b01      	cmp	r3, #1
 800972e:	d101      	bne.n	8009734 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009730:	2302      	movs	r3, #2
 8009732:	e06d      	b.n	8009810 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2201      	movs	r2, #1
 8009738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2202      	movs	r2, #2
 8009740:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	685b      	ldr	r3, [r3, #4]
 800974a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	689b      	ldr	r3, [r3, #8]
 8009752:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	4a30      	ldr	r2, [pc, #192]	@ (800981c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800975a:	4293      	cmp	r3, r2
 800975c:	d004      	beq.n	8009768 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	4a2f      	ldr	r2, [pc, #188]	@ (8009820 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009764:	4293      	cmp	r3, r2
 8009766:	d108      	bne.n	800977a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800976e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009770:	683b      	ldr	r3, [r7, #0]
 8009772:	685b      	ldr	r3, [r3, #4]
 8009774:	68fa      	ldr	r2, [r7, #12]
 8009776:	4313      	orrs	r3, r2
 8009778:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009780:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	68fa      	ldr	r2, [r7, #12]
 8009788:	4313      	orrs	r3, r2
 800978a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	68fa      	ldr	r2, [r7, #12]
 8009792:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	4a20      	ldr	r2, [pc, #128]	@ (800981c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800979a:	4293      	cmp	r3, r2
 800979c:	d022      	beq.n	80097e4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80097a6:	d01d      	beq.n	80097e4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	4a1d      	ldr	r2, [pc, #116]	@ (8009824 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80097ae:	4293      	cmp	r3, r2
 80097b0:	d018      	beq.n	80097e4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	4a1c      	ldr	r2, [pc, #112]	@ (8009828 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80097b8:	4293      	cmp	r3, r2
 80097ba:	d013      	beq.n	80097e4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	4a1a      	ldr	r2, [pc, #104]	@ (800982c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80097c2:	4293      	cmp	r3, r2
 80097c4:	d00e      	beq.n	80097e4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	4a15      	ldr	r2, [pc, #84]	@ (8009820 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80097cc:	4293      	cmp	r3, r2
 80097ce:	d009      	beq.n	80097e4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	4a16      	ldr	r2, [pc, #88]	@ (8009830 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80097d6:	4293      	cmp	r3, r2
 80097d8:	d004      	beq.n	80097e4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	4a15      	ldr	r2, [pc, #84]	@ (8009834 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80097e0:	4293      	cmp	r3, r2
 80097e2:	d10c      	bne.n	80097fe <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80097e4:	68bb      	ldr	r3, [r7, #8]
 80097e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80097ea:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	689b      	ldr	r3, [r3, #8]
 80097f0:	68ba      	ldr	r2, [r7, #8]
 80097f2:	4313      	orrs	r3, r2
 80097f4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	68ba      	ldr	r2, [r7, #8]
 80097fc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	2201      	movs	r2, #1
 8009802:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	2200      	movs	r2, #0
 800980a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800980e:	2300      	movs	r3, #0
}
 8009810:	4618      	mov	r0, r3
 8009812:	3714      	adds	r7, #20
 8009814:	46bd      	mov	sp, r7
 8009816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800981a:	4770      	bx	lr
 800981c:	40010000 	.word	0x40010000
 8009820:	40010400 	.word	0x40010400
 8009824:	40000400 	.word	0x40000400
 8009828:	40000800 	.word	0x40000800
 800982c:	40000c00 	.word	0x40000c00
 8009830:	40001800 	.word	0x40001800
 8009834:	40014000 	.word	0x40014000

08009838 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009838:	b480      	push	{r7}
 800983a:	b085      	sub	sp, #20
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
 8009840:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009842:	2300      	movs	r3, #0
 8009844:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800984c:	2b01      	cmp	r3, #1
 800984e:	d101      	bne.n	8009854 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009850:	2302      	movs	r3, #2
 8009852:	e065      	b.n	8009920 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	2201      	movs	r2, #1
 8009858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	68db      	ldr	r3, [r3, #12]
 8009866:	4313      	orrs	r3, r2
 8009868:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009870:	683b      	ldr	r3, [r7, #0]
 8009872:	689b      	ldr	r3, [r3, #8]
 8009874:	4313      	orrs	r3, r2
 8009876:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800987e:	683b      	ldr	r3, [r7, #0]
 8009880:	685b      	ldr	r3, [r3, #4]
 8009882:	4313      	orrs	r3, r2
 8009884:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800988c:	683b      	ldr	r3, [r7, #0]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	4313      	orrs	r3, r2
 8009892:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800989a:	683b      	ldr	r3, [r7, #0]
 800989c:	691b      	ldr	r3, [r3, #16]
 800989e:	4313      	orrs	r3, r2
 80098a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	695b      	ldr	r3, [r3, #20]
 80098ac:	4313      	orrs	r3, r2
 80098ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80098b6:	683b      	ldr	r3, [r7, #0]
 80098b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098ba:	4313      	orrs	r3, r2
 80098bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	699b      	ldr	r3, [r3, #24]
 80098c8:	041b      	lsls	r3, r3, #16
 80098ca:	4313      	orrs	r3, r2
 80098cc:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	4a16      	ldr	r2, [pc, #88]	@ (800992c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80098d4:	4293      	cmp	r3, r2
 80098d6:	d004      	beq.n	80098e2 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	4a14      	ldr	r2, [pc, #80]	@ (8009930 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80098de:	4293      	cmp	r3, r2
 80098e0:	d115      	bne.n	800990e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098ec:	051b      	lsls	r3, r3, #20
 80098ee:	4313      	orrs	r3, r2
 80098f0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	69db      	ldr	r3, [r3, #28]
 80098fc:	4313      	orrs	r3, r2
 80098fe:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8009906:	683b      	ldr	r3, [r7, #0]
 8009908:	6a1b      	ldr	r3, [r3, #32]
 800990a:	4313      	orrs	r3, r2
 800990c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	68fa      	ldr	r2, [r7, #12]
 8009914:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2200      	movs	r2, #0
 800991a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800991e:	2300      	movs	r3, #0
}
 8009920:	4618      	mov	r0, r3
 8009922:	3714      	adds	r7, #20
 8009924:	46bd      	mov	sp, r7
 8009926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992a:	4770      	bx	lr
 800992c:	40010000 	.word	0x40010000
 8009930:	40010400 	.word	0x40010400

08009934 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009934:	b480      	push	{r7}
 8009936:	b083      	sub	sp, #12
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800993c:	bf00      	nop
 800993e:	370c      	adds	r7, #12
 8009940:	46bd      	mov	sp, r7
 8009942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009946:	4770      	bx	lr

08009948 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009948:	b480      	push	{r7}
 800994a:	b083      	sub	sp, #12
 800994c:	af00      	add	r7, sp, #0
 800994e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009950:	bf00      	nop
 8009952:	370c      	adds	r7, #12
 8009954:	46bd      	mov	sp, r7
 8009956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995a:	4770      	bx	lr

0800995c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800995c:	b480      	push	{r7}
 800995e:	b083      	sub	sp, #12
 8009960:	af00      	add	r7, sp, #0
 8009962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009964:	bf00      	nop
 8009966:	370c      	adds	r7, #12
 8009968:	46bd      	mov	sp, r7
 800996a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996e:	4770      	bx	lr

08009970 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8009970:	b480      	push	{r7}
 8009972:	b087      	sub	sp, #28
 8009974:	af00      	add	r7, sp, #0
 8009976:	60f8      	str	r0, [r7, #12]
 8009978:	60b9      	str	r1, [r7, #8]
 800997a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800997c:	68bb      	ldr	r3, [r7, #8]
 800997e:	f003 030f 	and.w	r3, r3, #15
 8009982:	2204      	movs	r2, #4
 8009984:	fa02 f303 	lsl.w	r3, r2, r3
 8009988:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	6a1a      	ldr	r2, [r3, #32]
 800998e:	697b      	ldr	r3, [r7, #20]
 8009990:	43db      	mvns	r3, r3
 8009992:	401a      	ands	r2, r3
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	6a1a      	ldr	r2, [r3, #32]
 800999c:	68bb      	ldr	r3, [r7, #8]
 800999e:	f003 030f 	and.w	r3, r3, #15
 80099a2:	6879      	ldr	r1, [r7, #4]
 80099a4:	fa01 f303 	lsl.w	r3, r1, r3
 80099a8:	431a      	orrs	r2, r3
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	621a      	str	r2, [r3, #32]
}
 80099ae:	bf00      	nop
 80099b0:	371c      	adds	r7, #28
 80099b2:	46bd      	mov	sp, r7
 80099b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b8:	4770      	bx	lr
	...

080099bc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80099bc:	b084      	sub	sp, #16
 80099be:	b580      	push	{r7, lr}
 80099c0:	b084      	sub	sp, #16
 80099c2:	af00      	add	r7, sp, #0
 80099c4:	6078      	str	r0, [r7, #4]
 80099c6:	f107 001c 	add.w	r0, r7, #28
 80099ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80099ce:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80099d2:	2b01      	cmp	r3, #1
 80099d4:	d121      	bne.n	8009a1a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099da:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	68da      	ldr	r2, [r3, #12]
 80099e6:	4b2c      	ldr	r3, [pc, #176]	@ (8009a98 <USB_CoreInit+0xdc>)
 80099e8:	4013      	ands	r3, r2
 80099ea:	687a      	ldr	r2, [r7, #4]
 80099ec:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	68db      	ldr	r3, [r3, #12]
 80099f2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80099fa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80099fe:	2b01      	cmp	r3, #1
 8009a00:	d105      	bne.n	8009a0e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	68db      	ldr	r3, [r3, #12]
 8009a06:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009a0e:	6878      	ldr	r0, [r7, #4]
 8009a10:	f001 faf6 	bl	800b000 <USB_CoreReset>
 8009a14:	4603      	mov	r3, r0
 8009a16:	73fb      	strb	r3, [r7, #15]
 8009a18:	e01b      	b.n	8009a52 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	68db      	ldr	r3, [r3, #12]
 8009a1e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009a26:	6878      	ldr	r0, [r7, #4]
 8009a28:	f001 faea 	bl	800b000 <USB_CoreReset>
 8009a2c:	4603      	mov	r3, r0
 8009a2e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009a30:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d106      	bne.n	8009a46 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a3c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	639a      	str	r2, [r3, #56]	@ 0x38
 8009a44:	e005      	b.n	8009a52 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a4a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009a52:	7fbb      	ldrb	r3, [r7, #30]
 8009a54:	2b01      	cmp	r3, #1
 8009a56:	d116      	bne.n	8009a86 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a5c:	b29a      	uxth	r2, r3
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009a66:	4b0d      	ldr	r3, [pc, #52]	@ (8009a9c <USB_CoreInit+0xe0>)
 8009a68:	4313      	orrs	r3, r2
 8009a6a:	687a      	ldr	r2, [r7, #4]
 8009a6c:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	689b      	ldr	r3, [r3, #8]
 8009a72:	f043 0206 	orr.w	r2, r3, #6
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	689b      	ldr	r3, [r3, #8]
 8009a7e:	f043 0220 	orr.w	r2, r3, #32
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009a86:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a88:	4618      	mov	r0, r3
 8009a8a:	3710      	adds	r7, #16
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009a92:	b004      	add	sp, #16
 8009a94:	4770      	bx	lr
 8009a96:	bf00      	nop
 8009a98:	ffbdffbf 	.word	0xffbdffbf
 8009a9c:	03ee0000 	.word	0x03ee0000

08009aa0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009aa0:	b480      	push	{r7}
 8009aa2:	b087      	sub	sp, #28
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	60f8      	str	r0, [r7, #12]
 8009aa8:	60b9      	str	r1, [r7, #8]
 8009aaa:	4613      	mov	r3, r2
 8009aac:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8009aae:	79fb      	ldrb	r3, [r7, #7]
 8009ab0:	2b02      	cmp	r3, #2
 8009ab2:	d165      	bne.n	8009b80 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009ab4:	68bb      	ldr	r3, [r7, #8]
 8009ab6:	4a41      	ldr	r2, [pc, #260]	@ (8009bbc <USB_SetTurnaroundTime+0x11c>)
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	d906      	bls.n	8009aca <USB_SetTurnaroundTime+0x2a>
 8009abc:	68bb      	ldr	r3, [r7, #8]
 8009abe:	4a40      	ldr	r2, [pc, #256]	@ (8009bc0 <USB_SetTurnaroundTime+0x120>)
 8009ac0:	4293      	cmp	r3, r2
 8009ac2:	d202      	bcs.n	8009aca <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009ac4:	230f      	movs	r3, #15
 8009ac6:	617b      	str	r3, [r7, #20]
 8009ac8:	e062      	b.n	8009b90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8009aca:	68bb      	ldr	r3, [r7, #8]
 8009acc:	4a3c      	ldr	r2, [pc, #240]	@ (8009bc0 <USB_SetTurnaroundTime+0x120>)
 8009ace:	4293      	cmp	r3, r2
 8009ad0:	d306      	bcc.n	8009ae0 <USB_SetTurnaroundTime+0x40>
 8009ad2:	68bb      	ldr	r3, [r7, #8]
 8009ad4:	4a3b      	ldr	r2, [pc, #236]	@ (8009bc4 <USB_SetTurnaroundTime+0x124>)
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	d202      	bcs.n	8009ae0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8009ada:	230e      	movs	r3, #14
 8009adc:	617b      	str	r3, [r7, #20]
 8009ade:	e057      	b.n	8009b90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	4a38      	ldr	r2, [pc, #224]	@ (8009bc4 <USB_SetTurnaroundTime+0x124>)
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d306      	bcc.n	8009af6 <USB_SetTurnaroundTime+0x56>
 8009ae8:	68bb      	ldr	r3, [r7, #8]
 8009aea:	4a37      	ldr	r2, [pc, #220]	@ (8009bc8 <USB_SetTurnaroundTime+0x128>)
 8009aec:	4293      	cmp	r3, r2
 8009aee:	d202      	bcs.n	8009af6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009af0:	230d      	movs	r3, #13
 8009af2:	617b      	str	r3, [r7, #20]
 8009af4:	e04c      	b.n	8009b90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	4a33      	ldr	r2, [pc, #204]	@ (8009bc8 <USB_SetTurnaroundTime+0x128>)
 8009afa:	4293      	cmp	r3, r2
 8009afc:	d306      	bcc.n	8009b0c <USB_SetTurnaroundTime+0x6c>
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	4a32      	ldr	r2, [pc, #200]	@ (8009bcc <USB_SetTurnaroundTime+0x12c>)
 8009b02:	4293      	cmp	r3, r2
 8009b04:	d802      	bhi.n	8009b0c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8009b06:	230c      	movs	r3, #12
 8009b08:	617b      	str	r3, [r7, #20]
 8009b0a:	e041      	b.n	8009b90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009b0c:	68bb      	ldr	r3, [r7, #8]
 8009b0e:	4a2f      	ldr	r2, [pc, #188]	@ (8009bcc <USB_SetTurnaroundTime+0x12c>)
 8009b10:	4293      	cmp	r3, r2
 8009b12:	d906      	bls.n	8009b22 <USB_SetTurnaroundTime+0x82>
 8009b14:	68bb      	ldr	r3, [r7, #8]
 8009b16:	4a2e      	ldr	r2, [pc, #184]	@ (8009bd0 <USB_SetTurnaroundTime+0x130>)
 8009b18:	4293      	cmp	r3, r2
 8009b1a:	d802      	bhi.n	8009b22 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8009b1c:	230b      	movs	r3, #11
 8009b1e:	617b      	str	r3, [r7, #20]
 8009b20:	e036      	b.n	8009b90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8009b22:	68bb      	ldr	r3, [r7, #8]
 8009b24:	4a2a      	ldr	r2, [pc, #168]	@ (8009bd0 <USB_SetTurnaroundTime+0x130>)
 8009b26:	4293      	cmp	r3, r2
 8009b28:	d906      	bls.n	8009b38 <USB_SetTurnaroundTime+0x98>
 8009b2a:	68bb      	ldr	r3, [r7, #8]
 8009b2c:	4a29      	ldr	r2, [pc, #164]	@ (8009bd4 <USB_SetTurnaroundTime+0x134>)
 8009b2e:	4293      	cmp	r3, r2
 8009b30:	d802      	bhi.n	8009b38 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8009b32:	230a      	movs	r3, #10
 8009b34:	617b      	str	r3, [r7, #20]
 8009b36:	e02b      	b.n	8009b90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	4a26      	ldr	r2, [pc, #152]	@ (8009bd4 <USB_SetTurnaroundTime+0x134>)
 8009b3c:	4293      	cmp	r3, r2
 8009b3e:	d906      	bls.n	8009b4e <USB_SetTurnaroundTime+0xae>
 8009b40:	68bb      	ldr	r3, [r7, #8]
 8009b42:	4a25      	ldr	r2, [pc, #148]	@ (8009bd8 <USB_SetTurnaroundTime+0x138>)
 8009b44:	4293      	cmp	r3, r2
 8009b46:	d202      	bcs.n	8009b4e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009b48:	2309      	movs	r3, #9
 8009b4a:	617b      	str	r3, [r7, #20]
 8009b4c:	e020      	b.n	8009b90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8009b4e:	68bb      	ldr	r3, [r7, #8]
 8009b50:	4a21      	ldr	r2, [pc, #132]	@ (8009bd8 <USB_SetTurnaroundTime+0x138>)
 8009b52:	4293      	cmp	r3, r2
 8009b54:	d306      	bcc.n	8009b64 <USB_SetTurnaroundTime+0xc4>
 8009b56:	68bb      	ldr	r3, [r7, #8]
 8009b58:	4a20      	ldr	r2, [pc, #128]	@ (8009bdc <USB_SetTurnaroundTime+0x13c>)
 8009b5a:	4293      	cmp	r3, r2
 8009b5c:	d802      	bhi.n	8009b64 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8009b5e:	2308      	movs	r3, #8
 8009b60:	617b      	str	r3, [r7, #20]
 8009b62:	e015      	b.n	8009b90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009b64:	68bb      	ldr	r3, [r7, #8]
 8009b66:	4a1d      	ldr	r2, [pc, #116]	@ (8009bdc <USB_SetTurnaroundTime+0x13c>)
 8009b68:	4293      	cmp	r3, r2
 8009b6a:	d906      	bls.n	8009b7a <USB_SetTurnaroundTime+0xda>
 8009b6c:	68bb      	ldr	r3, [r7, #8]
 8009b6e:	4a1c      	ldr	r2, [pc, #112]	@ (8009be0 <USB_SetTurnaroundTime+0x140>)
 8009b70:	4293      	cmp	r3, r2
 8009b72:	d202      	bcs.n	8009b7a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009b74:	2307      	movs	r3, #7
 8009b76:	617b      	str	r3, [r7, #20]
 8009b78:	e00a      	b.n	8009b90 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8009b7a:	2306      	movs	r3, #6
 8009b7c:	617b      	str	r3, [r7, #20]
 8009b7e:	e007      	b.n	8009b90 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009b80:	79fb      	ldrb	r3, [r7, #7]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d102      	bne.n	8009b8c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009b86:	2309      	movs	r3, #9
 8009b88:	617b      	str	r3, [r7, #20]
 8009b8a:	e001      	b.n	8009b90 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009b8c:	2309      	movs	r3, #9
 8009b8e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	68db      	ldr	r3, [r3, #12]
 8009b94:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	68da      	ldr	r2, [r3, #12]
 8009ba0:	697b      	ldr	r3, [r7, #20]
 8009ba2:	029b      	lsls	r3, r3, #10
 8009ba4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8009ba8:	431a      	orrs	r2, r3
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009bae:	2300      	movs	r3, #0
}
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	371c      	adds	r7, #28
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bba:	4770      	bx	lr
 8009bbc:	00d8acbf 	.word	0x00d8acbf
 8009bc0:	00e4e1c0 	.word	0x00e4e1c0
 8009bc4:	00f42400 	.word	0x00f42400
 8009bc8:	01067380 	.word	0x01067380
 8009bcc:	011a499f 	.word	0x011a499f
 8009bd0:	01312cff 	.word	0x01312cff
 8009bd4:	014ca43f 	.word	0x014ca43f
 8009bd8:	016e3600 	.word	0x016e3600
 8009bdc:	01a6ab1f 	.word	0x01a6ab1f
 8009be0:	01e84800 	.word	0x01e84800

08009be4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009be4:	b480      	push	{r7}
 8009be6:	b083      	sub	sp, #12
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	689b      	ldr	r3, [r3, #8]
 8009bf0:	f043 0201 	orr.w	r2, r3, #1
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009bf8:	2300      	movs	r3, #0
}
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	370c      	adds	r7, #12
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c04:	4770      	bx	lr

08009c06 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009c06:	b480      	push	{r7}
 8009c08:	b083      	sub	sp, #12
 8009c0a:	af00      	add	r7, sp, #0
 8009c0c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	689b      	ldr	r3, [r3, #8]
 8009c12:	f023 0201 	bic.w	r2, r3, #1
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009c1a:	2300      	movs	r3, #0
}
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	370c      	adds	r7, #12
 8009c20:	46bd      	mov	sp, r7
 8009c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c26:	4770      	bx	lr

08009c28 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	b084      	sub	sp, #16
 8009c2c:	af00      	add	r7, sp, #0
 8009c2e:	6078      	str	r0, [r7, #4]
 8009c30:	460b      	mov	r3, r1
 8009c32:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009c34:	2300      	movs	r3, #0
 8009c36:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	68db      	ldr	r3, [r3, #12]
 8009c3c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009c44:	78fb      	ldrb	r3, [r7, #3]
 8009c46:	2b01      	cmp	r3, #1
 8009c48:	d115      	bne.n	8009c76 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	68db      	ldr	r3, [r3, #12]
 8009c4e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009c56:	200a      	movs	r0, #10
 8009c58:	f7f8 fa14 	bl	8002084 <HAL_Delay>
      ms += 10U;
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	330a      	adds	r3, #10
 8009c60:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009c62:	6878      	ldr	r0, [r7, #4]
 8009c64:	f001 f93b 	bl	800aede <USB_GetMode>
 8009c68:	4603      	mov	r3, r0
 8009c6a:	2b01      	cmp	r3, #1
 8009c6c:	d01e      	beq.n	8009cac <USB_SetCurrentMode+0x84>
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	2bc7      	cmp	r3, #199	@ 0xc7
 8009c72:	d9f0      	bls.n	8009c56 <USB_SetCurrentMode+0x2e>
 8009c74:	e01a      	b.n	8009cac <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009c76:	78fb      	ldrb	r3, [r7, #3]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d115      	bne.n	8009ca8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	68db      	ldr	r3, [r3, #12]
 8009c80:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009c88:	200a      	movs	r0, #10
 8009c8a:	f7f8 f9fb 	bl	8002084 <HAL_Delay>
      ms += 10U;
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	330a      	adds	r3, #10
 8009c92:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f001 f922 	bl	800aede <USB_GetMode>
 8009c9a:	4603      	mov	r3, r0
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d005      	beq.n	8009cac <USB_SetCurrentMode+0x84>
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	2bc7      	cmp	r3, #199	@ 0xc7
 8009ca4:	d9f0      	bls.n	8009c88 <USB_SetCurrentMode+0x60>
 8009ca6:	e001      	b.n	8009cac <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009ca8:	2301      	movs	r3, #1
 8009caa:	e005      	b.n	8009cb8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	2bc8      	cmp	r3, #200	@ 0xc8
 8009cb0:	d101      	bne.n	8009cb6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009cb2:	2301      	movs	r3, #1
 8009cb4:	e000      	b.n	8009cb8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009cb6:	2300      	movs	r3, #0
}
 8009cb8:	4618      	mov	r0, r3
 8009cba:	3710      	adds	r7, #16
 8009cbc:	46bd      	mov	sp, r7
 8009cbe:	bd80      	pop	{r7, pc}

08009cc0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009cc0:	b084      	sub	sp, #16
 8009cc2:	b580      	push	{r7, lr}
 8009cc4:	b086      	sub	sp, #24
 8009cc6:	af00      	add	r7, sp, #0
 8009cc8:	6078      	str	r0, [r7, #4]
 8009cca:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009cce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009cda:	2300      	movs	r3, #0
 8009cdc:	613b      	str	r3, [r7, #16]
 8009cde:	e009      	b.n	8009cf4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009ce0:	687a      	ldr	r2, [r7, #4]
 8009ce2:	693b      	ldr	r3, [r7, #16]
 8009ce4:	3340      	adds	r3, #64	@ 0x40
 8009ce6:	009b      	lsls	r3, r3, #2
 8009ce8:	4413      	add	r3, r2
 8009cea:	2200      	movs	r2, #0
 8009cec:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009cee:	693b      	ldr	r3, [r7, #16]
 8009cf0:	3301      	adds	r3, #1
 8009cf2:	613b      	str	r3, [r7, #16]
 8009cf4:	693b      	ldr	r3, [r7, #16]
 8009cf6:	2b0e      	cmp	r3, #14
 8009cf8:	d9f2      	bls.n	8009ce0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009cfa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d11c      	bne.n	8009d3c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d08:	685b      	ldr	r3, [r3, #4]
 8009d0a:	68fa      	ldr	r2, [r7, #12]
 8009d0c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009d10:	f043 0302 	orr.w	r3, r3, #2
 8009d14:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d1a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	601a      	str	r2, [r3, #0]
 8009d3a:	e005      	b.n	8009d48 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d40:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009d4e:	461a      	mov	r2, r3
 8009d50:	2300      	movs	r3, #0
 8009d52:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009d54:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009d58:	2b01      	cmp	r3, #1
 8009d5a:	d10d      	bne.n	8009d78 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009d5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d104      	bne.n	8009d6e <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009d64:	2100      	movs	r1, #0
 8009d66:	6878      	ldr	r0, [r7, #4]
 8009d68:	f000 f968 	bl	800a03c <USB_SetDevSpeed>
 8009d6c:	e008      	b.n	8009d80 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009d6e:	2101      	movs	r1, #1
 8009d70:	6878      	ldr	r0, [r7, #4]
 8009d72:	f000 f963 	bl	800a03c <USB_SetDevSpeed>
 8009d76:	e003      	b.n	8009d80 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009d78:	2103      	movs	r1, #3
 8009d7a:	6878      	ldr	r0, [r7, #4]
 8009d7c:	f000 f95e 	bl	800a03c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009d80:	2110      	movs	r1, #16
 8009d82:	6878      	ldr	r0, [r7, #4]
 8009d84:	f000 f8fa 	bl	8009f7c <USB_FlushTxFifo>
 8009d88:	4603      	mov	r3, r0
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d001      	beq.n	8009d92 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8009d8e:	2301      	movs	r3, #1
 8009d90:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009d92:	6878      	ldr	r0, [r7, #4]
 8009d94:	f000 f924 	bl	8009fe0 <USB_FlushRxFifo>
 8009d98:	4603      	mov	r3, r0
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d001      	beq.n	8009da2 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8009d9e:	2301      	movs	r3, #1
 8009da0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009da8:	461a      	mov	r2, r3
 8009daa:	2300      	movs	r3, #0
 8009dac:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009db4:	461a      	mov	r2, r3
 8009db6:	2300      	movs	r3, #0
 8009db8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009dc0:	461a      	mov	r2, r3
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	613b      	str	r3, [r7, #16]
 8009dca:	e043      	b.n	8009e54 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009dcc:	693b      	ldr	r3, [r7, #16]
 8009dce:	015a      	lsls	r2, r3, #5
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	4413      	add	r3, r2
 8009dd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009dde:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009de2:	d118      	bne.n	8009e16 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8009de4:	693b      	ldr	r3, [r7, #16]
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d10a      	bne.n	8009e00 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009dea:	693b      	ldr	r3, [r7, #16]
 8009dec:	015a      	lsls	r2, r3, #5
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	4413      	add	r3, r2
 8009df2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009df6:	461a      	mov	r2, r3
 8009df8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009dfc:	6013      	str	r3, [r2, #0]
 8009dfe:	e013      	b.n	8009e28 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009e00:	693b      	ldr	r3, [r7, #16]
 8009e02:	015a      	lsls	r2, r3, #5
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	4413      	add	r3, r2
 8009e08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e0c:	461a      	mov	r2, r3
 8009e0e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009e12:	6013      	str	r3, [r2, #0]
 8009e14:	e008      	b.n	8009e28 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009e16:	693b      	ldr	r3, [r7, #16]
 8009e18:	015a      	lsls	r2, r3, #5
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	4413      	add	r3, r2
 8009e1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e22:	461a      	mov	r2, r3
 8009e24:	2300      	movs	r3, #0
 8009e26:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009e28:	693b      	ldr	r3, [r7, #16]
 8009e2a:	015a      	lsls	r2, r3, #5
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	4413      	add	r3, r2
 8009e30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e34:	461a      	mov	r2, r3
 8009e36:	2300      	movs	r3, #0
 8009e38:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009e3a:	693b      	ldr	r3, [r7, #16]
 8009e3c:	015a      	lsls	r2, r3, #5
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	4413      	add	r3, r2
 8009e42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e46:	461a      	mov	r2, r3
 8009e48:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009e4c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009e4e:	693b      	ldr	r3, [r7, #16]
 8009e50:	3301      	adds	r3, #1
 8009e52:	613b      	str	r3, [r7, #16]
 8009e54:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009e58:	461a      	mov	r2, r3
 8009e5a:	693b      	ldr	r3, [r7, #16]
 8009e5c:	4293      	cmp	r3, r2
 8009e5e:	d3b5      	bcc.n	8009dcc <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009e60:	2300      	movs	r3, #0
 8009e62:	613b      	str	r3, [r7, #16]
 8009e64:	e043      	b.n	8009eee <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009e66:	693b      	ldr	r3, [r7, #16]
 8009e68:	015a      	lsls	r2, r3, #5
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	4413      	add	r3, r2
 8009e6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009e78:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009e7c:	d118      	bne.n	8009eb0 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8009e7e:	693b      	ldr	r3, [r7, #16]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d10a      	bne.n	8009e9a <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009e84:	693b      	ldr	r3, [r7, #16]
 8009e86:	015a      	lsls	r2, r3, #5
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	4413      	add	r3, r2
 8009e8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e90:	461a      	mov	r2, r3
 8009e92:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009e96:	6013      	str	r3, [r2, #0]
 8009e98:	e013      	b.n	8009ec2 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009e9a:	693b      	ldr	r3, [r7, #16]
 8009e9c:	015a      	lsls	r2, r3, #5
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	4413      	add	r3, r2
 8009ea2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ea6:	461a      	mov	r2, r3
 8009ea8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009eac:	6013      	str	r3, [r2, #0]
 8009eae:	e008      	b.n	8009ec2 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009eb0:	693b      	ldr	r3, [r7, #16]
 8009eb2:	015a      	lsls	r2, r3, #5
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	4413      	add	r3, r2
 8009eb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ebc:	461a      	mov	r2, r3
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009ec2:	693b      	ldr	r3, [r7, #16]
 8009ec4:	015a      	lsls	r2, r3, #5
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	4413      	add	r3, r2
 8009eca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ece:	461a      	mov	r2, r3
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009ed4:	693b      	ldr	r3, [r7, #16]
 8009ed6:	015a      	lsls	r2, r3, #5
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	4413      	add	r3, r2
 8009edc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ee0:	461a      	mov	r2, r3
 8009ee2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009ee6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009ee8:	693b      	ldr	r3, [r7, #16]
 8009eea:	3301      	adds	r3, #1
 8009eec:	613b      	str	r3, [r7, #16]
 8009eee:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009ef2:	461a      	mov	r2, r3
 8009ef4:	693b      	ldr	r3, [r7, #16]
 8009ef6:	4293      	cmp	r3, r2
 8009ef8:	d3b5      	bcc.n	8009e66 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f00:	691b      	ldr	r3, [r3, #16]
 8009f02:	68fa      	ldr	r2, [r7, #12]
 8009f04:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009f08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009f0c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	2200      	movs	r2, #0
 8009f12:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8009f1a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009f1c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d105      	bne.n	8009f30 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	699b      	ldr	r3, [r3, #24]
 8009f28:	f043 0210 	orr.w	r2, r3, #16
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	699a      	ldr	r2, [r3, #24]
 8009f34:	4b0f      	ldr	r3, [pc, #60]	@ (8009f74 <USB_DevInit+0x2b4>)
 8009f36:	4313      	orrs	r3, r2
 8009f38:	687a      	ldr	r2, [r7, #4]
 8009f3a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009f3c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d005      	beq.n	8009f50 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	699b      	ldr	r3, [r3, #24]
 8009f48:	f043 0208 	orr.w	r2, r3, #8
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009f50:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009f54:	2b01      	cmp	r3, #1
 8009f56:	d105      	bne.n	8009f64 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	699a      	ldr	r2, [r3, #24]
 8009f5c:	4b06      	ldr	r3, [pc, #24]	@ (8009f78 <USB_DevInit+0x2b8>)
 8009f5e:	4313      	orrs	r3, r2
 8009f60:	687a      	ldr	r2, [r7, #4]
 8009f62:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009f64:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f66:	4618      	mov	r0, r3
 8009f68:	3718      	adds	r7, #24
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009f70:	b004      	add	sp, #16
 8009f72:	4770      	bx	lr
 8009f74:	803c3800 	.word	0x803c3800
 8009f78:	40000004 	.word	0x40000004

08009f7c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009f7c:	b480      	push	{r7}
 8009f7e:	b085      	sub	sp, #20
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
 8009f84:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009f86:	2300      	movs	r3, #0
 8009f88:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	3301      	adds	r3, #1
 8009f8e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009f96:	d901      	bls.n	8009f9c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009f98:	2303      	movs	r3, #3
 8009f9a:	e01b      	b.n	8009fd4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	691b      	ldr	r3, [r3, #16]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	daf2      	bge.n	8009f8a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	019b      	lsls	r3, r3, #6
 8009fac:	f043 0220 	orr.w	r2, r3, #32
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	3301      	adds	r3, #1
 8009fb8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009fc0:	d901      	bls.n	8009fc6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009fc2:	2303      	movs	r3, #3
 8009fc4:	e006      	b.n	8009fd4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	691b      	ldr	r3, [r3, #16]
 8009fca:	f003 0320 	and.w	r3, r3, #32
 8009fce:	2b20      	cmp	r3, #32
 8009fd0:	d0f0      	beq.n	8009fb4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009fd2:	2300      	movs	r3, #0
}
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	3714      	adds	r7, #20
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fde:	4770      	bx	lr

08009fe0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009fe0:	b480      	push	{r7}
 8009fe2:	b085      	sub	sp, #20
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009fe8:	2300      	movs	r3, #0
 8009fea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	3301      	adds	r3, #1
 8009ff0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009ff8:	d901      	bls.n	8009ffe <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009ffa:	2303      	movs	r3, #3
 8009ffc:	e018      	b.n	800a030 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	691b      	ldr	r3, [r3, #16]
 800a002:	2b00      	cmp	r3, #0
 800a004:	daf2      	bge.n	8009fec <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a006:	2300      	movs	r3, #0
 800a008:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	2210      	movs	r2, #16
 800a00e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	3301      	adds	r3, #1
 800a014:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a01c:	d901      	bls.n	800a022 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a01e:	2303      	movs	r3, #3
 800a020:	e006      	b.n	800a030 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	691b      	ldr	r3, [r3, #16]
 800a026:	f003 0310 	and.w	r3, r3, #16
 800a02a:	2b10      	cmp	r3, #16
 800a02c:	d0f0      	beq.n	800a010 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a02e:	2300      	movs	r3, #0
}
 800a030:	4618      	mov	r0, r3
 800a032:	3714      	adds	r7, #20
 800a034:	46bd      	mov	sp, r7
 800a036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03a:	4770      	bx	lr

0800a03c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a03c:	b480      	push	{r7}
 800a03e:	b085      	sub	sp, #20
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
 800a044:	460b      	mov	r3, r1
 800a046:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a052:	681a      	ldr	r2, [r3, #0]
 800a054:	78fb      	ldrb	r3, [r7, #3]
 800a056:	68f9      	ldr	r1, [r7, #12]
 800a058:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a05c:	4313      	orrs	r3, r2
 800a05e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a060:	2300      	movs	r3, #0
}
 800a062:	4618      	mov	r0, r3
 800a064:	3714      	adds	r7, #20
 800a066:	46bd      	mov	sp, r7
 800a068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06c:	4770      	bx	lr

0800a06e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800a06e:	b480      	push	{r7}
 800a070:	b087      	sub	sp, #28
 800a072:	af00      	add	r7, sp, #0
 800a074:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a07a:	693b      	ldr	r3, [r7, #16]
 800a07c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a080:	689b      	ldr	r3, [r3, #8]
 800a082:	f003 0306 	and.w	r3, r3, #6
 800a086:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d102      	bne.n	800a094 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a08e:	2300      	movs	r3, #0
 800a090:	75fb      	strb	r3, [r7, #23]
 800a092:	e00a      	b.n	800a0aa <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	2b02      	cmp	r3, #2
 800a098:	d002      	beq.n	800a0a0 <USB_GetDevSpeed+0x32>
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	2b06      	cmp	r3, #6
 800a09e:	d102      	bne.n	800a0a6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a0a0:	2302      	movs	r3, #2
 800a0a2:	75fb      	strb	r3, [r7, #23]
 800a0a4:	e001      	b.n	800a0aa <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800a0a6:	230f      	movs	r3, #15
 800a0a8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a0aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	371c      	adds	r7, #28
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b6:	4770      	bx	lr

0800a0b8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a0b8:	b480      	push	{r7}
 800a0ba:	b085      	sub	sp, #20
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
 800a0c0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a0c6:	683b      	ldr	r3, [r7, #0]
 800a0c8:	781b      	ldrb	r3, [r3, #0]
 800a0ca:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	785b      	ldrb	r3, [r3, #1]
 800a0d0:	2b01      	cmp	r3, #1
 800a0d2:	d139      	bne.n	800a148 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a0da:	69da      	ldr	r2, [r3, #28]
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	781b      	ldrb	r3, [r3, #0]
 800a0e0:	f003 030f 	and.w	r3, r3, #15
 800a0e4:	2101      	movs	r1, #1
 800a0e6:	fa01 f303 	lsl.w	r3, r1, r3
 800a0ea:	b29b      	uxth	r3, r3
 800a0ec:	68f9      	ldr	r1, [r7, #12]
 800a0ee:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a0f2:	4313      	orrs	r3, r2
 800a0f4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a0f6:	68bb      	ldr	r3, [r7, #8]
 800a0f8:	015a      	lsls	r2, r3, #5
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	4413      	add	r3, r2
 800a0fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d153      	bne.n	800a1b4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a10c:	68bb      	ldr	r3, [r7, #8]
 800a10e:	015a      	lsls	r2, r3, #5
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	4413      	add	r3, r2
 800a114:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a118:	681a      	ldr	r2, [r3, #0]
 800a11a:	683b      	ldr	r3, [r7, #0]
 800a11c:	689b      	ldr	r3, [r3, #8]
 800a11e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a122:	683b      	ldr	r3, [r7, #0]
 800a124:	791b      	ldrb	r3, [r3, #4]
 800a126:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a128:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a12a:	68bb      	ldr	r3, [r7, #8]
 800a12c:	059b      	lsls	r3, r3, #22
 800a12e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a130:	431a      	orrs	r2, r3
 800a132:	68bb      	ldr	r3, [r7, #8]
 800a134:	0159      	lsls	r1, r3, #5
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	440b      	add	r3, r1
 800a13a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a13e:	4619      	mov	r1, r3
 800a140:	4b20      	ldr	r3, [pc, #128]	@ (800a1c4 <USB_ActivateEndpoint+0x10c>)
 800a142:	4313      	orrs	r3, r2
 800a144:	600b      	str	r3, [r1, #0]
 800a146:	e035      	b.n	800a1b4 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a14e:	69da      	ldr	r2, [r3, #28]
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	781b      	ldrb	r3, [r3, #0]
 800a154:	f003 030f 	and.w	r3, r3, #15
 800a158:	2101      	movs	r1, #1
 800a15a:	fa01 f303 	lsl.w	r3, r1, r3
 800a15e:	041b      	lsls	r3, r3, #16
 800a160:	68f9      	ldr	r1, [r7, #12]
 800a162:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a166:	4313      	orrs	r3, r2
 800a168:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a16a:	68bb      	ldr	r3, [r7, #8]
 800a16c:	015a      	lsls	r2, r3, #5
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	4413      	add	r3, r2
 800a172:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d119      	bne.n	800a1b4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a180:	68bb      	ldr	r3, [r7, #8]
 800a182:	015a      	lsls	r2, r3, #5
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	4413      	add	r3, r2
 800a188:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a18c:	681a      	ldr	r2, [r3, #0]
 800a18e:	683b      	ldr	r3, [r7, #0]
 800a190:	689b      	ldr	r3, [r3, #8]
 800a192:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a196:	683b      	ldr	r3, [r7, #0]
 800a198:	791b      	ldrb	r3, [r3, #4]
 800a19a:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a19c:	430b      	orrs	r3, r1
 800a19e:	431a      	orrs	r2, r3
 800a1a0:	68bb      	ldr	r3, [r7, #8]
 800a1a2:	0159      	lsls	r1, r3, #5
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	440b      	add	r3, r1
 800a1a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1ac:	4619      	mov	r1, r3
 800a1ae:	4b05      	ldr	r3, [pc, #20]	@ (800a1c4 <USB_ActivateEndpoint+0x10c>)
 800a1b0:	4313      	orrs	r3, r2
 800a1b2:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a1b4:	2300      	movs	r3, #0
}
 800a1b6:	4618      	mov	r0, r3
 800a1b8:	3714      	adds	r7, #20
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c0:	4770      	bx	lr
 800a1c2:	bf00      	nop
 800a1c4:	10008000 	.word	0x10008000

0800a1c8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a1c8:	b480      	push	{r7}
 800a1ca:	b085      	sub	sp, #20
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	6078      	str	r0, [r7, #4]
 800a1d0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a1d6:	683b      	ldr	r3, [r7, #0]
 800a1d8:	781b      	ldrb	r3, [r3, #0]
 800a1da:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a1dc:	683b      	ldr	r3, [r7, #0]
 800a1de:	785b      	ldrb	r3, [r3, #1]
 800a1e0:	2b01      	cmp	r3, #1
 800a1e2:	d161      	bne.n	800a2a8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a1e4:	68bb      	ldr	r3, [r7, #8]
 800a1e6:	015a      	lsls	r2, r3, #5
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	4413      	add	r3, r2
 800a1ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a1f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a1fa:	d11f      	bne.n	800a23c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a1fc:	68bb      	ldr	r3, [r7, #8]
 800a1fe:	015a      	lsls	r2, r3, #5
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	4413      	add	r3, r2
 800a204:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	68ba      	ldr	r2, [r7, #8]
 800a20c:	0151      	lsls	r1, r2, #5
 800a20e:	68fa      	ldr	r2, [r7, #12]
 800a210:	440a      	add	r2, r1
 800a212:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a216:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a21a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a21c:	68bb      	ldr	r3, [r7, #8]
 800a21e:	015a      	lsls	r2, r3, #5
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	4413      	add	r3, r2
 800a224:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	68ba      	ldr	r2, [r7, #8]
 800a22c:	0151      	lsls	r1, r2, #5
 800a22e:	68fa      	ldr	r2, [r7, #12]
 800a230:	440a      	add	r2, r1
 800a232:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a236:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a23a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a242:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a244:	683b      	ldr	r3, [r7, #0]
 800a246:	781b      	ldrb	r3, [r3, #0]
 800a248:	f003 030f 	and.w	r3, r3, #15
 800a24c:	2101      	movs	r1, #1
 800a24e:	fa01 f303 	lsl.w	r3, r1, r3
 800a252:	b29b      	uxth	r3, r3
 800a254:	43db      	mvns	r3, r3
 800a256:	68f9      	ldr	r1, [r7, #12]
 800a258:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a25c:	4013      	ands	r3, r2
 800a25e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a266:	69da      	ldr	r2, [r3, #28]
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	781b      	ldrb	r3, [r3, #0]
 800a26c:	f003 030f 	and.w	r3, r3, #15
 800a270:	2101      	movs	r1, #1
 800a272:	fa01 f303 	lsl.w	r3, r1, r3
 800a276:	b29b      	uxth	r3, r3
 800a278:	43db      	mvns	r3, r3
 800a27a:	68f9      	ldr	r1, [r7, #12]
 800a27c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a280:	4013      	ands	r3, r2
 800a282:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a284:	68bb      	ldr	r3, [r7, #8]
 800a286:	015a      	lsls	r2, r3, #5
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	4413      	add	r3, r2
 800a28c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a290:	681a      	ldr	r2, [r3, #0]
 800a292:	68bb      	ldr	r3, [r7, #8]
 800a294:	0159      	lsls	r1, r3, #5
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	440b      	add	r3, r1
 800a29a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a29e:	4619      	mov	r1, r3
 800a2a0:	4b35      	ldr	r3, [pc, #212]	@ (800a378 <USB_DeactivateEndpoint+0x1b0>)
 800a2a2:	4013      	ands	r3, r2
 800a2a4:	600b      	str	r3, [r1, #0]
 800a2a6:	e060      	b.n	800a36a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a2a8:	68bb      	ldr	r3, [r7, #8]
 800a2aa:	015a      	lsls	r2, r3, #5
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	4413      	add	r3, r2
 800a2b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a2ba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a2be:	d11f      	bne.n	800a300 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a2c0:	68bb      	ldr	r3, [r7, #8]
 800a2c2:	015a      	lsls	r2, r3, #5
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	4413      	add	r3, r2
 800a2c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	68ba      	ldr	r2, [r7, #8]
 800a2d0:	0151      	lsls	r1, r2, #5
 800a2d2:	68fa      	ldr	r2, [r7, #12]
 800a2d4:	440a      	add	r2, r1
 800a2d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a2da:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a2de:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a2e0:	68bb      	ldr	r3, [r7, #8]
 800a2e2:	015a      	lsls	r2, r3, #5
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	4413      	add	r3, r2
 800a2e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	68ba      	ldr	r2, [r7, #8]
 800a2f0:	0151      	lsls	r1, r2, #5
 800a2f2:	68fa      	ldr	r2, [r7, #12]
 800a2f4:	440a      	add	r2, r1
 800a2f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a2fa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a2fe:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a306:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	781b      	ldrb	r3, [r3, #0]
 800a30c:	f003 030f 	and.w	r3, r3, #15
 800a310:	2101      	movs	r1, #1
 800a312:	fa01 f303 	lsl.w	r3, r1, r3
 800a316:	041b      	lsls	r3, r3, #16
 800a318:	43db      	mvns	r3, r3
 800a31a:	68f9      	ldr	r1, [r7, #12]
 800a31c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a320:	4013      	ands	r3, r2
 800a322:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a32a:	69da      	ldr	r2, [r3, #28]
 800a32c:	683b      	ldr	r3, [r7, #0]
 800a32e:	781b      	ldrb	r3, [r3, #0]
 800a330:	f003 030f 	and.w	r3, r3, #15
 800a334:	2101      	movs	r1, #1
 800a336:	fa01 f303 	lsl.w	r3, r1, r3
 800a33a:	041b      	lsls	r3, r3, #16
 800a33c:	43db      	mvns	r3, r3
 800a33e:	68f9      	ldr	r1, [r7, #12]
 800a340:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a344:	4013      	ands	r3, r2
 800a346:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a348:	68bb      	ldr	r3, [r7, #8]
 800a34a:	015a      	lsls	r2, r3, #5
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	4413      	add	r3, r2
 800a350:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a354:	681a      	ldr	r2, [r3, #0]
 800a356:	68bb      	ldr	r3, [r7, #8]
 800a358:	0159      	lsls	r1, r3, #5
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	440b      	add	r3, r1
 800a35e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a362:	4619      	mov	r1, r3
 800a364:	4b05      	ldr	r3, [pc, #20]	@ (800a37c <USB_DeactivateEndpoint+0x1b4>)
 800a366:	4013      	ands	r3, r2
 800a368:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800a36a:	2300      	movs	r3, #0
}
 800a36c:	4618      	mov	r0, r3
 800a36e:	3714      	adds	r7, #20
 800a370:	46bd      	mov	sp, r7
 800a372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a376:	4770      	bx	lr
 800a378:	ec337800 	.word	0xec337800
 800a37c:	eff37800 	.word	0xeff37800

0800a380 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a380:	b580      	push	{r7, lr}
 800a382:	b08a      	sub	sp, #40	@ 0x28
 800a384:	af02      	add	r7, sp, #8
 800a386:	60f8      	str	r0, [r7, #12]
 800a388:	60b9      	str	r1, [r7, #8]
 800a38a:	4613      	mov	r3, r2
 800a38c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800a392:	68bb      	ldr	r3, [r7, #8]
 800a394:	781b      	ldrb	r3, [r3, #0]
 800a396:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a398:	68bb      	ldr	r3, [r7, #8]
 800a39a:	785b      	ldrb	r3, [r3, #1]
 800a39c:	2b01      	cmp	r3, #1
 800a39e:	f040 8181 	bne.w	800a6a4 <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a3a2:	68bb      	ldr	r3, [r7, #8]
 800a3a4:	691b      	ldr	r3, [r3, #16]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d132      	bne.n	800a410 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a3aa:	69bb      	ldr	r3, [r7, #24]
 800a3ac:	015a      	lsls	r2, r3, #5
 800a3ae:	69fb      	ldr	r3, [r7, #28]
 800a3b0:	4413      	add	r3, r2
 800a3b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3b6:	691a      	ldr	r2, [r3, #16]
 800a3b8:	69bb      	ldr	r3, [r7, #24]
 800a3ba:	0159      	lsls	r1, r3, #5
 800a3bc:	69fb      	ldr	r3, [r7, #28]
 800a3be:	440b      	add	r3, r1
 800a3c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3c4:	4619      	mov	r1, r3
 800a3c6:	4ba5      	ldr	r3, [pc, #660]	@ (800a65c <USB_EPStartXfer+0x2dc>)
 800a3c8:	4013      	ands	r3, r2
 800a3ca:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a3cc:	69bb      	ldr	r3, [r7, #24]
 800a3ce:	015a      	lsls	r2, r3, #5
 800a3d0:	69fb      	ldr	r3, [r7, #28]
 800a3d2:	4413      	add	r3, r2
 800a3d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3d8:	691b      	ldr	r3, [r3, #16]
 800a3da:	69ba      	ldr	r2, [r7, #24]
 800a3dc:	0151      	lsls	r1, r2, #5
 800a3de:	69fa      	ldr	r2, [r7, #28]
 800a3e0:	440a      	add	r2, r1
 800a3e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a3e6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a3ea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a3ec:	69bb      	ldr	r3, [r7, #24]
 800a3ee:	015a      	lsls	r2, r3, #5
 800a3f0:	69fb      	ldr	r3, [r7, #28]
 800a3f2:	4413      	add	r3, r2
 800a3f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3f8:	691a      	ldr	r2, [r3, #16]
 800a3fa:	69bb      	ldr	r3, [r7, #24]
 800a3fc:	0159      	lsls	r1, r3, #5
 800a3fe:	69fb      	ldr	r3, [r7, #28]
 800a400:	440b      	add	r3, r1
 800a402:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a406:	4619      	mov	r1, r3
 800a408:	4b95      	ldr	r3, [pc, #596]	@ (800a660 <USB_EPStartXfer+0x2e0>)
 800a40a:	4013      	ands	r3, r2
 800a40c:	610b      	str	r3, [r1, #16]
 800a40e:	e092      	b.n	800a536 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a410:	69bb      	ldr	r3, [r7, #24]
 800a412:	015a      	lsls	r2, r3, #5
 800a414:	69fb      	ldr	r3, [r7, #28]
 800a416:	4413      	add	r3, r2
 800a418:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a41c:	691a      	ldr	r2, [r3, #16]
 800a41e:	69bb      	ldr	r3, [r7, #24]
 800a420:	0159      	lsls	r1, r3, #5
 800a422:	69fb      	ldr	r3, [r7, #28]
 800a424:	440b      	add	r3, r1
 800a426:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a42a:	4619      	mov	r1, r3
 800a42c:	4b8c      	ldr	r3, [pc, #560]	@ (800a660 <USB_EPStartXfer+0x2e0>)
 800a42e:	4013      	ands	r3, r2
 800a430:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a432:	69bb      	ldr	r3, [r7, #24]
 800a434:	015a      	lsls	r2, r3, #5
 800a436:	69fb      	ldr	r3, [r7, #28]
 800a438:	4413      	add	r3, r2
 800a43a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a43e:	691a      	ldr	r2, [r3, #16]
 800a440:	69bb      	ldr	r3, [r7, #24]
 800a442:	0159      	lsls	r1, r3, #5
 800a444:	69fb      	ldr	r3, [r7, #28]
 800a446:	440b      	add	r3, r1
 800a448:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a44c:	4619      	mov	r1, r3
 800a44e:	4b83      	ldr	r3, [pc, #524]	@ (800a65c <USB_EPStartXfer+0x2dc>)
 800a450:	4013      	ands	r3, r2
 800a452:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800a454:	69bb      	ldr	r3, [r7, #24]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d11a      	bne.n	800a490 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800a45a:	68bb      	ldr	r3, [r7, #8]
 800a45c:	691a      	ldr	r2, [r3, #16]
 800a45e:	68bb      	ldr	r3, [r7, #8]
 800a460:	689b      	ldr	r3, [r3, #8]
 800a462:	429a      	cmp	r2, r3
 800a464:	d903      	bls.n	800a46e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800a466:	68bb      	ldr	r3, [r7, #8]
 800a468:	689a      	ldr	r2, [r3, #8]
 800a46a:	68bb      	ldr	r3, [r7, #8]
 800a46c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a46e:	69bb      	ldr	r3, [r7, #24]
 800a470:	015a      	lsls	r2, r3, #5
 800a472:	69fb      	ldr	r3, [r7, #28]
 800a474:	4413      	add	r3, r2
 800a476:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a47a:	691b      	ldr	r3, [r3, #16]
 800a47c:	69ba      	ldr	r2, [r7, #24]
 800a47e:	0151      	lsls	r1, r2, #5
 800a480:	69fa      	ldr	r2, [r7, #28]
 800a482:	440a      	add	r2, r1
 800a484:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a488:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a48c:	6113      	str	r3, [r2, #16]
 800a48e:	e01b      	b.n	800a4c8 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800a490:	69bb      	ldr	r3, [r7, #24]
 800a492:	015a      	lsls	r2, r3, #5
 800a494:	69fb      	ldr	r3, [r7, #28]
 800a496:	4413      	add	r3, r2
 800a498:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a49c:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800a49e:	68bb      	ldr	r3, [r7, #8]
 800a4a0:	6919      	ldr	r1, [r3, #16]
 800a4a2:	68bb      	ldr	r3, [r7, #8]
 800a4a4:	689b      	ldr	r3, [r3, #8]
 800a4a6:	440b      	add	r3, r1
 800a4a8:	1e59      	subs	r1, r3, #1
 800a4aa:	68bb      	ldr	r3, [r7, #8]
 800a4ac:	689b      	ldr	r3, [r3, #8]
 800a4ae:	fbb1 f3f3 	udiv	r3, r1, r3
 800a4b2:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800a4b4:	4b6b      	ldr	r3, [pc, #428]	@ (800a664 <USB_EPStartXfer+0x2e4>)
 800a4b6:	400b      	ands	r3, r1
 800a4b8:	69b9      	ldr	r1, [r7, #24]
 800a4ba:	0148      	lsls	r0, r1, #5
 800a4bc:	69f9      	ldr	r1, [r7, #28]
 800a4be:	4401      	add	r1, r0
 800a4c0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a4c4:	4313      	orrs	r3, r2
 800a4c6:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a4c8:	69bb      	ldr	r3, [r7, #24]
 800a4ca:	015a      	lsls	r2, r3, #5
 800a4cc:	69fb      	ldr	r3, [r7, #28]
 800a4ce:	4413      	add	r3, r2
 800a4d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4d4:	691a      	ldr	r2, [r3, #16]
 800a4d6:	68bb      	ldr	r3, [r7, #8]
 800a4d8:	691b      	ldr	r3, [r3, #16]
 800a4da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a4de:	69b9      	ldr	r1, [r7, #24]
 800a4e0:	0148      	lsls	r0, r1, #5
 800a4e2:	69f9      	ldr	r1, [r7, #28]
 800a4e4:	4401      	add	r1, r0
 800a4e6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a4ea:	4313      	orrs	r3, r2
 800a4ec:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800a4ee:	68bb      	ldr	r3, [r7, #8]
 800a4f0:	791b      	ldrb	r3, [r3, #4]
 800a4f2:	2b01      	cmp	r3, #1
 800a4f4:	d11f      	bne.n	800a536 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800a4f6:	69bb      	ldr	r3, [r7, #24]
 800a4f8:	015a      	lsls	r2, r3, #5
 800a4fa:	69fb      	ldr	r3, [r7, #28]
 800a4fc:	4413      	add	r3, r2
 800a4fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a502:	691b      	ldr	r3, [r3, #16]
 800a504:	69ba      	ldr	r2, [r7, #24]
 800a506:	0151      	lsls	r1, r2, #5
 800a508:	69fa      	ldr	r2, [r7, #28]
 800a50a:	440a      	add	r2, r1
 800a50c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a510:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800a514:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800a516:	69bb      	ldr	r3, [r7, #24]
 800a518:	015a      	lsls	r2, r3, #5
 800a51a:	69fb      	ldr	r3, [r7, #28]
 800a51c:	4413      	add	r3, r2
 800a51e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a522:	691b      	ldr	r3, [r3, #16]
 800a524:	69ba      	ldr	r2, [r7, #24]
 800a526:	0151      	lsls	r1, r2, #5
 800a528:	69fa      	ldr	r2, [r7, #28]
 800a52a:	440a      	add	r2, r1
 800a52c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a530:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a534:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800a536:	79fb      	ldrb	r3, [r7, #7]
 800a538:	2b01      	cmp	r3, #1
 800a53a:	d14b      	bne.n	800a5d4 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a53c:	68bb      	ldr	r3, [r7, #8]
 800a53e:	69db      	ldr	r3, [r3, #28]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d009      	beq.n	800a558 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a544:	69bb      	ldr	r3, [r7, #24]
 800a546:	015a      	lsls	r2, r3, #5
 800a548:	69fb      	ldr	r3, [r7, #28]
 800a54a:	4413      	add	r3, r2
 800a54c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a550:	461a      	mov	r2, r3
 800a552:	68bb      	ldr	r3, [r7, #8]
 800a554:	69db      	ldr	r3, [r3, #28]
 800a556:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800a558:	68bb      	ldr	r3, [r7, #8]
 800a55a:	791b      	ldrb	r3, [r3, #4]
 800a55c:	2b01      	cmp	r3, #1
 800a55e:	d128      	bne.n	800a5b2 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a560:	69fb      	ldr	r3, [r7, #28]
 800a562:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a566:	689b      	ldr	r3, [r3, #8]
 800a568:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d110      	bne.n	800a592 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a570:	69bb      	ldr	r3, [r7, #24]
 800a572:	015a      	lsls	r2, r3, #5
 800a574:	69fb      	ldr	r3, [r7, #28]
 800a576:	4413      	add	r3, r2
 800a578:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	69ba      	ldr	r2, [r7, #24]
 800a580:	0151      	lsls	r1, r2, #5
 800a582:	69fa      	ldr	r2, [r7, #28]
 800a584:	440a      	add	r2, r1
 800a586:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a58a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a58e:	6013      	str	r3, [r2, #0]
 800a590:	e00f      	b.n	800a5b2 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a592:	69bb      	ldr	r3, [r7, #24]
 800a594:	015a      	lsls	r2, r3, #5
 800a596:	69fb      	ldr	r3, [r7, #28]
 800a598:	4413      	add	r3, r2
 800a59a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	69ba      	ldr	r2, [r7, #24]
 800a5a2:	0151      	lsls	r1, r2, #5
 800a5a4:	69fa      	ldr	r2, [r7, #28]
 800a5a6:	440a      	add	r2, r1
 800a5a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a5ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a5b0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a5b2:	69bb      	ldr	r3, [r7, #24]
 800a5b4:	015a      	lsls	r2, r3, #5
 800a5b6:	69fb      	ldr	r3, [r7, #28]
 800a5b8:	4413      	add	r3, r2
 800a5ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	69ba      	ldr	r2, [r7, #24]
 800a5c2:	0151      	lsls	r1, r2, #5
 800a5c4:	69fa      	ldr	r2, [r7, #28]
 800a5c6:	440a      	add	r2, r1
 800a5c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a5cc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a5d0:	6013      	str	r3, [r2, #0]
 800a5d2:	e16a      	b.n	800a8aa <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a5d4:	69bb      	ldr	r3, [r7, #24]
 800a5d6:	015a      	lsls	r2, r3, #5
 800a5d8:	69fb      	ldr	r3, [r7, #28]
 800a5da:	4413      	add	r3, r2
 800a5dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	69ba      	ldr	r2, [r7, #24]
 800a5e4:	0151      	lsls	r1, r2, #5
 800a5e6:	69fa      	ldr	r2, [r7, #28]
 800a5e8:	440a      	add	r2, r1
 800a5ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a5ee:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a5f2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a5f4:	68bb      	ldr	r3, [r7, #8]
 800a5f6:	791b      	ldrb	r3, [r3, #4]
 800a5f8:	2b01      	cmp	r3, #1
 800a5fa:	d015      	beq.n	800a628 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800a5fc:	68bb      	ldr	r3, [r7, #8]
 800a5fe:	691b      	ldr	r3, [r3, #16]
 800a600:	2b00      	cmp	r3, #0
 800a602:	f000 8152 	beq.w	800a8aa <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a606:	69fb      	ldr	r3, [r7, #28]
 800a608:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a60c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a60e:	68bb      	ldr	r3, [r7, #8]
 800a610:	781b      	ldrb	r3, [r3, #0]
 800a612:	f003 030f 	and.w	r3, r3, #15
 800a616:	2101      	movs	r1, #1
 800a618:	fa01 f303 	lsl.w	r3, r1, r3
 800a61c:	69f9      	ldr	r1, [r7, #28]
 800a61e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a622:	4313      	orrs	r3, r2
 800a624:	634b      	str	r3, [r1, #52]	@ 0x34
 800a626:	e140      	b.n	800a8aa <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a628:	69fb      	ldr	r3, [r7, #28]
 800a62a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a62e:	689b      	ldr	r3, [r3, #8]
 800a630:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a634:	2b00      	cmp	r3, #0
 800a636:	d117      	bne.n	800a668 <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a638:	69bb      	ldr	r3, [r7, #24]
 800a63a:	015a      	lsls	r2, r3, #5
 800a63c:	69fb      	ldr	r3, [r7, #28]
 800a63e:	4413      	add	r3, r2
 800a640:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	69ba      	ldr	r2, [r7, #24]
 800a648:	0151      	lsls	r1, r2, #5
 800a64a:	69fa      	ldr	r2, [r7, #28]
 800a64c:	440a      	add	r2, r1
 800a64e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a652:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a656:	6013      	str	r3, [r2, #0]
 800a658:	e016      	b.n	800a688 <USB_EPStartXfer+0x308>
 800a65a:	bf00      	nop
 800a65c:	e007ffff 	.word	0xe007ffff
 800a660:	fff80000 	.word	0xfff80000
 800a664:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a668:	69bb      	ldr	r3, [r7, #24]
 800a66a:	015a      	lsls	r2, r3, #5
 800a66c:	69fb      	ldr	r3, [r7, #28]
 800a66e:	4413      	add	r3, r2
 800a670:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	69ba      	ldr	r2, [r7, #24]
 800a678:	0151      	lsls	r1, r2, #5
 800a67a:	69fa      	ldr	r2, [r7, #28]
 800a67c:	440a      	add	r2, r1
 800a67e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a682:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a686:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800a688:	68bb      	ldr	r3, [r7, #8]
 800a68a:	68d9      	ldr	r1, [r3, #12]
 800a68c:	68bb      	ldr	r3, [r7, #8]
 800a68e:	781a      	ldrb	r2, [r3, #0]
 800a690:	68bb      	ldr	r3, [r7, #8]
 800a692:	691b      	ldr	r3, [r3, #16]
 800a694:	b298      	uxth	r0, r3
 800a696:	79fb      	ldrb	r3, [r7, #7]
 800a698:	9300      	str	r3, [sp, #0]
 800a69a:	4603      	mov	r3, r0
 800a69c:	68f8      	ldr	r0, [r7, #12]
 800a69e:	f000 f9b9 	bl	800aa14 <USB_WritePacket>
 800a6a2:	e102      	b.n	800a8aa <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a6a4:	69bb      	ldr	r3, [r7, #24]
 800a6a6:	015a      	lsls	r2, r3, #5
 800a6a8:	69fb      	ldr	r3, [r7, #28]
 800a6aa:	4413      	add	r3, r2
 800a6ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6b0:	691a      	ldr	r2, [r3, #16]
 800a6b2:	69bb      	ldr	r3, [r7, #24]
 800a6b4:	0159      	lsls	r1, r3, #5
 800a6b6:	69fb      	ldr	r3, [r7, #28]
 800a6b8:	440b      	add	r3, r1
 800a6ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6be:	4619      	mov	r1, r3
 800a6c0:	4b7c      	ldr	r3, [pc, #496]	@ (800a8b4 <USB_EPStartXfer+0x534>)
 800a6c2:	4013      	ands	r3, r2
 800a6c4:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a6c6:	69bb      	ldr	r3, [r7, #24]
 800a6c8:	015a      	lsls	r2, r3, #5
 800a6ca:	69fb      	ldr	r3, [r7, #28]
 800a6cc:	4413      	add	r3, r2
 800a6ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6d2:	691a      	ldr	r2, [r3, #16]
 800a6d4:	69bb      	ldr	r3, [r7, #24]
 800a6d6:	0159      	lsls	r1, r3, #5
 800a6d8:	69fb      	ldr	r3, [r7, #28]
 800a6da:	440b      	add	r3, r1
 800a6dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6e0:	4619      	mov	r1, r3
 800a6e2:	4b75      	ldr	r3, [pc, #468]	@ (800a8b8 <USB_EPStartXfer+0x538>)
 800a6e4:	4013      	ands	r3, r2
 800a6e6:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800a6e8:	69bb      	ldr	r3, [r7, #24]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d12f      	bne.n	800a74e <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 800a6ee:	68bb      	ldr	r3, [r7, #8]
 800a6f0:	691b      	ldr	r3, [r3, #16]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d003      	beq.n	800a6fe <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 800a6f6:	68bb      	ldr	r3, [r7, #8]
 800a6f8:	689a      	ldr	r2, [r3, #8]
 800a6fa:	68bb      	ldr	r3, [r7, #8]
 800a6fc:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800a6fe:	68bb      	ldr	r3, [r7, #8]
 800a700:	689a      	ldr	r2, [r3, #8]
 800a702:	68bb      	ldr	r3, [r7, #8]
 800a704:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800a706:	69bb      	ldr	r3, [r7, #24]
 800a708:	015a      	lsls	r2, r3, #5
 800a70a:	69fb      	ldr	r3, [r7, #28]
 800a70c:	4413      	add	r3, r2
 800a70e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a712:	691a      	ldr	r2, [r3, #16]
 800a714:	68bb      	ldr	r3, [r7, #8]
 800a716:	6a1b      	ldr	r3, [r3, #32]
 800a718:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a71c:	69b9      	ldr	r1, [r7, #24]
 800a71e:	0148      	lsls	r0, r1, #5
 800a720:	69f9      	ldr	r1, [r7, #28]
 800a722:	4401      	add	r1, r0
 800a724:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a728:	4313      	orrs	r3, r2
 800a72a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a72c:	69bb      	ldr	r3, [r7, #24]
 800a72e:	015a      	lsls	r2, r3, #5
 800a730:	69fb      	ldr	r3, [r7, #28]
 800a732:	4413      	add	r3, r2
 800a734:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a738:	691b      	ldr	r3, [r3, #16]
 800a73a:	69ba      	ldr	r2, [r7, #24]
 800a73c:	0151      	lsls	r1, r2, #5
 800a73e:	69fa      	ldr	r2, [r7, #28]
 800a740:	440a      	add	r2, r1
 800a742:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a746:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a74a:	6113      	str	r3, [r2, #16]
 800a74c:	e05f      	b.n	800a80e <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800a74e:	68bb      	ldr	r3, [r7, #8]
 800a750:	691b      	ldr	r3, [r3, #16]
 800a752:	2b00      	cmp	r3, #0
 800a754:	d123      	bne.n	800a79e <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a756:	69bb      	ldr	r3, [r7, #24]
 800a758:	015a      	lsls	r2, r3, #5
 800a75a:	69fb      	ldr	r3, [r7, #28]
 800a75c:	4413      	add	r3, r2
 800a75e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a762:	691a      	ldr	r2, [r3, #16]
 800a764:	68bb      	ldr	r3, [r7, #8]
 800a766:	689b      	ldr	r3, [r3, #8]
 800a768:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a76c:	69b9      	ldr	r1, [r7, #24]
 800a76e:	0148      	lsls	r0, r1, #5
 800a770:	69f9      	ldr	r1, [r7, #28]
 800a772:	4401      	add	r1, r0
 800a774:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a778:	4313      	orrs	r3, r2
 800a77a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a77c:	69bb      	ldr	r3, [r7, #24]
 800a77e:	015a      	lsls	r2, r3, #5
 800a780:	69fb      	ldr	r3, [r7, #28]
 800a782:	4413      	add	r3, r2
 800a784:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a788:	691b      	ldr	r3, [r3, #16]
 800a78a:	69ba      	ldr	r2, [r7, #24]
 800a78c:	0151      	lsls	r1, r2, #5
 800a78e:	69fa      	ldr	r2, [r7, #28]
 800a790:	440a      	add	r2, r1
 800a792:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a796:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a79a:	6113      	str	r3, [r2, #16]
 800a79c:	e037      	b.n	800a80e <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a79e:	68bb      	ldr	r3, [r7, #8]
 800a7a0:	691a      	ldr	r2, [r3, #16]
 800a7a2:	68bb      	ldr	r3, [r7, #8]
 800a7a4:	689b      	ldr	r3, [r3, #8]
 800a7a6:	4413      	add	r3, r2
 800a7a8:	1e5a      	subs	r2, r3, #1
 800a7aa:	68bb      	ldr	r3, [r7, #8]
 800a7ac:	689b      	ldr	r3, [r3, #8]
 800a7ae:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7b2:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800a7b4:	68bb      	ldr	r3, [r7, #8]
 800a7b6:	689b      	ldr	r3, [r3, #8]
 800a7b8:	8afa      	ldrh	r2, [r7, #22]
 800a7ba:	fb03 f202 	mul.w	r2, r3, r2
 800a7be:	68bb      	ldr	r3, [r7, #8]
 800a7c0:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a7c2:	69bb      	ldr	r3, [r7, #24]
 800a7c4:	015a      	lsls	r2, r3, #5
 800a7c6:	69fb      	ldr	r3, [r7, #28]
 800a7c8:	4413      	add	r3, r2
 800a7ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a7ce:	691a      	ldr	r2, [r3, #16]
 800a7d0:	8afb      	ldrh	r3, [r7, #22]
 800a7d2:	04d9      	lsls	r1, r3, #19
 800a7d4:	4b39      	ldr	r3, [pc, #228]	@ (800a8bc <USB_EPStartXfer+0x53c>)
 800a7d6:	400b      	ands	r3, r1
 800a7d8:	69b9      	ldr	r1, [r7, #24]
 800a7da:	0148      	lsls	r0, r1, #5
 800a7dc:	69f9      	ldr	r1, [r7, #28]
 800a7de:	4401      	add	r1, r0
 800a7e0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a7e4:	4313      	orrs	r3, r2
 800a7e6:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800a7e8:	69bb      	ldr	r3, [r7, #24]
 800a7ea:	015a      	lsls	r2, r3, #5
 800a7ec:	69fb      	ldr	r3, [r7, #28]
 800a7ee:	4413      	add	r3, r2
 800a7f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a7f4:	691a      	ldr	r2, [r3, #16]
 800a7f6:	68bb      	ldr	r3, [r7, #8]
 800a7f8:	6a1b      	ldr	r3, [r3, #32]
 800a7fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a7fe:	69b9      	ldr	r1, [r7, #24]
 800a800:	0148      	lsls	r0, r1, #5
 800a802:	69f9      	ldr	r1, [r7, #28]
 800a804:	4401      	add	r1, r0
 800a806:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a80a:	4313      	orrs	r3, r2
 800a80c:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800a80e:	79fb      	ldrb	r3, [r7, #7]
 800a810:	2b01      	cmp	r3, #1
 800a812:	d10d      	bne.n	800a830 <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a814:	68bb      	ldr	r3, [r7, #8]
 800a816:	68db      	ldr	r3, [r3, #12]
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d009      	beq.n	800a830 <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a81c:	68bb      	ldr	r3, [r7, #8]
 800a81e:	68d9      	ldr	r1, [r3, #12]
 800a820:	69bb      	ldr	r3, [r7, #24]
 800a822:	015a      	lsls	r2, r3, #5
 800a824:	69fb      	ldr	r3, [r7, #28]
 800a826:	4413      	add	r3, r2
 800a828:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a82c:	460a      	mov	r2, r1
 800a82e:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800a830:	68bb      	ldr	r3, [r7, #8]
 800a832:	791b      	ldrb	r3, [r3, #4]
 800a834:	2b01      	cmp	r3, #1
 800a836:	d128      	bne.n	800a88a <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a838:	69fb      	ldr	r3, [r7, #28]
 800a83a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a83e:	689b      	ldr	r3, [r3, #8]
 800a840:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a844:	2b00      	cmp	r3, #0
 800a846:	d110      	bne.n	800a86a <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800a848:	69bb      	ldr	r3, [r7, #24]
 800a84a:	015a      	lsls	r2, r3, #5
 800a84c:	69fb      	ldr	r3, [r7, #28]
 800a84e:	4413      	add	r3, r2
 800a850:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	69ba      	ldr	r2, [r7, #24]
 800a858:	0151      	lsls	r1, r2, #5
 800a85a:	69fa      	ldr	r2, [r7, #28]
 800a85c:	440a      	add	r2, r1
 800a85e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a862:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a866:	6013      	str	r3, [r2, #0]
 800a868:	e00f      	b.n	800a88a <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800a86a:	69bb      	ldr	r3, [r7, #24]
 800a86c:	015a      	lsls	r2, r3, #5
 800a86e:	69fb      	ldr	r3, [r7, #28]
 800a870:	4413      	add	r3, r2
 800a872:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	69ba      	ldr	r2, [r7, #24]
 800a87a:	0151      	lsls	r1, r2, #5
 800a87c:	69fa      	ldr	r2, [r7, #28]
 800a87e:	440a      	add	r2, r1
 800a880:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a884:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a888:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a88a:	69bb      	ldr	r3, [r7, #24]
 800a88c:	015a      	lsls	r2, r3, #5
 800a88e:	69fb      	ldr	r3, [r7, #28]
 800a890:	4413      	add	r3, r2
 800a892:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	69ba      	ldr	r2, [r7, #24]
 800a89a:	0151      	lsls	r1, r2, #5
 800a89c:	69fa      	ldr	r2, [r7, #28]
 800a89e:	440a      	add	r2, r1
 800a8a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a8a4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a8a8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a8aa:	2300      	movs	r3, #0
}
 800a8ac:	4618      	mov	r0, r3
 800a8ae:	3720      	adds	r7, #32
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	bd80      	pop	{r7, pc}
 800a8b4:	fff80000 	.word	0xfff80000
 800a8b8:	e007ffff 	.word	0xe007ffff
 800a8bc:	1ff80000 	.word	0x1ff80000

0800a8c0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a8c0:	b480      	push	{r7}
 800a8c2:	b087      	sub	sp, #28
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
 800a8c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a8d6:	683b      	ldr	r3, [r7, #0]
 800a8d8:	785b      	ldrb	r3, [r3, #1]
 800a8da:	2b01      	cmp	r3, #1
 800a8dc:	d14a      	bne.n	800a974 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a8de:	683b      	ldr	r3, [r7, #0]
 800a8e0:	781b      	ldrb	r3, [r3, #0]
 800a8e2:	015a      	lsls	r2, r3, #5
 800a8e4:	693b      	ldr	r3, [r7, #16]
 800a8e6:	4413      	add	r3, r2
 800a8e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a8f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a8f6:	f040 8086 	bne.w	800aa06 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800a8fa:	683b      	ldr	r3, [r7, #0]
 800a8fc:	781b      	ldrb	r3, [r3, #0]
 800a8fe:	015a      	lsls	r2, r3, #5
 800a900:	693b      	ldr	r3, [r7, #16]
 800a902:	4413      	add	r3, r2
 800a904:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	683a      	ldr	r2, [r7, #0]
 800a90c:	7812      	ldrb	r2, [r2, #0]
 800a90e:	0151      	lsls	r1, r2, #5
 800a910:	693a      	ldr	r2, [r7, #16]
 800a912:	440a      	add	r2, r1
 800a914:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a918:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a91c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800a91e:	683b      	ldr	r3, [r7, #0]
 800a920:	781b      	ldrb	r3, [r3, #0]
 800a922:	015a      	lsls	r2, r3, #5
 800a924:	693b      	ldr	r3, [r7, #16]
 800a926:	4413      	add	r3, r2
 800a928:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	683a      	ldr	r2, [r7, #0]
 800a930:	7812      	ldrb	r2, [r2, #0]
 800a932:	0151      	lsls	r1, r2, #5
 800a934:	693a      	ldr	r2, [r7, #16]
 800a936:	440a      	add	r2, r1
 800a938:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a93c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a940:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	3301      	adds	r3, #1
 800a946:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a94e:	4293      	cmp	r3, r2
 800a950:	d902      	bls.n	800a958 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800a952:	2301      	movs	r3, #1
 800a954:	75fb      	strb	r3, [r7, #23]
          break;
 800a956:	e056      	b.n	800aa06 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	781b      	ldrb	r3, [r3, #0]
 800a95c:	015a      	lsls	r2, r3, #5
 800a95e:	693b      	ldr	r3, [r7, #16]
 800a960:	4413      	add	r3, r2
 800a962:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a96c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a970:	d0e7      	beq.n	800a942 <USB_EPStopXfer+0x82>
 800a972:	e048      	b.n	800aa06 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a974:	683b      	ldr	r3, [r7, #0]
 800a976:	781b      	ldrb	r3, [r3, #0]
 800a978:	015a      	lsls	r2, r3, #5
 800a97a:	693b      	ldr	r3, [r7, #16]
 800a97c:	4413      	add	r3, r2
 800a97e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a988:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a98c:	d13b      	bne.n	800aa06 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800a98e:	683b      	ldr	r3, [r7, #0]
 800a990:	781b      	ldrb	r3, [r3, #0]
 800a992:	015a      	lsls	r2, r3, #5
 800a994:	693b      	ldr	r3, [r7, #16]
 800a996:	4413      	add	r3, r2
 800a998:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	683a      	ldr	r2, [r7, #0]
 800a9a0:	7812      	ldrb	r2, [r2, #0]
 800a9a2:	0151      	lsls	r1, r2, #5
 800a9a4:	693a      	ldr	r2, [r7, #16]
 800a9a6:	440a      	add	r2, r1
 800a9a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a9ac:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a9b0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800a9b2:	683b      	ldr	r3, [r7, #0]
 800a9b4:	781b      	ldrb	r3, [r3, #0]
 800a9b6:	015a      	lsls	r2, r3, #5
 800a9b8:	693b      	ldr	r3, [r7, #16]
 800a9ba:	4413      	add	r3, r2
 800a9bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	683a      	ldr	r2, [r7, #0]
 800a9c4:	7812      	ldrb	r2, [r2, #0]
 800a9c6:	0151      	lsls	r1, r2, #5
 800a9c8:	693a      	ldr	r2, [r7, #16]
 800a9ca:	440a      	add	r2, r1
 800a9cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a9d0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a9d4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	3301      	adds	r3, #1
 800a9da:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a9e2:	4293      	cmp	r3, r2
 800a9e4:	d902      	bls.n	800a9ec <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800a9e6:	2301      	movs	r3, #1
 800a9e8:	75fb      	strb	r3, [r7, #23]
          break;
 800a9ea:	e00c      	b.n	800aa06 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800a9ec:	683b      	ldr	r3, [r7, #0]
 800a9ee:	781b      	ldrb	r3, [r3, #0]
 800a9f0:	015a      	lsls	r2, r3, #5
 800a9f2:	693b      	ldr	r3, [r7, #16]
 800a9f4:	4413      	add	r3, r2
 800a9f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800aa00:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aa04:	d0e7      	beq.n	800a9d6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800aa06:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa08:	4618      	mov	r0, r3
 800aa0a:	371c      	adds	r7, #28
 800aa0c:	46bd      	mov	sp, r7
 800aa0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa12:	4770      	bx	lr

0800aa14 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800aa14:	b480      	push	{r7}
 800aa16:	b089      	sub	sp, #36	@ 0x24
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	60f8      	str	r0, [r7, #12]
 800aa1c:	60b9      	str	r1, [r7, #8]
 800aa1e:	4611      	mov	r1, r2
 800aa20:	461a      	mov	r2, r3
 800aa22:	460b      	mov	r3, r1
 800aa24:	71fb      	strb	r3, [r7, #7]
 800aa26:	4613      	mov	r3, r2
 800aa28:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800aa2e:	68bb      	ldr	r3, [r7, #8]
 800aa30:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800aa32:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d123      	bne.n	800aa82 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800aa3a:	88bb      	ldrh	r3, [r7, #4]
 800aa3c:	3303      	adds	r3, #3
 800aa3e:	089b      	lsrs	r3, r3, #2
 800aa40:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800aa42:	2300      	movs	r3, #0
 800aa44:	61bb      	str	r3, [r7, #24]
 800aa46:	e018      	b.n	800aa7a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800aa48:	79fb      	ldrb	r3, [r7, #7]
 800aa4a:	031a      	lsls	r2, r3, #12
 800aa4c:	697b      	ldr	r3, [r7, #20]
 800aa4e:	4413      	add	r3, r2
 800aa50:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa54:	461a      	mov	r2, r3
 800aa56:	69fb      	ldr	r3, [r7, #28]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800aa5c:	69fb      	ldr	r3, [r7, #28]
 800aa5e:	3301      	adds	r3, #1
 800aa60:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800aa62:	69fb      	ldr	r3, [r7, #28]
 800aa64:	3301      	adds	r3, #1
 800aa66:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800aa68:	69fb      	ldr	r3, [r7, #28]
 800aa6a:	3301      	adds	r3, #1
 800aa6c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800aa6e:	69fb      	ldr	r3, [r7, #28]
 800aa70:	3301      	adds	r3, #1
 800aa72:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800aa74:	69bb      	ldr	r3, [r7, #24]
 800aa76:	3301      	adds	r3, #1
 800aa78:	61bb      	str	r3, [r7, #24]
 800aa7a:	69ba      	ldr	r2, [r7, #24]
 800aa7c:	693b      	ldr	r3, [r7, #16]
 800aa7e:	429a      	cmp	r2, r3
 800aa80:	d3e2      	bcc.n	800aa48 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800aa82:	2300      	movs	r3, #0
}
 800aa84:	4618      	mov	r0, r3
 800aa86:	3724      	adds	r7, #36	@ 0x24
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8e:	4770      	bx	lr

0800aa90 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800aa90:	b480      	push	{r7}
 800aa92:	b08b      	sub	sp, #44	@ 0x2c
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	60f8      	str	r0, [r7, #12]
 800aa98:	60b9      	str	r1, [r7, #8]
 800aa9a:	4613      	mov	r3, r2
 800aa9c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800aaa2:	68bb      	ldr	r3, [r7, #8]
 800aaa4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800aaa6:	88fb      	ldrh	r3, [r7, #6]
 800aaa8:	089b      	lsrs	r3, r3, #2
 800aaaa:	b29b      	uxth	r3, r3
 800aaac:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800aaae:	88fb      	ldrh	r3, [r7, #6]
 800aab0:	f003 0303 	and.w	r3, r3, #3
 800aab4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800aab6:	2300      	movs	r3, #0
 800aab8:	623b      	str	r3, [r7, #32]
 800aaba:	e014      	b.n	800aae6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800aabc:	69bb      	ldr	r3, [r7, #24]
 800aabe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aac2:	681a      	ldr	r2, [r3, #0]
 800aac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aac6:	601a      	str	r2, [r3, #0]
    pDest++;
 800aac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaca:	3301      	adds	r3, #1
 800aacc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800aace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aad0:	3301      	adds	r3, #1
 800aad2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800aad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aad6:	3301      	adds	r3, #1
 800aad8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800aada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aadc:	3301      	adds	r3, #1
 800aade:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800aae0:	6a3b      	ldr	r3, [r7, #32]
 800aae2:	3301      	adds	r3, #1
 800aae4:	623b      	str	r3, [r7, #32]
 800aae6:	6a3a      	ldr	r2, [r7, #32]
 800aae8:	697b      	ldr	r3, [r7, #20]
 800aaea:	429a      	cmp	r2, r3
 800aaec:	d3e6      	bcc.n	800aabc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800aaee:	8bfb      	ldrh	r3, [r7, #30]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d01e      	beq.n	800ab32 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800aaf8:	69bb      	ldr	r3, [r7, #24]
 800aafa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aafe:	461a      	mov	r2, r3
 800ab00:	f107 0310 	add.w	r3, r7, #16
 800ab04:	6812      	ldr	r2, [r2, #0]
 800ab06:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800ab08:	693a      	ldr	r2, [r7, #16]
 800ab0a:	6a3b      	ldr	r3, [r7, #32]
 800ab0c:	b2db      	uxtb	r3, r3
 800ab0e:	00db      	lsls	r3, r3, #3
 800ab10:	fa22 f303 	lsr.w	r3, r2, r3
 800ab14:	b2da      	uxtb	r2, r3
 800ab16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab18:	701a      	strb	r2, [r3, #0]
      i++;
 800ab1a:	6a3b      	ldr	r3, [r7, #32]
 800ab1c:	3301      	adds	r3, #1
 800ab1e:	623b      	str	r3, [r7, #32]
      pDest++;
 800ab20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab22:	3301      	adds	r3, #1
 800ab24:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800ab26:	8bfb      	ldrh	r3, [r7, #30]
 800ab28:	3b01      	subs	r3, #1
 800ab2a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800ab2c:	8bfb      	ldrh	r3, [r7, #30]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d1ea      	bne.n	800ab08 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800ab32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ab34:	4618      	mov	r0, r3
 800ab36:	372c      	adds	r7, #44	@ 0x2c
 800ab38:	46bd      	mov	sp, r7
 800ab3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3e:	4770      	bx	lr

0800ab40 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ab40:	b480      	push	{r7}
 800ab42:	b085      	sub	sp, #20
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	6078      	str	r0, [r7, #4]
 800ab48:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ab4e:	683b      	ldr	r3, [r7, #0]
 800ab50:	781b      	ldrb	r3, [r3, #0]
 800ab52:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ab54:	683b      	ldr	r3, [r7, #0]
 800ab56:	785b      	ldrb	r3, [r3, #1]
 800ab58:	2b01      	cmp	r3, #1
 800ab5a:	d12c      	bne.n	800abb6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ab5c:	68bb      	ldr	r3, [r7, #8]
 800ab5e:	015a      	lsls	r2, r3, #5
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	4413      	add	r3, r2
 800ab64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	db12      	blt.n	800ab94 <USB_EPSetStall+0x54>
 800ab6e:	68bb      	ldr	r3, [r7, #8]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d00f      	beq.n	800ab94 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800ab74:	68bb      	ldr	r3, [r7, #8]
 800ab76:	015a      	lsls	r2, r3, #5
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	4413      	add	r3, r2
 800ab7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	68ba      	ldr	r2, [r7, #8]
 800ab84:	0151      	lsls	r1, r2, #5
 800ab86:	68fa      	ldr	r2, [r7, #12]
 800ab88:	440a      	add	r2, r1
 800ab8a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab8e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ab92:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ab94:	68bb      	ldr	r3, [r7, #8]
 800ab96:	015a      	lsls	r2, r3, #5
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	4413      	add	r3, r2
 800ab9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	68ba      	ldr	r2, [r7, #8]
 800aba4:	0151      	lsls	r1, r2, #5
 800aba6:	68fa      	ldr	r2, [r7, #12]
 800aba8:	440a      	add	r2, r1
 800abaa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800abae:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800abb2:	6013      	str	r3, [r2, #0]
 800abb4:	e02b      	b.n	800ac0e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800abb6:	68bb      	ldr	r3, [r7, #8]
 800abb8:	015a      	lsls	r2, r3, #5
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	4413      	add	r3, r2
 800abbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	db12      	blt.n	800abee <USB_EPSetStall+0xae>
 800abc8:	68bb      	ldr	r3, [r7, #8]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d00f      	beq.n	800abee <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800abce:	68bb      	ldr	r3, [r7, #8]
 800abd0:	015a      	lsls	r2, r3, #5
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	4413      	add	r3, r2
 800abd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	68ba      	ldr	r2, [r7, #8]
 800abde:	0151      	lsls	r1, r2, #5
 800abe0:	68fa      	ldr	r2, [r7, #12]
 800abe2:	440a      	add	r2, r1
 800abe4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800abe8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800abec:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800abee:	68bb      	ldr	r3, [r7, #8]
 800abf0:	015a      	lsls	r2, r3, #5
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	4413      	add	r3, r2
 800abf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	68ba      	ldr	r2, [r7, #8]
 800abfe:	0151      	lsls	r1, r2, #5
 800ac00:	68fa      	ldr	r2, [r7, #12]
 800ac02:	440a      	add	r2, r1
 800ac04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ac08:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ac0c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ac0e:	2300      	movs	r3, #0
}
 800ac10:	4618      	mov	r0, r3
 800ac12:	3714      	adds	r7, #20
 800ac14:	46bd      	mov	sp, r7
 800ac16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1a:	4770      	bx	lr

0800ac1c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ac1c:	b480      	push	{r7}
 800ac1e:	b085      	sub	sp, #20
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
 800ac24:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ac2a:	683b      	ldr	r3, [r7, #0]
 800ac2c:	781b      	ldrb	r3, [r3, #0]
 800ac2e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ac30:	683b      	ldr	r3, [r7, #0]
 800ac32:	785b      	ldrb	r3, [r3, #1]
 800ac34:	2b01      	cmp	r3, #1
 800ac36:	d128      	bne.n	800ac8a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	015a      	lsls	r2, r3, #5
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	4413      	add	r3, r2
 800ac40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	68ba      	ldr	r2, [r7, #8]
 800ac48:	0151      	lsls	r1, r2, #5
 800ac4a:	68fa      	ldr	r2, [r7, #12]
 800ac4c:	440a      	add	r2, r1
 800ac4e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ac52:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ac56:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ac58:	683b      	ldr	r3, [r7, #0]
 800ac5a:	791b      	ldrb	r3, [r3, #4]
 800ac5c:	2b03      	cmp	r3, #3
 800ac5e:	d003      	beq.n	800ac68 <USB_EPClearStall+0x4c>
 800ac60:	683b      	ldr	r3, [r7, #0]
 800ac62:	791b      	ldrb	r3, [r3, #4]
 800ac64:	2b02      	cmp	r3, #2
 800ac66:	d138      	bne.n	800acda <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ac68:	68bb      	ldr	r3, [r7, #8]
 800ac6a:	015a      	lsls	r2, r3, #5
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	4413      	add	r3, r2
 800ac70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	68ba      	ldr	r2, [r7, #8]
 800ac78:	0151      	lsls	r1, r2, #5
 800ac7a:	68fa      	ldr	r2, [r7, #12]
 800ac7c:	440a      	add	r2, r1
 800ac7e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ac82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ac86:	6013      	str	r3, [r2, #0]
 800ac88:	e027      	b.n	800acda <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ac8a:	68bb      	ldr	r3, [r7, #8]
 800ac8c:	015a      	lsls	r2, r3, #5
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	4413      	add	r3, r2
 800ac92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	68ba      	ldr	r2, [r7, #8]
 800ac9a:	0151      	lsls	r1, r2, #5
 800ac9c:	68fa      	ldr	r2, [r7, #12]
 800ac9e:	440a      	add	r2, r1
 800aca0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aca4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800aca8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800acaa:	683b      	ldr	r3, [r7, #0]
 800acac:	791b      	ldrb	r3, [r3, #4]
 800acae:	2b03      	cmp	r3, #3
 800acb0:	d003      	beq.n	800acba <USB_EPClearStall+0x9e>
 800acb2:	683b      	ldr	r3, [r7, #0]
 800acb4:	791b      	ldrb	r3, [r3, #4]
 800acb6:	2b02      	cmp	r3, #2
 800acb8:	d10f      	bne.n	800acda <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800acba:	68bb      	ldr	r3, [r7, #8]
 800acbc:	015a      	lsls	r2, r3, #5
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	4413      	add	r3, r2
 800acc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	68ba      	ldr	r2, [r7, #8]
 800acca:	0151      	lsls	r1, r2, #5
 800accc:	68fa      	ldr	r2, [r7, #12]
 800acce:	440a      	add	r2, r1
 800acd0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800acd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800acd8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800acda:	2300      	movs	r3, #0
}
 800acdc:	4618      	mov	r0, r3
 800acde:	3714      	adds	r7, #20
 800ace0:	46bd      	mov	sp, r7
 800ace2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace6:	4770      	bx	lr

0800ace8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800ace8:	b480      	push	{r7}
 800acea:	b085      	sub	sp, #20
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
 800acf0:	460b      	mov	r3, r1
 800acf2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	68fa      	ldr	r2, [r7, #12]
 800ad02:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ad06:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800ad0a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad12:	681a      	ldr	r2, [r3, #0]
 800ad14:	78fb      	ldrb	r3, [r7, #3]
 800ad16:	011b      	lsls	r3, r3, #4
 800ad18:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800ad1c:	68f9      	ldr	r1, [r7, #12]
 800ad1e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ad22:	4313      	orrs	r3, r2
 800ad24:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800ad26:	2300      	movs	r3, #0
}
 800ad28:	4618      	mov	r0, r3
 800ad2a:	3714      	adds	r7, #20
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad32:	4770      	bx	lr

0800ad34 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800ad34:	b480      	push	{r7}
 800ad36:	b085      	sub	sp, #20
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	68fa      	ldr	r2, [r7, #12]
 800ad4a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ad4e:	f023 0303 	bic.w	r3, r3, #3
 800ad52:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad5a:	685b      	ldr	r3, [r3, #4]
 800ad5c:	68fa      	ldr	r2, [r7, #12]
 800ad5e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ad62:	f023 0302 	bic.w	r3, r3, #2
 800ad66:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ad68:	2300      	movs	r3, #0
}
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	3714      	adds	r7, #20
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad74:	4770      	bx	lr

0800ad76 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800ad76:	b480      	push	{r7}
 800ad78:	b085      	sub	sp, #20
 800ad7a:	af00      	add	r7, sp, #0
 800ad7c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	68fa      	ldr	r2, [r7, #12]
 800ad8c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ad90:	f023 0303 	bic.w	r3, r3, #3
 800ad94:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad9c:	685b      	ldr	r3, [r3, #4]
 800ad9e:	68fa      	ldr	r2, [r7, #12]
 800ada0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ada4:	f043 0302 	orr.w	r3, r3, #2
 800ada8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800adaa:	2300      	movs	r3, #0
}
 800adac:	4618      	mov	r0, r3
 800adae:	3714      	adds	r7, #20
 800adb0:	46bd      	mov	sp, r7
 800adb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb6:	4770      	bx	lr

0800adb8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800adb8:	b480      	push	{r7}
 800adba:	b085      	sub	sp, #20
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	695b      	ldr	r3, [r3, #20]
 800adc4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	699b      	ldr	r3, [r3, #24]
 800adca:	68fa      	ldr	r2, [r7, #12]
 800adcc:	4013      	ands	r3, r2
 800adce:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800add0:	68fb      	ldr	r3, [r7, #12]
}
 800add2:	4618      	mov	r0, r3
 800add4:	3714      	adds	r7, #20
 800add6:	46bd      	mov	sp, r7
 800add8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800addc:	4770      	bx	lr

0800adde <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800adde:	b480      	push	{r7}
 800ade0:	b085      	sub	sp, #20
 800ade2:	af00      	add	r7, sp, #0
 800ade4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800adf0:	699b      	ldr	r3, [r3, #24]
 800adf2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800adfa:	69db      	ldr	r3, [r3, #28]
 800adfc:	68ba      	ldr	r2, [r7, #8]
 800adfe:	4013      	ands	r3, r2
 800ae00:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800ae02:	68bb      	ldr	r3, [r7, #8]
 800ae04:	0c1b      	lsrs	r3, r3, #16
}
 800ae06:	4618      	mov	r0, r3
 800ae08:	3714      	adds	r7, #20
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae10:	4770      	bx	lr

0800ae12 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800ae12:	b480      	push	{r7}
 800ae14:	b085      	sub	sp, #20
 800ae16:	af00      	add	r7, sp, #0
 800ae18:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae24:	699b      	ldr	r3, [r3, #24]
 800ae26:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae2e:	69db      	ldr	r3, [r3, #28]
 800ae30:	68ba      	ldr	r2, [r7, #8]
 800ae32:	4013      	ands	r3, r2
 800ae34:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800ae36:	68bb      	ldr	r3, [r7, #8]
 800ae38:	b29b      	uxth	r3, r3
}
 800ae3a:	4618      	mov	r0, r3
 800ae3c:	3714      	adds	r7, #20
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae44:	4770      	bx	lr

0800ae46 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ae46:	b480      	push	{r7}
 800ae48:	b085      	sub	sp, #20
 800ae4a:	af00      	add	r7, sp, #0
 800ae4c:	6078      	str	r0, [r7, #4]
 800ae4e:	460b      	mov	r3, r1
 800ae50:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800ae56:	78fb      	ldrb	r3, [r7, #3]
 800ae58:	015a      	lsls	r2, r3, #5
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	4413      	add	r3, r2
 800ae5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae62:	689b      	ldr	r3, [r3, #8]
 800ae64:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae6c:	695b      	ldr	r3, [r3, #20]
 800ae6e:	68ba      	ldr	r2, [r7, #8]
 800ae70:	4013      	ands	r3, r2
 800ae72:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ae74:	68bb      	ldr	r3, [r7, #8]
}
 800ae76:	4618      	mov	r0, r3
 800ae78:	3714      	adds	r7, #20
 800ae7a:	46bd      	mov	sp, r7
 800ae7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae80:	4770      	bx	lr

0800ae82 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ae82:	b480      	push	{r7}
 800ae84:	b087      	sub	sp, #28
 800ae86:	af00      	add	r7, sp, #0
 800ae88:	6078      	str	r0, [r7, #4]
 800ae8a:	460b      	mov	r3, r1
 800ae8c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800ae92:	697b      	ldr	r3, [r7, #20]
 800ae94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae98:	691b      	ldr	r3, [r3, #16]
 800ae9a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800ae9c:	697b      	ldr	r3, [r7, #20]
 800ae9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aea2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aea4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800aea6:	78fb      	ldrb	r3, [r7, #3]
 800aea8:	f003 030f 	and.w	r3, r3, #15
 800aeac:	68fa      	ldr	r2, [r7, #12]
 800aeae:	fa22 f303 	lsr.w	r3, r2, r3
 800aeb2:	01db      	lsls	r3, r3, #7
 800aeb4:	b2db      	uxtb	r3, r3
 800aeb6:	693a      	ldr	r2, [r7, #16]
 800aeb8:	4313      	orrs	r3, r2
 800aeba:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800aebc:	78fb      	ldrb	r3, [r7, #3]
 800aebe:	015a      	lsls	r2, r3, #5
 800aec0:	697b      	ldr	r3, [r7, #20]
 800aec2:	4413      	add	r3, r2
 800aec4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aec8:	689b      	ldr	r3, [r3, #8]
 800aeca:	693a      	ldr	r2, [r7, #16]
 800aecc:	4013      	ands	r3, r2
 800aece:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800aed0:	68bb      	ldr	r3, [r7, #8]
}
 800aed2:	4618      	mov	r0, r3
 800aed4:	371c      	adds	r7, #28
 800aed6:	46bd      	mov	sp, r7
 800aed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aedc:	4770      	bx	lr

0800aede <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800aede:	b480      	push	{r7}
 800aee0:	b083      	sub	sp, #12
 800aee2:	af00      	add	r7, sp, #0
 800aee4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	695b      	ldr	r3, [r3, #20]
 800aeea:	f003 0301 	and.w	r3, r3, #1
}
 800aeee:	4618      	mov	r0, r3
 800aef0:	370c      	adds	r7, #12
 800aef2:	46bd      	mov	sp, r7
 800aef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef8:	4770      	bx	lr
	...

0800aefc <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800aefc:	b480      	push	{r7}
 800aefe:	b085      	sub	sp, #20
 800af00:	af00      	add	r7, sp, #0
 800af02:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af0e:	681a      	ldr	r2, [r3, #0]
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af16:	4619      	mov	r1, r3
 800af18:	4b09      	ldr	r3, [pc, #36]	@ (800af40 <USB_ActivateSetup+0x44>)
 800af1a:	4013      	ands	r3, r2
 800af1c:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800af24:	685b      	ldr	r3, [r3, #4]
 800af26:	68fa      	ldr	r2, [r7, #12]
 800af28:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800af2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800af30:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800af32:	2300      	movs	r3, #0
}
 800af34:	4618      	mov	r0, r3
 800af36:	3714      	adds	r7, #20
 800af38:	46bd      	mov	sp, r7
 800af3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af3e:	4770      	bx	lr
 800af40:	fffff800 	.word	0xfffff800

0800af44 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800af44:	b480      	push	{r7}
 800af46:	b087      	sub	sp, #28
 800af48:	af00      	add	r7, sp, #0
 800af4a:	60f8      	str	r0, [r7, #12]
 800af4c:	460b      	mov	r3, r1
 800af4e:	607a      	str	r2, [r7, #4]
 800af50:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	333c      	adds	r3, #60	@ 0x3c
 800af5a:	3304      	adds	r3, #4
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800af60:	693b      	ldr	r3, [r7, #16]
 800af62:	4a26      	ldr	r2, [pc, #152]	@ (800affc <USB_EP0_OutStart+0xb8>)
 800af64:	4293      	cmp	r3, r2
 800af66:	d90a      	bls.n	800af7e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800af68:	697b      	ldr	r3, [r7, #20]
 800af6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800af74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800af78:	d101      	bne.n	800af7e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800af7a:	2300      	movs	r3, #0
 800af7c:	e037      	b.n	800afee <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800af7e:	697b      	ldr	r3, [r7, #20]
 800af80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af84:	461a      	mov	r2, r3
 800af86:	2300      	movs	r3, #0
 800af88:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800af8a:	697b      	ldr	r3, [r7, #20]
 800af8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af90:	691b      	ldr	r3, [r3, #16]
 800af92:	697a      	ldr	r2, [r7, #20]
 800af94:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800af98:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800af9c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800af9e:	697b      	ldr	r3, [r7, #20]
 800afa0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800afa4:	691b      	ldr	r3, [r3, #16]
 800afa6:	697a      	ldr	r2, [r7, #20]
 800afa8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800afac:	f043 0318 	orr.w	r3, r3, #24
 800afb0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800afb2:	697b      	ldr	r3, [r7, #20]
 800afb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800afb8:	691b      	ldr	r3, [r3, #16]
 800afba:	697a      	ldr	r2, [r7, #20]
 800afbc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800afc0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800afc4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800afc6:	7afb      	ldrb	r3, [r7, #11]
 800afc8:	2b01      	cmp	r3, #1
 800afca:	d10f      	bne.n	800afec <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800afcc:	697b      	ldr	r3, [r7, #20]
 800afce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800afd2:	461a      	mov	r2, r3
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800afd8:	697b      	ldr	r3, [r7, #20]
 800afda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	697a      	ldr	r2, [r7, #20]
 800afe2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800afe6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800afea:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800afec:	2300      	movs	r3, #0
}
 800afee:	4618      	mov	r0, r3
 800aff0:	371c      	adds	r7, #28
 800aff2:	46bd      	mov	sp, r7
 800aff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff8:	4770      	bx	lr
 800affa:	bf00      	nop
 800affc:	4f54300a 	.word	0x4f54300a

0800b000 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b000:	b480      	push	{r7}
 800b002:	b085      	sub	sp, #20
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b008:	2300      	movs	r3, #0
 800b00a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	3301      	adds	r3, #1
 800b010:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b018:	d901      	bls.n	800b01e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b01a:	2303      	movs	r3, #3
 800b01c:	e01b      	b.n	800b056 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	691b      	ldr	r3, [r3, #16]
 800b022:	2b00      	cmp	r3, #0
 800b024:	daf2      	bge.n	800b00c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b026:	2300      	movs	r3, #0
 800b028:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	691b      	ldr	r3, [r3, #16]
 800b02e:	f043 0201 	orr.w	r2, r3, #1
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	3301      	adds	r3, #1
 800b03a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b042:	d901      	bls.n	800b048 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b044:	2303      	movs	r3, #3
 800b046:	e006      	b.n	800b056 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	691b      	ldr	r3, [r3, #16]
 800b04c:	f003 0301 	and.w	r3, r3, #1
 800b050:	2b01      	cmp	r3, #1
 800b052:	d0f0      	beq.n	800b036 <USB_CoreReset+0x36>

  return HAL_OK;
 800b054:	2300      	movs	r3, #0
}
 800b056:	4618      	mov	r0, r3
 800b058:	3714      	adds	r7, #20
 800b05a:	46bd      	mov	sp, r7
 800b05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b060:	4770      	bx	lr
	...

0800b064 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b064:	b580      	push	{r7, lr}
 800b066:	b084      	sub	sp, #16
 800b068:	af00      	add	r7, sp, #0
 800b06a:	6078      	str	r0, [r7, #4]
 800b06c:	460b      	mov	r3, r1
 800b06e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800b070:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800b074:	f005 fb84 	bl	8010780 <USBD_static_malloc>
 800b078:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d109      	bne.n	800b094 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	32b0      	adds	r2, #176	@ 0xb0
 800b08a:	2100      	movs	r1, #0
 800b08c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800b090:	2302      	movs	r3, #2
 800b092:	e0d4      	b.n	800b23e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800b094:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800b098:	2100      	movs	r1, #0
 800b09a:	68f8      	ldr	r0, [r7, #12]
 800b09c:	f007 ff79 	bl	8012f92 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	32b0      	adds	r2, #176	@ 0xb0
 800b0aa:	68f9      	ldr	r1, [r7, #12]
 800b0ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	32b0      	adds	r2, #176	@ 0xb0
 800b0ba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	7c1b      	ldrb	r3, [r3, #16]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d138      	bne.n	800b13e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800b0cc:	4b5e      	ldr	r3, [pc, #376]	@ (800b248 <USBD_CDC_Init+0x1e4>)
 800b0ce:	7819      	ldrb	r1, [r3, #0]
 800b0d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b0d4:	2202      	movs	r2, #2
 800b0d6:	6878      	ldr	r0, [r7, #4]
 800b0d8:	f005 fa2f 	bl	801053a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b0dc:	4b5a      	ldr	r3, [pc, #360]	@ (800b248 <USBD_CDC_Init+0x1e4>)
 800b0de:	781b      	ldrb	r3, [r3, #0]
 800b0e0:	f003 020f 	and.w	r2, r3, #15
 800b0e4:	6879      	ldr	r1, [r7, #4]
 800b0e6:	4613      	mov	r3, r2
 800b0e8:	009b      	lsls	r3, r3, #2
 800b0ea:	4413      	add	r3, r2
 800b0ec:	009b      	lsls	r3, r3, #2
 800b0ee:	440b      	add	r3, r1
 800b0f0:	3324      	adds	r3, #36	@ 0x24
 800b0f2:	2201      	movs	r2, #1
 800b0f4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b0f6:	4b55      	ldr	r3, [pc, #340]	@ (800b24c <USBD_CDC_Init+0x1e8>)
 800b0f8:	7819      	ldrb	r1, [r3, #0]
 800b0fa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b0fe:	2202      	movs	r2, #2
 800b100:	6878      	ldr	r0, [r7, #4]
 800b102:	f005 fa1a 	bl	801053a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b106:	4b51      	ldr	r3, [pc, #324]	@ (800b24c <USBD_CDC_Init+0x1e8>)
 800b108:	781b      	ldrb	r3, [r3, #0]
 800b10a:	f003 020f 	and.w	r2, r3, #15
 800b10e:	6879      	ldr	r1, [r7, #4]
 800b110:	4613      	mov	r3, r2
 800b112:	009b      	lsls	r3, r3, #2
 800b114:	4413      	add	r3, r2
 800b116:	009b      	lsls	r3, r3, #2
 800b118:	440b      	add	r3, r1
 800b11a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b11e:	2201      	movs	r2, #1
 800b120:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800b122:	4b4b      	ldr	r3, [pc, #300]	@ (800b250 <USBD_CDC_Init+0x1ec>)
 800b124:	781b      	ldrb	r3, [r3, #0]
 800b126:	f003 020f 	and.w	r2, r3, #15
 800b12a:	6879      	ldr	r1, [r7, #4]
 800b12c:	4613      	mov	r3, r2
 800b12e:	009b      	lsls	r3, r3, #2
 800b130:	4413      	add	r3, r2
 800b132:	009b      	lsls	r3, r3, #2
 800b134:	440b      	add	r3, r1
 800b136:	3326      	adds	r3, #38	@ 0x26
 800b138:	2210      	movs	r2, #16
 800b13a:	801a      	strh	r2, [r3, #0]
 800b13c:	e035      	b.n	800b1aa <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800b13e:	4b42      	ldr	r3, [pc, #264]	@ (800b248 <USBD_CDC_Init+0x1e4>)
 800b140:	7819      	ldrb	r1, [r3, #0]
 800b142:	2340      	movs	r3, #64	@ 0x40
 800b144:	2202      	movs	r2, #2
 800b146:	6878      	ldr	r0, [r7, #4]
 800b148:	f005 f9f7 	bl	801053a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b14c:	4b3e      	ldr	r3, [pc, #248]	@ (800b248 <USBD_CDC_Init+0x1e4>)
 800b14e:	781b      	ldrb	r3, [r3, #0]
 800b150:	f003 020f 	and.w	r2, r3, #15
 800b154:	6879      	ldr	r1, [r7, #4]
 800b156:	4613      	mov	r3, r2
 800b158:	009b      	lsls	r3, r3, #2
 800b15a:	4413      	add	r3, r2
 800b15c:	009b      	lsls	r3, r3, #2
 800b15e:	440b      	add	r3, r1
 800b160:	3324      	adds	r3, #36	@ 0x24
 800b162:	2201      	movs	r2, #1
 800b164:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b166:	4b39      	ldr	r3, [pc, #228]	@ (800b24c <USBD_CDC_Init+0x1e8>)
 800b168:	7819      	ldrb	r1, [r3, #0]
 800b16a:	2340      	movs	r3, #64	@ 0x40
 800b16c:	2202      	movs	r2, #2
 800b16e:	6878      	ldr	r0, [r7, #4]
 800b170:	f005 f9e3 	bl	801053a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b174:	4b35      	ldr	r3, [pc, #212]	@ (800b24c <USBD_CDC_Init+0x1e8>)
 800b176:	781b      	ldrb	r3, [r3, #0]
 800b178:	f003 020f 	and.w	r2, r3, #15
 800b17c:	6879      	ldr	r1, [r7, #4]
 800b17e:	4613      	mov	r3, r2
 800b180:	009b      	lsls	r3, r3, #2
 800b182:	4413      	add	r3, r2
 800b184:	009b      	lsls	r3, r3, #2
 800b186:	440b      	add	r3, r1
 800b188:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b18c:	2201      	movs	r2, #1
 800b18e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b190:	4b2f      	ldr	r3, [pc, #188]	@ (800b250 <USBD_CDC_Init+0x1ec>)
 800b192:	781b      	ldrb	r3, [r3, #0]
 800b194:	f003 020f 	and.w	r2, r3, #15
 800b198:	6879      	ldr	r1, [r7, #4]
 800b19a:	4613      	mov	r3, r2
 800b19c:	009b      	lsls	r3, r3, #2
 800b19e:	4413      	add	r3, r2
 800b1a0:	009b      	lsls	r3, r3, #2
 800b1a2:	440b      	add	r3, r1
 800b1a4:	3326      	adds	r3, #38	@ 0x26
 800b1a6:	2210      	movs	r2, #16
 800b1a8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b1aa:	4b29      	ldr	r3, [pc, #164]	@ (800b250 <USBD_CDC_Init+0x1ec>)
 800b1ac:	7819      	ldrb	r1, [r3, #0]
 800b1ae:	2308      	movs	r3, #8
 800b1b0:	2203      	movs	r2, #3
 800b1b2:	6878      	ldr	r0, [r7, #4]
 800b1b4:	f005 f9c1 	bl	801053a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800b1b8:	4b25      	ldr	r3, [pc, #148]	@ (800b250 <USBD_CDC_Init+0x1ec>)
 800b1ba:	781b      	ldrb	r3, [r3, #0]
 800b1bc:	f003 020f 	and.w	r2, r3, #15
 800b1c0:	6879      	ldr	r1, [r7, #4]
 800b1c2:	4613      	mov	r3, r2
 800b1c4:	009b      	lsls	r3, r3, #2
 800b1c6:	4413      	add	r3, r2
 800b1c8:	009b      	lsls	r3, r3, #2
 800b1ca:	440b      	add	r3, r1
 800b1cc:	3324      	adds	r3, #36	@ 0x24
 800b1ce:	2201      	movs	r2, #1
 800b1d0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	2200      	movs	r2, #0
 800b1d6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b1e0:	687a      	ldr	r2, [r7, #4]
 800b1e2:	33b0      	adds	r3, #176	@ 0xb0
 800b1e4:	009b      	lsls	r3, r3, #2
 800b1e6:	4413      	add	r3, r2
 800b1e8:	685b      	ldr	r3, [r3, #4]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	2200      	movs	r2, #0
 800b1f2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	2200      	movs	r2, #0
 800b1fa:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800b204:	2b00      	cmp	r3, #0
 800b206:	d101      	bne.n	800b20c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800b208:	2302      	movs	r3, #2
 800b20a:	e018      	b.n	800b23e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	7c1b      	ldrb	r3, [r3, #16]
 800b210:	2b00      	cmp	r3, #0
 800b212:	d10a      	bne.n	800b22a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b214:	4b0d      	ldr	r3, [pc, #52]	@ (800b24c <USBD_CDC_Init+0x1e8>)
 800b216:	7819      	ldrb	r1, [r3, #0]
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b21e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b222:	6878      	ldr	r0, [r7, #4]
 800b224:	f005 fa78 	bl	8010718 <USBD_LL_PrepareReceive>
 800b228:	e008      	b.n	800b23c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b22a:	4b08      	ldr	r3, [pc, #32]	@ (800b24c <USBD_CDC_Init+0x1e8>)
 800b22c:	7819      	ldrb	r1, [r3, #0]
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b234:	2340      	movs	r3, #64	@ 0x40
 800b236:	6878      	ldr	r0, [r7, #4]
 800b238:	f005 fa6e 	bl	8010718 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b23c:	2300      	movs	r3, #0
}
 800b23e:	4618      	mov	r0, r3
 800b240:	3710      	adds	r7, #16
 800b242:	46bd      	mov	sp, r7
 800b244:	bd80      	pop	{r7, pc}
 800b246:	bf00      	nop
 800b248:	24000097 	.word	0x24000097
 800b24c:	24000098 	.word	0x24000098
 800b250:	24000099 	.word	0x24000099

0800b254 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b254:	b580      	push	{r7, lr}
 800b256:	b082      	sub	sp, #8
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
 800b25c:	460b      	mov	r3, r1
 800b25e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800b260:	4b3a      	ldr	r3, [pc, #232]	@ (800b34c <USBD_CDC_DeInit+0xf8>)
 800b262:	781b      	ldrb	r3, [r3, #0]
 800b264:	4619      	mov	r1, r3
 800b266:	6878      	ldr	r0, [r7, #4]
 800b268:	f005 f98d 	bl	8010586 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800b26c:	4b37      	ldr	r3, [pc, #220]	@ (800b34c <USBD_CDC_DeInit+0xf8>)
 800b26e:	781b      	ldrb	r3, [r3, #0]
 800b270:	f003 020f 	and.w	r2, r3, #15
 800b274:	6879      	ldr	r1, [r7, #4]
 800b276:	4613      	mov	r3, r2
 800b278:	009b      	lsls	r3, r3, #2
 800b27a:	4413      	add	r3, r2
 800b27c:	009b      	lsls	r3, r3, #2
 800b27e:	440b      	add	r3, r1
 800b280:	3324      	adds	r3, #36	@ 0x24
 800b282:	2200      	movs	r2, #0
 800b284:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800b286:	4b32      	ldr	r3, [pc, #200]	@ (800b350 <USBD_CDC_DeInit+0xfc>)
 800b288:	781b      	ldrb	r3, [r3, #0]
 800b28a:	4619      	mov	r1, r3
 800b28c:	6878      	ldr	r0, [r7, #4]
 800b28e:	f005 f97a 	bl	8010586 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800b292:	4b2f      	ldr	r3, [pc, #188]	@ (800b350 <USBD_CDC_DeInit+0xfc>)
 800b294:	781b      	ldrb	r3, [r3, #0]
 800b296:	f003 020f 	and.w	r2, r3, #15
 800b29a:	6879      	ldr	r1, [r7, #4]
 800b29c:	4613      	mov	r3, r2
 800b29e:	009b      	lsls	r3, r3, #2
 800b2a0:	4413      	add	r3, r2
 800b2a2:	009b      	lsls	r3, r3, #2
 800b2a4:	440b      	add	r3, r1
 800b2a6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b2aa:	2200      	movs	r2, #0
 800b2ac:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800b2ae:	4b29      	ldr	r3, [pc, #164]	@ (800b354 <USBD_CDC_DeInit+0x100>)
 800b2b0:	781b      	ldrb	r3, [r3, #0]
 800b2b2:	4619      	mov	r1, r3
 800b2b4:	6878      	ldr	r0, [r7, #4]
 800b2b6:	f005 f966 	bl	8010586 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800b2ba:	4b26      	ldr	r3, [pc, #152]	@ (800b354 <USBD_CDC_DeInit+0x100>)
 800b2bc:	781b      	ldrb	r3, [r3, #0]
 800b2be:	f003 020f 	and.w	r2, r3, #15
 800b2c2:	6879      	ldr	r1, [r7, #4]
 800b2c4:	4613      	mov	r3, r2
 800b2c6:	009b      	lsls	r3, r3, #2
 800b2c8:	4413      	add	r3, r2
 800b2ca:	009b      	lsls	r3, r3, #2
 800b2cc:	440b      	add	r3, r1
 800b2ce:	3324      	adds	r3, #36	@ 0x24
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800b2d4:	4b1f      	ldr	r3, [pc, #124]	@ (800b354 <USBD_CDC_DeInit+0x100>)
 800b2d6:	781b      	ldrb	r3, [r3, #0]
 800b2d8:	f003 020f 	and.w	r2, r3, #15
 800b2dc:	6879      	ldr	r1, [r7, #4]
 800b2de:	4613      	mov	r3, r2
 800b2e0:	009b      	lsls	r3, r3, #2
 800b2e2:	4413      	add	r3, r2
 800b2e4:	009b      	lsls	r3, r3, #2
 800b2e6:	440b      	add	r3, r1
 800b2e8:	3326      	adds	r3, #38	@ 0x26
 800b2ea:	2200      	movs	r2, #0
 800b2ec:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	32b0      	adds	r2, #176	@ 0xb0
 800b2f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d01f      	beq.n	800b340 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b306:	687a      	ldr	r2, [r7, #4]
 800b308:	33b0      	adds	r3, #176	@ 0xb0
 800b30a:	009b      	lsls	r3, r3, #2
 800b30c:	4413      	add	r3, r2
 800b30e:	685b      	ldr	r3, [r3, #4]
 800b310:	685b      	ldr	r3, [r3, #4]
 800b312:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	32b0      	adds	r2, #176	@ 0xb0
 800b31e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b322:	4618      	mov	r0, r3
 800b324:	f005 fa3a 	bl	801079c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	32b0      	adds	r2, #176	@ 0xb0
 800b332:	2100      	movs	r1, #0
 800b334:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	2200      	movs	r2, #0
 800b33c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800b340:	2300      	movs	r3, #0
}
 800b342:	4618      	mov	r0, r3
 800b344:	3708      	adds	r7, #8
 800b346:	46bd      	mov	sp, r7
 800b348:	bd80      	pop	{r7, pc}
 800b34a:	bf00      	nop
 800b34c:	24000097 	.word	0x24000097
 800b350:	24000098 	.word	0x24000098
 800b354:	24000099 	.word	0x24000099

0800b358 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800b358:	b580      	push	{r7, lr}
 800b35a:	b086      	sub	sp, #24
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	6078      	str	r0, [r7, #4]
 800b360:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	32b0      	adds	r2, #176	@ 0xb0
 800b36c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b370:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800b372:	2300      	movs	r3, #0
 800b374:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800b376:	2300      	movs	r3, #0
 800b378:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800b37a:	2300      	movs	r3, #0
 800b37c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800b37e:	693b      	ldr	r3, [r7, #16]
 800b380:	2b00      	cmp	r3, #0
 800b382:	d101      	bne.n	800b388 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800b384:	2303      	movs	r3, #3
 800b386:	e0bf      	b.n	800b508 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b388:	683b      	ldr	r3, [r7, #0]
 800b38a:	781b      	ldrb	r3, [r3, #0]
 800b38c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b390:	2b00      	cmp	r3, #0
 800b392:	d050      	beq.n	800b436 <USBD_CDC_Setup+0xde>
 800b394:	2b20      	cmp	r3, #32
 800b396:	f040 80af 	bne.w	800b4f8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800b39a:	683b      	ldr	r3, [r7, #0]
 800b39c:	88db      	ldrh	r3, [r3, #6]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d03a      	beq.n	800b418 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800b3a2:	683b      	ldr	r3, [r7, #0]
 800b3a4:	781b      	ldrb	r3, [r3, #0]
 800b3a6:	b25b      	sxtb	r3, r3
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	da1b      	bge.n	800b3e4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b3b2:	687a      	ldr	r2, [r7, #4]
 800b3b4:	33b0      	adds	r3, #176	@ 0xb0
 800b3b6:	009b      	lsls	r3, r3, #2
 800b3b8:	4413      	add	r3, r2
 800b3ba:	685b      	ldr	r3, [r3, #4]
 800b3bc:	689b      	ldr	r3, [r3, #8]
 800b3be:	683a      	ldr	r2, [r7, #0]
 800b3c0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800b3c2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b3c4:	683a      	ldr	r2, [r7, #0]
 800b3c6:	88d2      	ldrh	r2, [r2, #6]
 800b3c8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800b3ca:	683b      	ldr	r3, [r7, #0]
 800b3cc:	88db      	ldrh	r3, [r3, #6]
 800b3ce:	2b07      	cmp	r3, #7
 800b3d0:	bf28      	it	cs
 800b3d2:	2307      	movcs	r3, #7
 800b3d4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800b3d6:	693b      	ldr	r3, [r7, #16]
 800b3d8:	89fa      	ldrh	r2, [r7, #14]
 800b3da:	4619      	mov	r1, r3
 800b3dc:	6878      	ldr	r0, [r7, #4]
 800b3de:	f001 fdbd 	bl	800cf5c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800b3e2:	e090      	b.n	800b506 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	785a      	ldrb	r2, [r3, #1]
 800b3e8:	693b      	ldr	r3, [r7, #16]
 800b3ea:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800b3ee:	683b      	ldr	r3, [r7, #0]
 800b3f0:	88db      	ldrh	r3, [r3, #6]
 800b3f2:	2b3f      	cmp	r3, #63	@ 0x3f
 800b3f4:	d803      	bhi.n	800b3fe <USBD_CDC_Setup+0xa6>
 800b3f6:	683b      	ldr	r3, [r7, #0]
 800b3f8:	88db      	ldrh	r3, [r3, #6]
 800b3fa:	b2da      	uxtb	r2, r3
 800b3fc:	e000      	b.n	800b400 <USBD_CDC_Setup+0xa8>
 800b3fe:	2240      	movs	r2, #64	@ 0x40
 800b400:	693b      	ldr	r3, [r7, #16]
 800b402:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800b406:	6939      	ldr	r1, [r7, #16]
 800b408:	693b      	ldr	r3, [r7, #16]
 800b40a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800b40e:	461a      	mov	r2, r3
 800b410:	6878      	ldr	r0, [r7, #4]
 800b412:	f001 fdcf 	bl	800cfb4 <USBD_CtlPrepareRx>
      break;
 800b416:	e076      	b.n	800b506 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b41e:	687a      	ldr	r2, [r7, #4]
 800b420:	33b0      	adds	r3, #176	@ 0xb0
 800b422:	009b      	lsls	r3, r3, #2
 800b424:	4413      	add	r3, r2
 800b426:	685b      	ldr	r3, [r3, #4]
 800b428:	689b      	ldr	r3, [r3, #8]
 800b42a:	683a      	ldr	r2, [r7, #0]
 800b42c:	7850      	ldrb	r0, [r2, #1]
 800b42e:	2200      	movs	r2, #0
 800b430:	6839      	ldr	r1, [r7, #0]
 800b432:	4798      	blx	r3
      break;
 800b434:	e067      	b.n	800b506 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b436:	683b      	ldr	r3, [r7, #0]
 800b438:	785b      	ldrb	r3, [r3, #1]
 800b43a:	2b0b      	cmp	r3, #11
 800b43c:	d851      	bhi.n	800b4e2 <USBD_CDC_Setup+0x18a>
 800b43e:	a201      	add	r2, pc, #4	@ (adr r2, 800b444 <USBD_CDC_Setup+0xec>)
 800b440:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b444:	0800b475 	.word	0x0800b475
 800b448:	0800b4f1 	.word	0x0800b4f1
 800b44c:	0800b4e3 	.word	0x0800b4e3
 800b450:	0800b4e3 	.word	0x0800b4e3
 800b454:	0800b4e3 	.word	0x0800b4e3
 800b458:	0800b4e3 	.word	0x0800b4e3
 800b45c:	0800b4e3 	.word	0x0800b4e3
 800b460:	0800b4e3 	.word	0x0800b4e3
 800b464:	0800b4e3 	.word	0x0800b4e3
 800b468:	0800b4e3 	.word	0x0800b4e3
 800b46c:	0800b49f 	.word	0x0800b49f
 800b470:	0800b4c9 	.word	0x0800b4c9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b47a:	b2db      	uxtb	r3, r3
 800b47c:	2b03      	cmp	r3, #3
 800b47e:	d107      	bne.n	800b490 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b480:	f107 030a 	add.w	r3, r7, #10
 800b484:	2202      	movs	r2, #2
 800b486:	4619      	mov	r1, r3
 800b488:	6878      	ldr	r0, [r7, #4]
 800b48a:	f001 fd67 	bl	800cf5c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b48e:	e032      	b.n	800b4f6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800b490:	6839      	ldr	r1, [r7, #0]
 800b492:	6878      	ldr	r0, [r7, #4]
 800b494:	f001 fce5 	bl	800ce62 <USBD_CtlError>
            ret = USBD_FAIL;
 800b498:	2303      	movs	r3, #3
 800b49a:	75fb      	strb	r3, [r7, #23]
          break;
 800b49c:	e02b      	b.n	800b4f6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b4a4:	b2db      	uxtb	r3, r3
 800b4a6:	2b03      	cmp	r3, #3
 800b4a8:	d107      	bne.n	800b4ba <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800b4aa:	f107 030d 	add.w	r3, r7, #13
 800b4ae:	2201      	movs	r2, #1
 800b4b0:	4619      	mov	r1, r3
 800b4b2:	6878      	ldr	r0, [r7, #4]
 800b4b4:	f001 fd52 	bl	800cf5c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b4b8:	e01d      	b.n	800b4f6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800b4ba:	6839      	ldr	r1, [r7, #0]
 800b4bc:	6878      	ldr	r0, [r7, #4]
 800b4be:	f001 fcd0 	bl	800ce62 <USBD_CtlError>
            ret = USBD_FAIL;
 800b4c2:	2303      	movs	r3, #3
 800b4c4:	75fb      	strb	r3, [r7, #23]
          break;
 800b4c6:	e016      	b.n	800b4f6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b4ce:	b2db      	uxtb	r3, r3
 800b4d0:	2b03      	cmp	r3, #3
 800b4d2:	d00f      	beq.n	800b4f4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800b4d4:	6839      	ldr	r1, [r7, #0]
 800b4d6:	6878      	ldr	r0, [r7, #4]
 800b4d8:	f001 fcc3 	bl	800ce62 <USBD_CtlError>
            ret = USBD_FAIL;
 800b4dc:	2303      	movs	r3, #3
 800b4de:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800b4e0:	e008      	b.n	800b4f4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800b4e2:	6839      	ldr	r1, [r7, #0]
 800b4e4:	6878      	ldr	r0, [r7, #4]
 800b4e6:	f001 fcbc 	bl	800ce62 <USBD_CtlError>
          ret = USBD_FAIL;
 800b4ea:	2303      	movs	r3, #3
 800b4ec:	75fb      	strb	r3, [r7, #23]
          break;
 800b4ee:	e002      	b.n	800b4f6 <USBD_CDC_Setup+0x19e>
          break;
 800b4f0:	bf00      	nop
 800b4f2:	e008      	b.n	800b506 <USBD_CDC_Setup+0x1ae>
          break;
 800b4f4:	bf00      	nop
      }
      break;
 800b4f6:	e006      	b.n	800b506 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800b4f8:	6839      	ldr	r1, [r7, #0]
 800b4fa:	6878      	ldr	r0, [r7, #4]
 800b4fc:	f001 fcb1 	bl	800ce62 <USBD_CtlError>
      ret = USBD_FAIL;
 800b500:	2303      	movs	r3, #3
 800b502:	75fb      	strb	r3, [r7, #23]
      break;
 800b504:	bf00      	nop
  }

  return (uint8_t)ret;
 800b506:	7dfb      	ldrb	r3, [r7, #23]
}
 800b508:	4618      	mov	r0, r3
 800b50a:	3718      	adds	r7, #24
 800b50c:	46bd      	mov	sp, r7
 800b50e:	bd80      	pop	{r7, pc}

0800b510 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b510:	b580      	push	{r7, lr}
 800b512:	b084      	sub	sp, #16
 800b514:	af00      	add	r7, sp, #0
 800b516:	6078      	str	r0, [r7, #4]
 800b518:	460b      	mov	r3, r1
 800b51a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b522:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	32b0      	adds	r2, #176	@ 0xb0
 800b52e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b532:	2b00      	cmp	r3, #0
 800b534:	d101      	bne.n	800b53a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800b536:	2303      	movs	r3, #3
 800b538:	e065      	b.n	800b606 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	32b0      	adds	r2, #176	@ 0xb0
 800b544:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b548:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b54a:	78fb      	ldrb	r3, [r7, #3]
 800b54c:	f003 020f 	and.w	r2, r3, #15
 800b550:	6879      	ldr	r1, [r7, #4]
 800b552:	4613      	mov	r3, r2
 800b554:	009b      	lsls	r3, r3, #2
 800b556:	4413      	add	r3, r2
 800b558:	009b      	lsls	r3, r3, #2
 800b55a:	440b      	add	r3, r1
 800b55c:	3318      	adds	r3, #24
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	2b00      	cmp	r3, #0
 800b562:	d02f      	beq.n	800b5c4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800b564:	78fb      	ldrb	r3, [r7, #3]
 800b566:	f003 020f 	and.w	r2, r3, #15
 800b56a:	6879      	ldr	r1, [r7, #4]
 800b56c:	4613      	mov	r3, r2
 800b56e:	009b      	lsls	r3, r3, #2
 800b570:	4413      	add	r3, r2
 800b572:	009b      	lsls	r3, r3, #2
 800b574:	440b      	add	r3, r1
 800b576:	3318      	adds	r3, #24
 800b578:	681a      	ldr	r2, [r3, #0]
 800b57a:	78fb      	ldrb	r3, [r7, #3]
 800b57c:	f003 010f 	and.w	r1, r3, #15
 800b580:	68f8      	ldr	r0, [r7, #12]
 800b582:	460b      	mov	r3, r1
 800b584:	00db      	lsls	r3, r3, #3
 800b586:	440b      	add	r3, r1
 800b588:	009b      	lsls	r3, r3, #2
 800b58a:	4403      	add	r3, r0
 800b58c:	331c      	adds	r3, #28
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	fbb2 f1f3 	udiv	r1, r2, r3
 800b594:	fb01 f303 	mul.w	r3, r1, r3
 800b598:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d112      	bne.n	800b5c4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800b59e:	78fb      	ldrb	r3, [r7, #3]
 800b5a0:	f003 020f 	and.w	r2, r3, #15
 800b5a4:	6879      	ldr	r1, [r7, #4]
 800b5a6:	4613      	mov	r3, r2
 800b5a8:	009b      	lsls	r3, r3, #2
 800b5aa:	4413      	add	r3, r2
 800b5ac:	009b      	lsls	r3, r3, #2
 800b5ae:	440b      	add	r3, r1
 800b5b0:	3318      	adds	r3, #24
 800b5b2:	2200      	movs	r2, #0
 800b5b4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b5b6:	78f9      	ldrb	r1, [r7, #3]
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	2200      	movs	r2, #0
 800b5bc:	6878      	ldr	r0, [r7, #4]
 800b5be:	f005 f88a 	bl	80106d6 <USBD_LL_Transmit>
 800b5c2:	e01f      	b.n	800b604 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800b5c4:	68bb      	ldr	r3, [r7, #8]
 800b5c6:	2200      	movs	r2, #0
 800b5c8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b5d2:	687a      	ldr	r2, [r7, #4]
 800b5d4:	33b0      	adds	r3, #176	@ 0xb0
 800b5d6:	009b      	lsls	r3, r3, #2
 800b5d8:	4413      	add	r3, r2
 800b5da:	685b      	ldr	r3, [r3, #4]
 800b5dc:	691b      	ldr	r3, [r3, #16]
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d010      	beq.n	800b604 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b5e8:	687a      	ldr	r2, [r7, #4]
 800b5ea:	33b0      	adds	r3, #176	@ 0xb0
 800b5ec:	009b      	lsls	r3, r3, #2
 800b5ee:	4413      	add	r3, r2
 800b5f0:	685b      	ldr	r3, [r3, #4]
 800b5f2:	691b      	ldr	r3, [r3, #16]
 800b5f4:	68ba      	ldr	r2, [r7, #8]
 800b5f6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800b5fa:	68ba      	ldr	r2, [r7, #8]
 800b5fc:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800b600:	78fa      	ldrb	r2, [r7, #3]
 800b602:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800b604:	2300      	movs	r3, #0
}
 800b606:	4618      	mov	r0, r3
 800b608:	3710      	adds	r7, #16
 800b60a:	46bd      	mov	sp, r7
 800b60c:	bd80      	pop	{r7, pc}

0800b60e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b60e:	b580      	push	{r7, lr}
 800b610:	b084      	sub	sp, #16
 800b612:	af00      	add	r7, sp, #0
 800b614:	6078      	str	r0, [r7, #4]
 800b616:	460b      	mov	r3, r1
 800b618:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	32b0      	adds	r2, #176	@ 0xb0
 800b624:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b628:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	32b0      	adds	r2, #176	@ 0xb0
 800b634:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d101      	bne.n	800b640 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800b63c:	2303      	movs	r3, #3
 800b63e:	e01a      	b.n	800b676 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b640:	78fb      	ldrb	r3, [r7, #3]
 800b642:	4619      	mov	r1, r3
 800b644:	6878      	ldr	r0, [r7, #4]
 800b646:	f005 f888 	bl	801075a <USBD_LL_GetRxDataSize>
 800b64a:	4602      	mov	r2, r0
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b658:	687a      	ldr	r2, [r7, #4]
 800b65a:	33b0      	adds	r3, #176	@ 0xb0
 800b65c:	009b      	lsls	r3, r3, #2
 800b65e:	4413      	add	r3, r2
 800b660:	685b      	ldr	r3, [r3, #4]
 800b662:	68db      	ldr	r3, [r3, #12]
 800b664:	68fa      	ldr	r2, [r7, #12]
 800b666:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800b66a:	68fa      	ldr	r2, [r7, #12]
 800b66c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800b670:	4611      	mov	r1, r2
 800b672:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800b674:	2300      	movs	r3, #0
}
 800b676:	4618      	mov	r0, r3
 800b678:	3710      	adds	r7, #16
 800b67a:	46bd      	mov	sp, r7
 800b67c:	bd80      	pop	{r7, pc}

0800b67e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b67e:	b580      	push	{r7, lr}
 800b680:	b084      	sub	sp, #16
 800b682:	af00      	add	r7, sp, #0
 800b684:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	32b0      	adds	r2, #176	@ 0xb0
 800b690:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b694:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d101      	bne.n	800b6a0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b69c:	2303      	movs	r3, #3
 800b69e:	e024      	b.n	800b6ea <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b6a6:	687a      	ldr	r2, [r7, #4]
 800b6a8:	33b0      	adds	r3, #176	@ 0xb0
 800b6aa:	009b      	lsls	r3, r3, #2
 800b6ac:	4413      	add	r3, r2
 800b6ae:	685b      	ldr	r3, [r3, #4]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d019      	beq.n	800b6e8 <USBD_CDC_EP0_RxReady+0x6a>
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800b6ba:	2bff      	cmp	r3, #255	@ 0xff
 800b6bc:	d014      	beq.n	800b6e8 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b6c4:	687a      	ldr	r2, [r7, #4]
 800b6c6:	33b0      	adds	r3, #176	@ 0xb0
 800b6c8:	009b      	lsls	r3, r3, #2
 800b6ca:	4413      	add	r3, r2
 800b6cc:	685b      	ldr	r3, [r3, #4]
 800b6ce:	689b      	ldr	r3, [r3, #8]
 800b6d0:	68fa      	ldr	r2, [r7, #12]
 800b6d2:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800b6d6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800b6d8:	68fa      	ldr	r2, [r7, #12]
 800b6da:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b6de:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	22ff      	movs	r2, #255	@ 0xff
 800b6e4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800b6e8:	2300      	movs	r3, #0
}
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	3710      	adds	r7, #16
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	bd80      	pop	{r7, pc}
	...

0800b6f4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b6f4:	b580      	push	{r7, lr}
 800b6f6:	b086      	sub	sp, #24
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b6fc:	2182      	movs	r1, #130	@ 0x82
 800b6fe:	4818      	ldr	r0, [pc, #96]	@ (800b760 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b700:	f000 fd4f 	bl	800c1a2 <USBD_GetEpDesc>
 800b704:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b706:	2101      	movs	r1, #1
 800b708:	4815      	ldr	r0, [pc, #84]	@ (800b760 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b70a:	f000 fd4a 	bl	800c1a2 <USBD_GetEpDesc>
 800b70e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b710:	2181      	movs	r1, #129	@ 0x81
 800b712:	4813      	ldr	r0, [pc, #76]	@ (800b760 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b714:	f000 fd45 	bl	800c1a2 <USBD_GetEpDesc>
 800b718:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b71a:	697b      	ldr	r3, [r7, #20]
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d002      	beq.n	800b726 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b720:	697b      	ldr	r3, [r7, #20]
 800b722:	2210      	movs	r2, #16
 800b724:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b726:	693b      	ldr	r3, [r7, #16]
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d006      	beq.n	800b73a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b72c:	693b      	ldr	r3, [r7, #16]
 800b72e:	2200      	movs	r2, #0
 800b730:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b734:	711a      	strb	r2, [r3, #4]
 800b736:	2200      	movs	r2, #0
 800b738:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d006      	beq.n	800b74e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	2200      	movs	r2, #0
 800b744:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b748:	711a      	strb	r2, [r3, #4]
 800b74a:	2200      	movs	r2, #0
 800b74c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	2243      	movs	r2, #67	@ 0x43
 800b752:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b754:	4b02      	ldr	r3, [pc, #8]	@ (800b760 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800b756:	4618      	mov	r0, r3
 800b758:	3718      	adds	r7, #24
 800b75a:	46bd      	mov	sp, r7
 800b75c:	bd80      	pop	{r7, pc}
 800b75e:	bf00      	nop
 800b760:	24000054 	.word	0x24000054

0800b764 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b764:	b580      	push	{r7, lr}
 800b766:	b086      	sub	sp, #24
 800b768:	af00      	add	r7, sp, #0
 800b76a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b76c:	2182      	movs	r1, #130	@ 0x82
 800b76e:	4818      	ldr	r0, [pc, #96]	@ (800b7d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b770:	f000 fd17 	bl	800c1a2 <USBD_GetEpDesc>
 800b774:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b776:	2101      	movs	r1, #1
 800b778:	4815      	ldr	r0, [pc, #84]	@ (800b7d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b77a:	f000 fd12 	bl	800c1a2 <USBD_GetEpDesc>
 800b77e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b780:	2181      	movs	r1, #129	@ 0x81
 800b782:	4813      	ldr	r0, [pc, #76]	@ (800b7d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b784:	f000 fd0d 	bl	800c1a2 <USBD_GetEpDesc>
 800b788:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b78a:	697b      	ldr	r3, [r7, #20]
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d002      	beq.n	800b796 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800b790:	697b      	ldr	r3, [r7, #20]
 800b792:	2210      	movs	r2, #16
 800b794:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b796:	693b      	ldr	r3, [r7, #16]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d006      	beq.n	800b7aa <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b79c:	693b      	ldr	r3, [r7, #16]
 800b79e:	2200      	movs	r2, #0
 800b7a0:	711a      	strb	r2, [r3, #4]
 800b7a2:	2200      	movs	r2, #0
 800b7a4:	f042 0202 	orr.w	r2, r2, #2
 800b7a8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d006      	beq.n	800b7be <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	2200      	movs	r2, #0
 800b7b4:	711a      	strb	r2, [r3, #4]
 800b7b6:	2200      	movs	r2, #0
 800b7b8:	f042 0202 	orr.w	r2, r2, #2
 800b7bc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	2243      	movs	r2, #67	@ 0x43
 800b7c2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b7c4:	4b02      	ldr	r3, [pc, #8]	@ (800b7d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800b7c6:	4618      	mov	r0, r3
 800b7c8:	3718      	adds	r7, #24
 800b7ca:	46bd      	mov	sp, r7
 800b7cc:	bd80      	pop	{r7, pc}
 800b7ce:	bf00      	nop
 800b7d0:	24000054 	.word	0x24000054

0800b7d4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b7d4:	b580      	push	{r7, lr}
 800b7d6:	b086      	sub	sp, #24
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b7dc:	2182      	movs	r1, #130	@ 0x82
 800b7de:	4818      	ldr	r0, [pc, #96]	@ (800b840 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b7e0:	f000 fcdf 	bl	800c1a2 <USBD_GetEpDesc>
 800b7e4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b7e6:	2101      	movs	r1, #1
 800b7e8:	4815      	ldr	r0, [pc, #84]	@ (800b840 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b7ea:	f000 fcda 	bl	800c1a2 <USBD_GetEpDesc>
 800b7ee:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b7f0:	2181      	movs	r1, #129	@ 0x81
 800b7f2:	4813      	ldr	r0, [pc, #76]	@ (800b840 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b7f4:	f000 fcd5 	bl	800c1a2 <USBD_GetEpDesc>
 800b7f8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b7fa:	697b      	ldr	r3, [r7, #20]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d002      	beq.n	800b806 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b800:	697b      	ldr	r3, [r7, #20]
 800b802:	2210      	movs	r2, #16
 800b804:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b806:	693b      	ldr	r3, [r7, #16]
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d006      	beq.n	800b81a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b80c:	693b      	ldr	r3, [r7, #16]
 800b80e:	2200      	movs	r2, #0
 800b810:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b814:	711a      	strb	r2, [r3, #4]
 800b816:	2200      	movs	r2, #0
 800b818:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d006      	beq.n	800b82e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	2200      	movs	r2, #0
 800b824:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b828:	711a      	strb	r2, [r3, #4]
 800b82a:	2200      	movs	r2, #0
 800b82c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	2243      	movs	r2, #67	@ 0x43
 800b832:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b834:	4b02      	ldr	r3, [pc, #8]	@ (800b840 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800b836:	4618      	mov	r0, r3
 800b838:	3718      	adds	r7, #24
 800b83a:	46bd      	mov	sp, r7
 800b83c:	bd80      	pop	{r7, pc}
 800b83e:	bf00      	nop
 800b840:	24000054 	.word	0x24000054

0800b844 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b844:	b480      	push	{r7}
 800b846:	b083      	sub	sp, #12
 800b848:	af00      	add	r7, sp, #0
 800b84a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	220a      	movs	r2, #10
 800b850:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800b852:	4b03      	ldr	r3, [pc, #12]	@ (800b860 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b854:	4618      	mov	r0, r3
 800b856:	370c      	adds	r7, #12
 800b858:	46bd      	mov	sp, r7
 800b85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b85e:	4770      	bx	lr
 800b860:	24000010 	.word	0x24000010

0800b864 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800b864:	b480      	push	{r7}
 800b866:	b083      	sub	sp, #12
 800b868:	af00      	add	r7, sp, #0
 800b86a:	6078      	str	r0, [r7, #4]
 800b86c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800b86e:	683b      	ldr	r3, [r7, #0]
 800b870:	2b00      	cmp	r3, #0
 800b872:	d101      	bne.n	800b878 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800b874:	2303      	movs	r3, #3
 800b876:	e009      	b.n	800b88c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b87e:	687a      	ldr	r2, [r7, #4]
 800b880:	33b0      	adds	r3, #176	@ 0xb0
 800b882:	009b      	lsls	r3, r3, #2
 800b884:	4413      	add	r3, r2
 800b886:	683a      	ldr	r2, [r7, #0]
 800b888:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800b88a:	2300      	movs	r3, #0
}
 800b88c:	4618      	mov	r0, r3
 800b88e:	370c      	adds	r7, #12
 800b890:	46bd      	mov	sp, r7
 800b892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b896:	4770      	bx	lr

0800b898 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800b898:	b480      	push	{r7}
 800b89a:	b087      	sub	sp, #28
 800b89c:	af00      	add	r7, sp, #0
 800b89e:	60f8      	str	r0, [r7, #12]
 800b8a0:	60b9      	str	r1, [r7, #8]
 800b8a2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	32b0      	adds	r2, #176	@ 0xb0
 800b8ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b8b2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b8b4:	697b      	ldr	r3, [r7, #20]
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d101      	bne.n	800b8be <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b8ba:	2303      	movs	r3, #3
 800b8bc:	e008      	b.n	800b8d0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800b8be:	697b      	ldr	r3, [r7, #20]
 800b8c0:	68ba      	ldr	r2, [r7, #8]
 800b8c2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800b8c6:	697b      	ldr	r3, [r7, #20]
 800b8c8:	687a      	ldr	r2, [r7, #4]
 800b8ca:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800b8ce:	2300      	movs	r3, #0
}
 800b8d0:	4618      	mov	r0, r3
 800b8d2:	371c      	adds	r7, #28
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8da:	4770      	bx	lr

0800b8dc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800b8dc:	b480      	push	{r7}
 800b8de:	b085      	sub	sp, #20
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
 800b8e4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	32b0      	adds	r2, #176	@ 0xb0
 800b8f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b8f4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d101      	bne.n	800b900 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800b8fc:	2303      	movs	r3, #3
 800b8fe:	e004      	b.n	800b90a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	683a      	ldr	r2, [r7, #0]
 800b904:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800b908:	2300      	movs	r3, #0
}
 800b90a:	4618      	mov	r0, r3
 800b90c:	3714      	adds	r7, #20
 800b90e:	46bd      	mov	sp, r7
 800b910:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b914:	4770      	bx	lr
	...

0800b918 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b918:	b580      	push	{r7, lr}
 800b91a:	b084      	sub	sp, #16
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	32b0      	adds	r2, #176	@ 0xb0
 800b92a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b92e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800b930:	2301      	movs	r3, #1
 800b932:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b934:	68bb      	ldr	r3, [r7, #8]
 800b936:	2b00      	cmp	r3, #0
 800b938:	d101      	bne.n	800b93e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b93a:	2303      	movs	r3, #3
 800b93c:	e025      	b.n	800b98a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800b93e:	68bb      	ldr	r3, [r7, #8]
 800b940:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b944:	2b00      	cmp	r3, #0
 800b946:	d11f      	bne.n	800b988 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800b948:	68bb      	ldr	r3, [r7, #8]
 800b94a:	2201      	movs	r2, #1
 800b94c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800b950:	4b10      	ldr	r3, [pc, #64]	@ (800b994 <USBD_CDC_TransmitPacket+0x7c>)
 800b952:	781b      	ldrb	r3, [r3, #0]
 800b954:	f003 020f 	and.w	r2, r3, #15
 800b958:	68bb      	ldr	r3, [r7, #8]
 800b95a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800b95e:	6878      	ldr	r0, [r7, #4]
 800b960:	4613      	mov	r3, r2
 800b962:	009b      	lsls	r3, r3, #2
 800b964:	4413      	add	r3, r2
 800b966:	009b      	lsls	r3, r3, #2
 800b968:	4403      	add	r3, r0
 800b96a:	3318      	adds	r3, #24
 800b96c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800b96e:	4b09      	ldr	r3, [pc, #36]	@ (800b994 <USBD_CDC_TransmitPacket+0x7c>)
 800b970:	7819      	ldrb	r1, [r3, #0]
 800b972:	68bb      	ldr	r3, [r7, #8]
 800b974:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800b978:	68bb      	ldr	r3, [r7, #8]
 800b97a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800b97e:	6878      	ldr	r0, [r7, #4]
 800b980:	f004 fea9 	bl	80106d6 <USBD_LL_Transmit>

    ret = USBD_OK;
 800b984:	2300      	movs	r3, #0
 800b986:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800b988:	7bfb      	ldrb	r3, [r7, #15]
}
 800b98a:	4618      	mov	r0, r3
 800b98c:	3710      	adds	r7, #16
 800b98e:	46bd      	mov	sp, r7
 800b990:	bd80      	pop	{r7, pc}
 800b992:	bf00      	nop
 800b994:	24000097 	.word	0x24000097

0800b998 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b998:	b580      	push	{r7, lr}
 800b99a:	b084      	sub	sp, #16
 800b99c:	af00      	add	r7, sp, #0
 800b99e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	32b0      	adds	r2, #176	@ 0xb0
 800b9aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9ae:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	32b0      	adds	r2, #176	@ 0xb0
 800b9ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d101      	bne.n	800b9c6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800b9c2:	2303      	movs	r3, #3
 800b9c4:	e018      	b.n	800b9f8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	7c1b      	ldrb	r3, [r3, #16]
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d10a      	bne.n	800b9e4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b9ce:	4b0c      	ldr	r3, [pc, #48]	@ (800ba00 <USBD_CDC_ReceivePacket+0x68>)
 800b9d0:	7819      	ldrb	r1, [r3, #0]
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b9d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b9dc:	6878      	ldr	r0, [r7, #4]
 800b9de:	f004 fe9b 	bl	8010718 <USBD_LL_PrepareReceive>
 800b9e2:	e008      	b.n	800b9f6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b9e4:	4b06      	ldr	r3, [pc, #24]	@ (800ba00 <USBD_CDC_ReceivePacket+0x68>)
 800b9e6:	7819      	ldrb	r1, [r3, #0]
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b9ee:	2340      	movs	r3, #64	@ 0x40
 800b9f0:	6878      	ldr	r0, [r7, #4]
 800b9f2:	f004 fe91 	bl	8010718 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b9f6:	2300      	movs	r3, #0
}
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	3710      	adds	r7, #16
 800b9fc:	46bd      	mov	sp, r7
 800b9fe:	bd80      	pop	{r7, pc}
 800ba00:	24000098 	.word	0x24000098

0800ba04 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b086      	sub	sp, #24
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	60f8      	str	r0, [r7, #12]
 800ba0c:	60b9      	str	r1, [r7, #8]
 800ba0e:	4613      	mov	r3, r2
 800ba10:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d101      	bne.n	800ba1c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ba18:	2303      	movs	r3, #3
 800ba1a:	e01f      	b.n	800ba5c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	2200      	movs	r2, #0
 800ba20:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	2200      	movs	r2, #0
 800ba28:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	2200      	movs	r2, #0
 800ba30:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ba34:	68bb      	ldr	r3, [r7, #8]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d003      	beq.n	800ba42 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	68ba      	ldr	r2, [r7, #8]
 800ba3e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	2201      	movs	r2, #1
 800ba46:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	79fa      	ldrb	r2, [r7, #7]
 800ba4e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ba50:	68f8      	ldr	r0, [r7, #12]
 800ba52:	f004 fd07 	bl	8010464 <USBD_LL_Init>
 800ba56:	4603      	mov	r3, r0
 800ba58:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ba5a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba5c:	4618      	mov	r0, r3
 800ba5e:	3718      	adds	r7, #24
 800ba60:	46bd      	mov	sp, r7
 800ba62:	bd80      	pop	{r7, pc}

0800ba64 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ba64:	b580      	push	{r7, lr}
 800ba66:	b084      	sub	sp, #16
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	6078      	str	r0, [r7, #4]
 800ba6c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ba6e:	2300      	movs	r3, #0
 800ba70:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ba72:	683b      	ldr	r3, [r7, #0]
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d101      	bne.n	800ba7c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ba78:	2303      	movs	r3, #3
 800ba7a:	e025      	b.n	800bac8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	683a      	ldr	r2, [r7, #0]
 800ba80:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	32ae      	adds	r2, #174	@ 0xae
 800ba8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d00f      	beq.n	800bab8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	32ae      	adds	r2, #174	@ 0xae
 800baa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800baa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800baa8:	f107 020e 	add.w	r2, r7, #14
 800baac:	4610      	mov	r0, r2
 800baae:	4798      	blx	r3
 800bab0:	4602      	mov	r2, r0
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800babe:	1c5a      	adds	r2, r3, #1
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800bac6:	2300      	movs	r3, #0
}
 800bac8:	4618      	mov	r0, r3
 800baca:	3710      	adds	r7, #16
 800bacc:	46bd      	mov	sp, r7
 800bace:	bd80      	pop	{r7, pc}

0800bad0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800bad0:	b580      	push	{r7, lr}
 800bad2:	b082      	sub	sp, #8
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800bad8:	6878      	ldr	r0, [r7, #4]
 800bada:	f004 fd13 	bl	8010504 <USBD_LL_Start>
 800bade:	4603      	mov	r3, r0
}
 800bae0:	4618      	mov	r0, r3
 800bae2:	3708      	adds	r7, #8
 800bae4:	46bd      	mov	sp, r7
 800bae6:	bd80      	pop	{r7, pc}

0800bae8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800bae8:	b480      	push	{r7}
 800baea:	b083      	sub	sp, #12
 800baec:	af00      	add	r7, sp, #0
 800baee:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800baf0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800baf2:	4618      	mov	r0, r3
 800baf4:	370c      	adds	r7, #12
 800baf6:	46bd      	mov	sp, r7
 800baf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bafc:	4770      	bx	lr

0800bafe <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bafe:	b580      	push	{r7, lr}
 800bb00:	b084      	sub	sp, #16
 800bb02:	af00      	add	r7, sp, #0
 800bb04:	6078      	str	r0, [r7, #4]
 800bb06:	460b      	mov	r3, r1
 800bb08:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d009      	beq.n	800bb2c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	78fa      	ldrb	r2, [r7, #3]
 800bb22:	4611      	mov	r1, r2
 800bb24:	6878      	ldr	r0, [r7, #4]
 800bb26:	4798      	blx	r3
 800bb28:	4603      	mov	r3, r0
 800bb2a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800bb2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb2e:	4618      	mov	r0, r3
 800bb30:	3710      	adds	r7, #16
 800bb32:	46bd      	mov	sp, r7
 800bb34:	bd80      	pop	{r7, pc}

0800bb36 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bb36:	b580      	push	{r7, lr}
 800bb38:	b084      	sub	sp, #16
 800bb3a:	af00      	add	r7, sp, #0
 800bb3c:	6078      	str	r0, [r7, #4]
 800bb3e:	460b      	mov	r3, r1
 800bb40:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800bb42:	2300      	movs	r3, #0
 800bb44:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bb4c:	685b      	ldr	r3, [r3, #4]
 800bb4e:	78fa      	ldrb	r2, [r7, #3]
 800bb50:	4611      	mov	r1, r2
 800bb52:	6878      	ldr	r0, [r7, #4]
 800bb54:	4798      	blx	r3
 800bb56:	4603      	mov	r3, r0
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d001      	beq.n	800bb60 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800bb5c:	2303      	movs	r3, #3
 800bb5e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800bb60:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb62:	4618      	mov	r0, r3
 800bb64:	3710      	adds	r7, #16
 800bb66:	46bd      	mov	sp, r7
 800bb68:	bd80      	pop	{r7, pc}

0800bb6a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800bb6a:	b580      	push	{r7, lr}
 800bb6c:	b084      	sub	sp, #16
 800bb6e:	af00      	add	r7, sp, #0
 800bb70:	6078      	str	r0, [r7, #4]
 800bb72:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bb7a:	6839      	ldr	r1, [r7, #0]
 800bb7c:	4618      	mov	r0, r3
 800bb7e:	f001 f936 	bl	800cdee <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	2201      	movs	r2, #1
 800bb86:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800bb90:	461a      	mov	r2, r3
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800bb9e:	f003 031f 	and.w	r3, r3, #31
 800bba2:	2b02      	cmp	r3, #2
 800bba4:	d01a      	beq.n	800bbdc <USBD_LL_SetupStage+0x72>
 800bba6:	2b02      	cmp	r3, #2
 800bba8:	d822      	bhi.n	800bbf0 <USBD_LL_SetupStage+0x86>
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d002      	beq.n	800bbb4 <USBD_LL_SetupStage+0x4a>
 800bbae:	2b01      	cmp	r3, #1
 800bbb0:	d00a      	beq.n	800bbc8 <USBD_LL_SetupStage+0x5e>
 800bbb2:	e01d      	b.n	800bbf0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bbba:	4619      	mov	r1, r3
 800bbbc:	6878      	ldr	r0, [r7, #4]
 800bbbe:	f000 fb63 	bl	800c288 <USBD_StdDevReq>
 800bbc2:	4603      	mov	r3, r0
 800bbc4:	73fb      	strb	r3, [r7, #15]
      break;
 800bbc6:	e020      	b.n	800bc0a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bbce:	4619      	mov	r1, r3
 800bbd0:	6878      	ldr	r0, [r7, #4]
 800bbd2:	f000 fbcb 	bl	800c36c <USBD_StdItfReq>
 800bbd6:	4603      	mov	r3, r0
 800bbd8:	73fb      	strb	r3, [r7, #15]
      break;
 800bbda:	e016      	b.n	800bc0a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bbe2:	4619      	mov	r1, r3
 800bbe4:	6878      	ldr	r0, [r7, #4]
 800bbe6:	f000 fc2d 	bl	800c444 <USBD_StdEPReq>
 800bbea:	4603      	mov	r3, r0
 800bbec:	73fb      	strb	r3, [r7, #15]
      break;
 800bbee:	e00c      	b.n	800bc0a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800bbf6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800bbfa:	b2db      	uxtb	r3, r3
 800bbfc:	4619      	mov	r1, r3
 800bbfe:	6878      	ldr	r0, [r7, #4]
 800bc00:	f004 fce0 	bl	80105c4 <USBD_LL_StallEP>
 800bc04:	4603      	mov	r3, r0
 800bc06:	73fb      	strb	r3, [r7, #15]
      break;
 800bc08:	bf00      	nop
  }

  return ret;
 800bc0a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	3710      	adds	r7, #16
 800bc10:	46bd      	mov	sp, r7
 800bc12:	bd80      	pop	{r7, pc}

0800bc14 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800bc14:	b580      	push	{r7, lr}
 800bc16:	b086      	sub	sp, #24
 800bc18:	af00      	add	r7, sp, #0
 800bc1a:	60f8      	str	r0, [r7, #12]
 800bc1c:	460b      	mov	r3, r1
 800bc1e:	607a      	str	r2, [r7, #4]
 800bc20:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800bc22:	2300      	movs	r3, #0
 800bc24:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800bc26:	7afb      	ldrb	r3, [r7, #11]
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d16e      	bne.n	800bd0a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800bc32:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800bc3a:	2b03      	cmp	r3, #3
 800bc3c:	f040 8098 	bne.w	800bd70 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800bc40:	693b      	ldr	r3, [r7, #16]
 800bc42:	689a      	ldr	r2, [r3, #8]
 800bc44:	693b      	ldr	r3, [r7, #16]
 800bc46:	68db      	ldr	r3, [r3, #12]
 800bc48:	429a      	cmp	r2, r3
 800bc4a:	d913      	bls.n	800bc74 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800bc4c:	693b      	ldr	r3, [r7, #16]
 800bc4e:	689a      	ldr	r2, [r3, #8]
 800bc50:	693b      	ldr	r3, [r7, #16]
 800bc52:	68db      	ldr	r3, [r3, #12]
 800bc54:	1ad2      	subs	r2, r2, r3
 800bc56:	693b      	ldr	r3, [r7, #16]
 800bc58:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800bc5a:	693b      	ldr	r3, [r7, #16]
 800bc5c:	68da      	ldr	r2, [r3, #12]
 800bc5e:	693b      	ldr	r3, [r7, #16]
 800bc60:	689b      	ldr	r3, [r3, #8]
 800bc62:	4293      	cmp	r3, r2
 800bc64:	bf28      	it	cs
 800bc66:	4613      	movcs	r3, r2
 800bc68:	461a      	mov	r2, r3
 800bc6a:	6879      	ldr	r1, [r7, #4]
 800bc6c:	68f8      	ldr	r0, [r7, #12]
 800bc6e:	f001 f9be 	bl	800cfee <USBD_CtlContinueRx>
 800bc72:	e07d      	b.n	800bd70 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800bc7a:	f003 031f 	and.w	r3, r3, #31
 800bc7e:	2b02      	cmp	r3, #2
 800bc80:	d014      	beq.n	800bcac <USBD_LL_DataOutStage+0x98>
 800bc82:	2b02      	cmp	r3, #2
 800bc84:	d81d      	bhi.n	800bcc2 <USBD_LL_DataOutStage+0xae>
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d002      	beq.n	800bc90 <USBD_LL_DataOutStage+0x7c>
 800bc8a:	2b01      	cmp	r3, #1
 800bc8c:	d003      	beq.n	800bc96 <USBD_LL_DataOutStage+0x82>
 800bc8e:	e018      	b.n	800bcc2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800bc90:	2300      	movs	r3, #0
 800bc92:	75bb      	strb	r3, [r7, #22]
            break;
 800bc94:	e018      	b.n	800bcc8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800bc9c:	b2db      	uxtb	r3, r3
 800bc9e:	4619      	mov	r1, r3
 800bca0:	68f8      	ldr	r0, [r7, #12]
 800bca2:	f000 fa64 	bl	800c16e <USBD_CoreFindIF>
 800bca6:	4603      	mov	r3, r0
 800bca8:	75bb      	strb	r3, [r7, #22]
            break;
 800bcaa:	e00d      	b.n	800bcc8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800bcb2:	b2db      	uxtb	r3, r3
 800bcb4:	4619      	mov	r1, r3
 800bcb6:	68f8      	ldr	r0, [r7, #12]
 800bcb8:	f000 fa66 	bl	800c188 <USBD_CoreFindEP>
 800bcbc:	4603      	mov	r3, r0
 800bcbe:	75bb      	strb	r3, [r7, #22]
            break;
 800bcc0:	e002      	b.n	800bcc8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800bcc2:	2300      	movs	r3, #0
 800bcc4:	75bb      	strb	r3, [r7, #22]
            break;
 800bcc6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800bcc8:	7dbb      	ldrb	r3, [r7, #22]
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d119      	bne.n	800bd02 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bcd4:	b2db      	uxtb	r3, r3
 800bcd6:	2b03      	cmp	r3, #3
 800bcd8:	d113      	bne.n	800bd02 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800bcda:	7dba      	ldrb	r2, [r7, #22]
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	32ae      	adds	r2, #174	@ 0xae
 800bce0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bce4:	691b      	ldr	r3, [r3, #16]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d00b      	beq.n	800bd02 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800bcea:	7dba      	ldrb	r2, [r7, #22]
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800bcf2:	7dba      	ldrb	r2, [r7, #22]
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	32ae      	adds	r2, #174	@ 0xae
 800bcf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bcfc:	691b      	ldr	r3, [r3, #16]
 800bcfe:	68f8      	ldr	r0, [r7, #12]
 800bd00:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800bd02:	68f8      	ldr	r0, [r7, #12]
 800bd04:	f001 f984 	bl	800d010 <USBD_CtlSendStatus>
 800bd08:	e032      	b.n	800bd70 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800bd0a:	7afb      	ldrb	r3, [r7, #11]
 800bd0c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bd10:	b2db      	uxtb	r3, r3
 800bd12:	4619      	mov	r1, r3
 800bd14:	68f8      	ldr	r0, [r7, #12]
 800bd16:	f000 fa37 	bl	800c188 <USBD_CoreFindEP>
 800bd1a:	4603      	mov	r3, r0
 800bd1c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bd1e:	7dbb      	ldrb	r3, [r7, #22]
 800bd20:	2bff      	cmp	r3, #255	@ 0xff
 800bd22:	d025      	beq.n	800bd70 <USBD_LL_DataOutStage+0x15c>
 800bd24:	7dbb      	ldrb	r3, [r7, #22]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d122      	bne.n	800bd70 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd30:	b2db      	uxtb	r3, r3
 800bd32:	2b03      	cmp	r3, #3
 800bd34:	d117      	bne.n	800bd66 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800bd36:	7dba      	ldrb	r2, [r7, #22]
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	32ae      	adds	r2, #174	@ 0xae
 800bd3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd40:	699b      	ldr	r3, [r3, #24]
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d00f      	beq.n	800bd66 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800bd46:	7dba      	ldrb	r2, [r7, #22]
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800bd4e:	7dba      	ldrb	r2, [r7, #22]
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	32ae      	adds	r2, #174	@ 0xae
 800bd54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd58:	699b      	ldr	r3, [r3, #24]
 800bd5a:	7afa      	ldrb	r2, [r7, #11]
 800bd5c:	4611      	mov	r1, r2
 800bd5e:	68f8      	ldr	r0, [r7, #12]
 800bd60:	4798      	blx	r3
 800bd62:	4603      	mov	r3, r0
 800bd64:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800bd66:	7dfb      	ldrb	r3, [r7, #23]
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d001      	beq.n	800bd70 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800bd6c:	7dfb      	ldrb	r3, [r7, #23]
 800bd6e:	e000      	b.n	800bd72 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800bd70:	2300      	movs	r3, #0
}
 800bd72:	4618      	mov	r0, r3
 800bd74:	3718      	adds	r7, #24
 800bd76:	46bd      	mov	sp, r7
 800bd78:	bd80      	pop	{r7, pc}

0800bd7a <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800bd7a:	b580      	push	{r7, lr}
 800bd7c:	b086      	sub	sp, #24
 800bd7e:	af00      	add	r7, sp, #0
 800bd80:	60f8      	str	r0, [r7, #12]
 800bd82:	460b      	mov	r3, r1
 800bd84:	607a      	str	r2, [r7, #4]
 800bd86:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800bd88:	7afb      	ldrb	r3, [r7, #11]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d16f      	bne.n	800be6e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	3314      	adds	r3, #20
 800bd92:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800bd9a:	2b02      	cmp	r3, #2
 800bd9c:	d15a      	bne.n	800be54 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800bd9e:	693b      	ldr	r3, [r7, #16]
 800bda0:	689a      	ldr	r2, [r3, #8]
 800bda2:	693b      	ldr	r3, [r7, #16]
 800bda4:	68db      	ldr	r3, [r3, #12]
 800bda6:	429a      	cmp	r2, r3
 800bda8:	d914      	bls.n	800bdd4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800bdaa:	693b      	ldr	r3, [r7, #16]
 800bdac:	689a      	ldr	r2, [r3, #8]
 800bdae:	693b      	ldr	r3, [r7, #16]
 800bdb0:	68db      	ldr	r3, [r3, #12]
 800bdb2:	1ad2      	subs	r2, r2, r3
 800bdb4:	693b      	ldr	r3, [r7, #16]
 800bdb6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800bdb8:	693b      	ldr	r3, [r7, #16]
 800bdba:	689b      	ldr	r3, [r3, #8]
 800bdbc:	461a      	mov	r2, r3
 800bdbe:	6879      	ldr	r1, [r7, #4]
 800bdc0:	68f8      	ldr	r0, [r7, #12]
 800bdc2:	f001 f8e6 	bl	800cf92 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bdc6:	2300      	movs	r3, #0
 800bdc8:	2200      	movs	r2, #0
 800bdca:	2100      	movs	r1, #0
 800bdcc:	68f8      	ldr	r0, [r7, #12]
 800bdce:	f004 fca3 	bl	8010718 <USBD_LL_PrepareReceive>
 800bdd2:	e03f      	b.n	800be54 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800bdd4:	693b      	ldr	r3, [r7, #16]
 800bdd6:	68da      	ldr	r2, [r3, #12]
 800bdd8:	693b      	ldr	r3, [r7, #16]
 800bdda:	689b      	ldr	r3, [r3, #8]
 800bddc:	429a      	cmp	r2, r3
 800bdde:	d11c      	bne.n	800be1a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800bde0:	693b      	ldr	r3, [r7, #16]
 800bde2:	685a      	ldr	r2, [r3, #4]
 800bde4:	693b      	ldr	r3, [r7, #16]
 800bde6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800bde8:	429a      	cmp	r2, r3
 800bdea:	d316      	bcc.n	800be1a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800bdec:	693b      	ldr	r3, [r7, #16]
 800bdee:	685a      	ldr	r2, [r3, #4]
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800bdf6:	429a      	cmp	r2, r3
 800bdf8:	d20f      	bcs.n	800be1a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800bdfa:	2200      	movs	r2, #0
 800bdfc:	2100      	movs	r1, #0
 800bdfe:	68f8      	ldr	r0, [r7, #12]
 800be00:	f001 f8c7 	bl	800cf92 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	2200      	movs	r2, #0
 800be08:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800be0c:	2300      	movs	r3, #0
 800be0e:	2200      	movs	r2, #0
 800be10:	2100      	movs	r1, #0
 800be12:	68f8      	ldr	r0, [r7, #12]
 800be14:	f004 fc80 	bl	8010718 <USBD_LL_PrepareReceive>
 800be18:	e01c      	b.n	800be54 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800be20:	b2db      	uxtb	r3, r3
 800be22:	2b03      	cmp	r3, #3
 800be24:	d10f      	bne.n	800be46 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800be2c:	68db      	ldr	r3, [r3, #12]
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d009      	beq.n	800be46 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	2200      	movs	r2, #0
 800be36:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800be40:	68db      	ldr	r3, [r3, #12]
 800be42:	68f8      	ldr	r0, [r7, #12]
 800be44:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800be46:	2180      	movs	r1, #128	@ 0x80
 800be48:	68f8      	ldr	r0, [r7, #12]
 800be4a:	f004 fbbb 	bl	80105c4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800be4e:	68f8      	ldr	r0, [r7, #12]
 800be50:	f001 f8f1 	bl	800d036 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d03a      	beq.n	800bed4 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800be5e:	68f8      	ldr	r0, [r7, #12]
 800be60:	f7ff fe42 	bl	800bae8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	2200      	movs	r2, #0
 800be68:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800be6c:	e032      	b.n	800bed4 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800be6e:	7afb      	ldrb	r3, [r7, #11]
 800be70:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800be74:	b2db      	uxtb	r3, r3
 800be76:	4619      	mov	r1, r3
 800be78:	68f8      	ldr	r0, [r7, #12]
 800be7a:	f000 f985 	bl	800c188 <USBD_CoreFindEP>
 800be7e:	4603      	mov	r3, r0
 800be80:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800be82:	7dfb      	ldrb	r3, [r7, #23]
 800be84:	2bff      	cmp	r3, #255	@ 0xff
 800be86:	d025      	beq.n	800bed4 <USBD_LL_DataInStage+0x15a>
 800be88:	7dfb      	ldrb	r3, [r7, #23]
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d122      	bne.n	800bed4 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800be94:	b2db      	uxtb	r3, r3
 800be96:	2b03      	cmp	r3, #3
 800be98:	d11c      	bne.n	800bed4 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800be9a:	7dfa      	ldrb	r2, [r7, #23]
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	32ae      	adds	r2, #174	@ 0xae
 800bea0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bea4:	695b      	ldr	r3, [r3, #20]
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d014      	beq.n	800bed4 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800beaa:	7dfa      	ldrb	r2, [r7, #23]
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800beb2:	7dfa      	ldrb	r2, [r7, #23]
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	32ae      	adds	r2, #174	@ 0xae
 800beb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bebc:	695b      	ldr	r3, [r3, #20]
 800bebe:	7afa      	ldrb	r2, [r7, #11]
 800bec0:	4611      	mov	r1, r2
 800bec2:	68f8      	ldr	r0, [r7, #12]
 800bec4:	4798      	blx	r3
 800bec6:	4603      	mov	r3, r0
 800bec8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800beca:	7dbb      	ldrb	r3, [r7, #22]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d001      	beq.n	800bed4 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800bed0:	7dbb      	ldrb	r3, [r7, #22]
 800bed2:	e000      	b.n	800bed6 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800bed4:	2300      	movs	r3, #0
}
 800bed6:	4618      	mov	r0, r3
 800bed8:	3718      	adds	r7, #24
 800beda:	46bd      	mov	sp, r7
 800bedc:	bd80      	pop	{r7, pc}

0800bede <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800bede:	b580      	push	{r7, lr}
 800bee0:	b084      	sub	sp, #16
 800bee2:	af00      	add	r7, sp, #0
 800bee4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800bee6:	2300      	movs	r3, #0
 800bee8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	2201      	movs	r2, #1
 800beee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	2200      	movs	r2, #0
 800bef6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	2200      	movs	r2, #0
 800befe:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	2200      	movs	r2, #0
 800bf04:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	2200      	movs	r2, #0
 800bf0c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d014      	beq.n	800bf44 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bf20:	685b      	ldr	r3, [r3, #4]
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d00e      	beq.n	800bf44 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bf2c:	685b      	ldr	r3, [r3, #4]
 800bf2e:	687a      	ldr	r2, [r7, #4]
 800bf30:	6852      	ldr	r2, [r2, #4]
 800bf32:	b2d2      	uxtb	r2, r2
 800bf34:	4611      	mov	r1, r2
 800bf36:	6878      	ldr	r0, [r7, #4]
 800bf38:	4798      	blx	r3
 800bf3a:	4603      	mov	r3, r0
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d001      	beq.n	800bf44 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800bf40:	2303      	movs	r3, #3
 800bf42:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bf44:	2340      	movs	r3, #64	@ 0x40
 800bf46:	2200      	movs	r2, #0
 800bf48:	2100      	movs	r1, #0
 800bf4a:	6878      	ldr	r0, [r7, #4]
 800bf4c:	f004 faf5 	bl	801053a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	2201      	movs	r2, #1
 800bf54:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	2240      	movs	r2, #64	@ 0x40
 800bf5c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bf60:	2340      	movs	r3, #64	@ 0x40
 800bf62:	2200      	movs	r2, #0
 800bf64:	2180      	movs	r1, #128	@ 0x80
 800bf66:	6878      	ldr	r0, [r7, #4]
 800bf68:	f004 fae7 	bl	801053a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	2201      	movs	r2, #1
 800bf70:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	2240      	movs	r2, #64	@ 0x40
 800bf76:	621a      	str	r2, [r3, #32]

  return ret;
 800bf78:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	3710      	adds	r7, #16
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	bd80      	pop	{r7, pc}

0800bf82 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800bf82:	b480      	push	{r7}
 800bf84:	b083      	sub	sp, #12
 800bf86:	af00      	add	r7, sp, #0
 800bf88:	6078      	str	r0, [r7, #4]
 800bf8a:	460b      	mov	r3, r1
 800bf8c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	78fa      	ldrb	r2, [r7, #3]
 800bf92:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800bf94:	2300      	movs	r3, #0
}
 800bf96:	4618      	mov	r0, r3
 800bf98:	370c      	adds	r7, #12
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa0:	4770      	bx	lr

0800bfa2 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800bfa2:	b480      	push	{r7}
 800bfa4:	b083      	sub	sp, #12
 800bfa6:	af00      	add	r7, sp, #0
 800bfa8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bfb0:	b2db      	uxtb	r3, r3
 800bfb2:	2b04      	cmp	r3, #4
 800bfb4:	d006      	beq.n	800bfc4 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bfbc:	b2da      	uxtb	r2, r3
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	2204      	movs	r2, #4
 800bfc8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800bfcc:	2300      	movs	r3, #0
}
 800bfce:	4618      	mov	r0, r3
 800bfd0:	370c      	adds	r7, #12
 800bfd2:	46bd      	mov	sp, r7
 800bfd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfd8:	4770      	bx	lr

0800bfda <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800bfda:	b480      	push	{r7}
 800bfdc:	b083      	sub	sp, #12
 800bfde:	af00      	add	r7, sp, #0
 800bfe0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bfe8:	b2db      	uxtb	r3, r3
 800bfea:	2b04      	cmp	r3, #4
 800bfec:	d106      	bne.n	800bffc <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800bff4:	b2da      	uxtb	r2, r3
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800bffc:	2300      	movs	r3, #0
}
 800bffe:	4618      	mov	r0, r3
 800c000:	370c      	adds	r7, #12
 800c002:	46bd      	mov	sp, r7
 800c004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c008:	4770      	bx	lr

0800c00a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c00a:	b580      	push	{r7, lr}
 800c00c:	b082      	sub	sp, #8
 800c00e:	af00      	add	r7, sp, #0
 800c010:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c018:	b2db      	uxtb	r3, r3
 800c01a:	2b03      	cmp	r3, #3
 800c01c:	d110      	bne.n	800c040 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c024:	2b00      	cmp	r3, #0
 800c026:	d00b      	beq.n	800c040 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c02e:	69db      	ldr	r3, [r3, #28]
 800c030:	2b00      	cmp	r3, #0
 800c032:	d005      	beq.n	800c040 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c03a:	69db      	ldr	r3, [r3, #28]
 800c03c:	6878      	ldr	r0, [r7, #4]
 800c03e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800c040:	2300      	movs	r3, #0
}
 800c042:	4618      	mov	r0, r3
 800c044:	3708      	adds	r7, #8
 800c046:	46bd      	mov	sp, r7
 800c048:	bd80      	pop	{r7, pc}

0800c04a <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800c04a:	b580      	push	{r7, lr}
 800c04c:	b082      	sub	sp, #8
 800c04e:	af00      	add	r7, sp, #0
 800c050:	6078      	str	r0, [r7, #4]
 800c052:	460b      	mov	r3, r1
 800c054:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	32ae      	adds	r2, #174	@ 0xae
 800c060:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c064:	2b00      	cmp	r3, #0
 800c066:	d101      	bne.n	800c06c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800c068:	2303      	movs	r3, #3
 800c06a:	e01c      	b.n	800c0a6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c072:	b2db      	uxtb	r3, r3
 800c074:	2b03      	cmp	r3, #3
 800c076:	d115      	bne.n	800c0a4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	32ae      	adds	r2, #174	@ 0xae
 800c082:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c086:	6a1b      	ldr	r3, [r3, #32]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d00b      	beq.n	800c0a4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	32ae      	adds	r2, #174	@ 0xae
 800c096:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c09a:	6a1b      	ldr	r3, [r3, #32]
 800c09c:	78fa      	ldrb	r2, [r7, #3]
 800c09e:	4611      	mov	r1, r2
 800c0a0:	6878      	ldr	r0, [r7, #4]
 800c0a2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c0a4:	2300      	movs	r3, #0
}
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	3708      	adds	r7, #8
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	bd80      	pop	{r7, pc}

0800c0ae <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800c0ae:	b580      	push	{r7, lr}
 800c0b0:	b082      	sub	sp, #8
 800c0b2:	af00      	add	r7, sp, #0
 800c0b4:	6078      	str	r0, [r7, #4]
 800c0b6:	460b      	mov	r3, r1
 800c0b8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	32ae      	adds	r2, #174	@ 0xae
 800c0c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d101      	bne.n	800c0d0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800c0cc:	2303      	movs	r3, #3
 800c0ce:	e01c      	b.n	800c10a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c0d6:	b2db      	uxtb	r3, r3
 800c0d8:	2b03      	cmp	r3, #3
 800c0da:	d115      	bne.n	800c108 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	32ae      	adds	r2, #174	@ 0xae
 800c0e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d00b      	beq.n	800c108 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	32ae      	adds	r2, #174	@ 0xae
 800c0fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c100:	78fa      	ldrb	r2, [r7, #3]
 800c102:	4611      	mov	r1, r2
 800c104:	6878      	ldr	r0, [r7, #4]
 800c106:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c108:	2300      	movs	r3, #0
}
 800c10a:	4618      	mov	r0, r3
 800c10c:	3708      	adds	r7, #8
 800c10e:	46bd      	mov	sp, r7
 800c110:	bd80      	pop	{r7, pc}

0800c112 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800c112:	b480      	push	{r7}
 800c114:	b083      	sub	sp, #12
 800c116:	af00      	add	r7, sp, #0
 800c118:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c11a:	2300      	movs	r3, #0
}
 800c11c:	4618      	mov	r0, r3
 800c11e:	370c      	adds	r7, #12
 800c120:	46bd      	mov	sp, r7
 800c122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c126:	4770      	bx	lr

0800c128 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800c128:	b580      	push	{r7, lr}
 800c12a:	b084      	sub	sp, #16
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800c130:	2300      	movs	r3, #0
 800c132:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	2201      	movs	r2, #1
 800c138:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c142:	2b00      	cmp	r3, #0
 800c144:	d00e      	beq.n	800c164 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c14c:	685b      	ldr	r3, [r3, #4]
 800c14e:	687a      	ldr	r2, [r7, #4]
 800c150:	6852      	ldr	r2, [r2, #4]
 800c152:	b2d2      	uxtb	r2, r2
 800c154:	4611      	mov	r1, r2
 800c156:	6878      	ldr	r0, [r7, #4]
 800c158:	4798      	blx	r3
 800c15a:	4603      	mov	r3, r0
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d001      	beq.n	800c164 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800c160:	2303      	movs	r3, #3
 800c162:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c164:	7bfb      	ldrb	r3, [r7, #15]
}
 800c166:	4618      	mov	r0, r3
 800c168:	3710      	adds	r7, #16
 800c16a:	46bd      	mov	sp, r7
 800c16c:	bd80      	pop	{r7, pc}

0800c16e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c16e:	b480      	push	{r7}
 800c170:	b083      	sub	sp, #12
 800c172:	af00      	add	r7, sp, #0
 800c174:	6078      	str	r0, [r7, #4]
 800c176:	460b      	mov	r3, r1
 800c178:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c17a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c17c:	4618      	mov	r0, r3
 800c17e:	370c      	adds	r7, #12
 800c180:	46bd      	mov	sp, r7
 800c182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c186:	4770      	bx	lr

0800c188 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c188:	b480      	push	{r7}
 800c18a:	b083      	sub	sp, #12
 800c18c:	af00      	add	r7, sp, #0
 800c18e:	6078      	str	r0, [r7, #4]
 800c190:	460b      	mov	r3, r1
 800c192:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c194:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c196:	4618      	mov	r0, r3
 800c198:	370c      	adds	r7, #12
 800c19a:	46bd      	mov	sp, r7
 800c19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a0:	4770      	bx	lr

0800c1a2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800c1a2:	b580      	push	{r7, lr}
 800c1a4:	b086      	sub	sp, #24
 800c1a6:	af00      	add	r7, sp, #0
 800c1a8:	6078      	str	r0, [r7, #4]
 800c1aa:	460b      	mov	r3, r1
 800c1ac:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	885b      	ldrh	r3, [r3, #2]
 800c1be:	b29b      	uxth	r3, r3
 800c1c0:	68fa      	ldr	r2, [r7, #12]
 800c1c2:	7812      	ldrb	r2, [r2, #0]
 800c1c4:	4293      	cmp	r3, r2
 800c1c6:	d91f      	bls.n	800c208 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	781b      	ldrb	r3, [r3, #0]
 800c1cc:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800c1ce:	e013      	b.n	800c1f8 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800c1d0:	f107 030a 	add.w	r3, r7, #10
 800c1d4:	4619      	mov	r1, r3
 800c1d6:	6978      	ldr	r0, [r7, #20]
 800c1d8:	f000 f81b 	bl	800c212 <USBD_GetNextDesc>
 800c1dc:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800c1de:	697b      	ldr	r3, [r7, #20]
 800c1e0:	785b      	ldrb	r3, [r3, #1]
 800c1e2:	2b05      	cmp	r3, #5
 800c1e4:	d108      	bne.n	800c1f8 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800c1e6:	697b      	ldr	r3, [r7, #20]
 800c1e8:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800c1ea:	693b      	ldr	r3, [r7, #16]
 800c1ec:	789b      	ldrb	r3, [r3, #2]
 800c1ee:	78fa      	ldrb	r2, [r7, #3]
 800c1f0:	429a      	cmp	r2, r3
 800c1f2:	d008      	beq.n	800c206 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	885b      	ldrh	r3, [r3, #2]
 800c1fc:	b29a      	uxth	r2, r3
 800c1fe:	897b      	ldrh	r3, [r7, #10]
 800c200:	429a      	cmp	r2, r3
 800c202:	d8e5      	bhi.n	800c1d0 <USBD_GetEpDesc+0x2e>
 800c204:	e000      	b.n	800c208 <USBD_GetEpDesc+0x66>
          break;
 800c206:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800c208:	693b      	ldr	r3, [r7, #16]
}
 800c20a:	4618      	mov	r0, r3
 800c20c:	3718      	adds	r7, #24
 800c20e:	46bd      	mov	sp, r7
 800c210:	bd80      	pop	{r7, pc}

0800c212 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800c212:	b480      	push	{r7}
 800c214:	b085      	sub	sp, #20
 800c216:	af00      	add	r7, sp, #0
 800c218:	6078      	str	r0, [r7, #4]
 800c21a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800c220:	683b      	ldr	r3, [r7, #0]
 800c222:	881b      	ldrh	r3, [r3, #0]
 800c224:	68fa      	ldr	r2, [r7, #12]
 800c226:	7812      	ldrb	r2, [r2, #0]
 800c228:	4413      	add	r3, r2
 800c22a:	b29a      	uxth	r2, r3
 800c22c:	683b      	ldr	r3, [r7, #0]
 800c22e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	781b      	ldrb	r3, [r3, #0]
 800c234:	461a      	mov	r2, r3
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	4413      	add	r3, r2
 800c23a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c23c:	68fb      	ldr	r3, [r7, #12]
}
 800c23e:	4618      	mov	r0, r3
 800c240:	3714      	adds	r7, #20
 800c242:	46bd      	mov	sp, r7
 800c244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c248:	4770      	bx	lr

0800c24a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c24a:	b480      	push	{r7}
 800c24c:	b087      	sub	sp, #28
 800c24e:	af00      	add	r7, sp, #0
 800c250:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c256:	697b      	ldr	r3, [r7, #20]
 800c258:	781b      	ldrb	r3, [r3, #0]
 800c25a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c25c:	697b      	ldr	r3, [r7, #20]
 800c25e:	3301      	adds	r3, #1
 800c260:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c262:	697b      	ldr	r3, [r7, #20]
 800c264:	781b      	ldrb	r3, [r3, #0]
 800c266:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c268:	8a3b      	ldrh	r3, [r7, #16]
 800c26a:	021b      	lsls	r3, r3, #8
 800c26c:	b21a      	sxth	r2, r3
 800c26e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c272:	4313      	orrs	r3, r2
 800c274:	b21b      	sxth	r3, r3
 800c276:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c278:	89fb      	ldrh	r3, [r7, #14]
}
 800c27a:	4618      	mov	r0, r3
 800c27c:	371c      	adds	r7, #28
 800c27e:	46bd      	mov	sp, r7
 800c280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c284:	4770      	bx	lr
	...

0800c288 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c288:	b580      	push	{r7, lr}
 800c28a:	b084      	sub	sp, #16
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	6078      	str	r0, [r7, #4]
 800c290:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c292:	2300      	movs	r3, #0
 800c294:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c296:	683b      	ldr	r3, [r7, #0]
 800c298:	781b      	ldrb	r3, [r3, #0]
 800c29a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c29e:	2b40      	cmp	r3, #64	@ 0x40
 800c2a0:	d005      	beq.n	800c2ae <USBD_StdDevReq+0x26>
 800c2a2:	2b40      	cmp	r3, #64	@ 0x40
 800c2a4:	d857      	bhi.n	800c356 <USBD_StdDevReq+0xce>
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d00f      	beq.n	800c2ca <USBD_StdDevReq+0x42>
 800c2aa:	2b20      	cmp	r3, #32
 800c2ac:	d153      	bne.n	800c356 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	32ae      	adds	r2, #174	@ 0xae
 800c2b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2bc:	689b      	ldr	r3, [r3, #8]
 800c2be:	6839      	ldr	r1, [r7, #0]
 800c2c0:	6878      	ldr	r0, [r7, #4]
 800c2c2:	4798      	blx	r3
 800c2c4:	4603      	mov	r3, r0
 800c2c6:	73fb      	strb	r3, [r7, #15]
      break;
 800c2c8:	e04a      	b.n	800c360 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c2ca:	683b      	ldr	r3, [r7, #0]
 800c2cc:	785b      	ldrb	r3, [r3, #1]
 800c2ce:	2b09      	cmp	r3, #9
 800c2d0:	d83b      	bhi.n	800c34a <USBD_StdDevReq+0xc2>
 800c2d2:	a201      	add	r2, pc, #4	@ (adr r2, 800c2d8 <USBD_StdDevReq+0x50>)
 800c2d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2d8:	0800c32d 	.word	0x0800c32d
 800c2dc:	0800c341 	.word	0x0800c341
 800c2e0:	0800c34b 	.word	0x0800c34b
 800c2e4:	0800c337 	.word	0x0800c337
 800c2e8:	0800c34b 	.word	0x0800c34b
 800c2ec:	0800c30b 	.word	0x0800c30b
 800c2f0:	0800c301 	.word	0x0800c301
 800c2f4:	0800c34b 	.word	0x0800c34b
 800c2f8:	0800c323 	.word	0x0800c323
 800c2fc:	0800c315 	.word	0x0800c315
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c300:	6839      	ldr	r1, [r7, #0]
 800c302:	6878      	ldr	r0, [r7, #4]
 800c304:	f000 fa3c 	bl	800c780 <USBD_GetDescriptor>
          break;
 800c308:	e024      	b.n	800c354 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c30a:	6839      	ldr	r1, [r7, #0]
 800c30c:	6878      	ldr	r0, [r7, #4]
 800c30e:	f000 fbcb 	bl	800caa8 <USBD_SetAddress>
          break;
 800c312:	e01f      	b.n	800c354 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c314:	6839      	ldr	r1, [r7, #0]
 800c316:	6878      	ldr	r0, [r7, #4]
 800c318:	f000 fc0a 	bl	800cb30 <USBD_SetConfig>
 800c31c:	4603      	mov	r3, r0
 800c31e:	73fb      	strb	r3, [r7, #15]
          break;
 800c320:	e018      	b.n	800c354 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c322:	6839      	ldr	r1, [r7, #0]
 800c324:	6878      	ldr	r0, [r7, #4]
 800c326:	f000 fcad 	bl	800cc84 <USBD_GetConfig>
          break;
 800c32a:	e013      	b.n	800c354 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c32c:	6839      	ldr	r1, [r7, #0]
 800c32e:	6878      	ldr	r0, [r7, #4]
 800c330:	f000 fcde 	bl	800ccf0 <USBD_GetStatus>
          break;
 800c334:	e00e      	b.n	800c354 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c336:	6839      	ldr	r1, [r7, #0]
 800c338:	6878      	ldr	r0, [r7, #4]
 800c33a:	f000 fd0d 	bl	800cd58 <USBD_SetFeature>
          break;
 800c33e:	e009      	b.n	800c354 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c340:	6839      	ldr	r1, [r7, #0]
 800c342:	6878      	ldr	r0, [r7, #4]
 800c344:	f000 fd31 	bl	800cdaa <USBD_ClrFeature>
          break;
 800c348:	e004      	b.n	800c354 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800c34a:	6839      	ldr	r1, [r7, #0]
 800c34c:	6878      	ldr	r0, [r7, #4]
 800c34e:	f000 fd88 	bl	800ce62 <USBD_CtlError>
          break;
 800c352:	bf00      	nop
      }
      break;
 800c354:	e004      	b.n	800c360 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800c356:	6839      	ldr	r1, [r7, #0]
 800c358:	6878      	ldr	r0, [r7, #4]
 800c35a:	f000 fd82 	bl	800ce62 <USBD_CtlError>
      break;
 800c35e:	bf00      	nop
  }

  return ret;
 800c360:	7bfb      	ldrb	r3, [r7, #15]
}
 800c362:	4618      	mov	r0, r3
 800c364:	3710      	adds	r7, #16
 800c366:	46bd      	mov	sp, r7
 800c368:	bd80      	pop	{r7, pc}
 800c36a:	bf00      	nop

0800c36c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c36c:	b580      	push	{r7, lr}
 800c36e:	b084      	sub	sp, #16
 800c370:	af00      	add	r7, sp, #0
 800c372:	6078      	str	r0, [r7, #4]
 800c374:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c376:	2300      	movs	r3, #0
 800c378:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c37a:	683b      	ldr	r3, [r7, #0]
 800c37c:	781b      	ldrb	r3, [r3, #0]
 800c37e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c382:	2b40      	cmp	r3, #64	@ 0x40
 800c384:	d005      	beq.n	800c392 <USBD_StdItfReq+0x26>
 800c386:	2b40      	cmp	r3, #64	@ 0x40
 800c388:	d852      	bhi.n	800c430 <USBD_StdItfReq+0xc4>
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d001      	beq.n	800c392 <USBD_StdItfReq+0x26>
 800c38e:	2b20      	cmp	r3, #32
 800c390:	d14e      	bne.n	800c430 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c398:	b2db      	uxtb	r3, r3
 800c39a:	3b01      	subs	r3, #1
 800c39c:	2b02      	cmp	r3, #2
 800c39e:	d840      	bhi.n	800c422 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c3a0:	683b      	ldr	r3, [r7, #0]
 800c3a2:	889b      	ldrh	r3, [r3, #4]
 800c3a4:	b2db      	uxtb	r3, r3
 800c3a6:	2b01      	cmp	r3, #1
 800c3a8:	d836      	bhi.n	800c418 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800c3aa:	683b      	ldr	r3, [r7, #0]
 800c3ac:	889b      	ldrh	r3, [r3, #4]
 800c3ae:	b2db      	uxtb	r3, r3
 800c3b0:	4619      	mov	r1, r3
 800c3b2:	6878      	ldr	r0, [r7, #4]
 800c3b4:	f7ff fedb 	bl	800c16e <USBD_CoreFindIF>
 800c3b8:	4603      	mov	r3, r0
 800c3ba:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c3bc:	7bbb      	ldrb	r3, [r7, #14]
 800c3be:	2bff      	cmp	r3, #255	@ 0xff
 800c3c0:	d01d      	beq.n	800c3fe <USBD_StdItfReq+0x92>
 800c3c2:	7bbb      	ldrb	r3, [r7, #14]
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d11a      	bne.n	800c3fe <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800c3c8:	7bba      	ldrb	r2, [r7, #14]
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	32ae      	adds	r2, #174	@ 0xae
 800c3ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c3d2:	689b      	ldr	r3, [r3, #8]
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d00f      	beq.n	800c3f8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800c3d8:	7bba      	ldrb	r2, [r7, #14]
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c3e0:	7bba      	ldrb	r2, [r7, #14]
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	32ae      	adds	r2, #174	@ 0xae
 800c3e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c3ea:	689b      	ldr	r3, [r3, #8]
 800c3ec:	6839      	ldr	r1, [r7, #0]
 800c3ee:	6878      	ldr	r0, [r7, #4]
 800c3f0:	4798      	blx	r3
 800c3f2:	4603      	mov	r3, r0
 800c3f4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c3f6:	e004      	b.n	800c402 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800c3f8:	2303      	movs	r3, #3
 800c3fa:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c3fc:	e001      	b.n	800c402 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800c3fe:	2303      	movs	r3, #3
 800c400:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c402:	683b      	ldr	r3, [r7, #0]
 800c404:	88db      	ldrh	r3, [r3, #6]
 800c406:	2b00      	cmp	r3, #0
 800c408:	d110      	bne.n	800c42c <USBD_StdItfReq+0xc0>
 800c40a:	7bfb      	ldrb	r3, [r7, #15]
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d10d      	bne.n	800c42c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800c410:	6878      	ldr	r0, [r7, #4]
 800c412:	f000 fdfd 	bl	800d010 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c416:	e009      	b.n	800c42c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800c418:	6839      	ldr	r1, [r7, #0]
 800c41a:	6878      	ldr	r0, [r7, #4]
 800c41c:	f000 fd21 	bl	800ce62 <USBD_CtlError>
          break;
 800c420:	e004      	b.n	800c42c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800c422:	6839      	ldr	r1, [r7, #0]
 800c424:	6878      	ldr	r0, [r7, #4]
 800c426:	f000 fd1c 	bl	800ce62 <USBD_CtlError>
          break;
 800c42a:	e000      	b.n	800c42e <USBD_StdItfReq+0xc2>
          break;
 800c42c:	bf00      	nop
      }
      break;
 800c42e:	e004      	b.n	800c43a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800c430:	6839      	ldr	r1, [r7, #0]
 800c432:	6878      	ldr	r0, [r7, #4]
 800c434:	f000 fd15 	bl	800ce62 <USBD_CtlError>
      break;
 800c438:	bf00      	nop
  }

  return ret;
 800c43a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c43c:	4618      	mov	r0, r3
 800c43e:	3710      	adds	r7, #16
 800c440:	46bd      	mov	sp, r7
 800c442:	bd80      	pop	{r7, pc}

0800c444 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c444:	b580      	push	{r7, lr}
 800c446:	b084      	sub	sp, #16
 800c448:	af00      	add	r7, sp, #0
 800c44a:	6078      	str	r0, [r7, #4]
 800c44c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800c44e:	2300      	movs	r3, #0
 800c450:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800c452:	683b      	ldr	r3, [r7, #0]
 800c454:	889b      	ldrh	r3, [r3, #4]
 800c456:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c458:	683b      	ldr	r3, [r7, #0]
 800c45a:	781b      	ldrb	r3, [r3, #0]
 800c45c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c460:	2b40      	cmp	r3, #64	@ 0x40
 800c462:	d007      	beq.n	800c474 <USBD_StdEPReq+0x30>
 800c464:	2b40      	cmp	r3, #64	@ 0x40
 800c466:	f200 817f 	bhi.w	800c768 <USBD_StdEPReq+0x324>
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d02a      	beq.n	800c4c4 <USBD_StdEPReq+0x80>
 800c46e:	2b20      	cmp	r3, #32
 800c470:	f040 817a 	bne.w	800c768 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800c474:	7bbb      	ldrb	r3, [r7, #14]
 800c476:	4619      	mov	r1, r3
 800c478:	6878      	ldr	r0, [r7, #4]
 800c47a:	f7ff fe85 	bl	800c188 <USBD_CoreFindEP>
 800c47e:	4603      	mov	r3, r0
 800c480:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c482:	7b7b      	ldrb	r3, [r7, #13]
 800c484:	2bff      	cmp	r3, #255	@ 0xff
 800c486:	f000 8174 	beq.w	800c772 <USBD_StdEPReq+0x32e>
 800c48a:	7b7b      	ldrb	r3, [r7, #13]
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	f040 8170 	bne.w	800c772 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800c492:	7b7a      	ldrb	r2, [r7, #13]
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800c49a:	7b7a      	ldrb	r2, [r7, #13]
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	32ae      	adds	r2, #174	@ 0xae
 800c4a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c4a4:	689b      	ldr	r3, [r3, #8]
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	f000 8163 	beq.w	800c772 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800c4ac:	7b7a      	ldrb	r2, [r7, #13]
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	32ae      	adds	r2, #174	@ 0xae
 800c4b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c4b6:	689b      	ldr	r3, [r3, #8]
 800c4b8:	6839      	ldr	r1, [r7, #0]
 800c4ba:	6878      	ldr	r0, [r7, #4]
 800c4bc:	4798      	blx	r3
 800c4be:	4603      	mov	r3, r0
 800c4c0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c4c2:	e156      	b.n	800c772 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c4c4:	683b      	ldr	r3, [r7, #0]
 800c4c6:	785b      	ldrb	r3, [r3, #1]
 800c4c8:	2b03      	cmp	r3, #3
 800c4ca:	d008      	beq.n	800c4de <USBD_StdEPReq+0x9a>
 800c4cc:	2b03      	cmp	r3, #3
 800c4ce:	f300 8145 	bgt.w	800c75c <USBD_StdEPReq+0x318>
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	f000 809b 	beq.w	800c60e <USBD_StdEPReq+0x1ca>
 800c4d8:	2b01      	cmp	r3, #1
 800c4da:	d03c      	beq.n	800c556 <USBD_StdEPReq+0x112>
 800c4dc:	e13e      	b.n	800c75c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c4e4:	b2db      	uxtb	r3, r3
 800c4e6:	2b02      	cmp	r3, #2
 800c4e8:	d002      	beq.n	800c4f0 <USBD_StdEPReq+0xac>
 800c4ea:	2b03      	cmp	r3, #3
 800c4ec:	d016      	beq.n	800c51c <USBD_StdEPReq+0xd8>
 800c4ee:	e02c      	b.n	800c54a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c4f0:	7bbb      	ldrb	r3, [r7, #14]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d00d      	beq.n	800c512 <USBD_StdEPReq+0xce>
 800c4f6:	7bbb      	ldrb	r3, [r7, #14]
 800c4f8:	2b80      	cmp	r3, #128	@ 0x80
 800c4fa:	d00a      	beq.n	800c512 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c4fc:	7bbb      	ldrb	r3, [r7, #14]
 800c4fe:	4619      	mov	r1, r3
 800c500:	6878      	ldr	r0, [r7, #4]
 800c502:	f004 f85f 	bl	80105c4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c506:	2180      	movs	r1, #128	@ 0x80
 800c508:	6878      	ldr	r0, [r7, #4]
 800c50a:	f004 f85b 	bl	80105c4 <USBD_LL_StallEP>
 800c50e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c510:	e020      	b.n	800c554 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800c512:	6839      	ldr	r1, [r7, #0]
 800c514:	6878      	ldr	r0, [r7, #4]
 800c516:	f000 fca4 	bl	800ce62 <USBD_CtlError>
              break;
 800c51a:	e01b      	b.n	800c554 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c51c:	683b      	ldr	r3, [r7, #0]
 800c51e:	885b      	ldrh	r3, [r3, #2]
 800c520:	2b00      	cmp	r3, #0
 800c522:	d10e      	bne.n	800c542 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c524:	7bbb      	ldrb	r3, [r7, #14]
 800c526:	2b00      	cmp	r3, #0
 800c528:	d00b      	beq.n	800c542 <USBD_StdEPReq+0xfe>
 800c52a:	7bbb      	ldrb	r3, [r7, #14]
 800c52c:	2b80      	cmp	r3, #128	@ 0x80
 800c52e:	d008      	beq.n	800c542 <USBD_StdEPReq+0xfe>
 800c530:	683b      	ldr	r3, [r7, #0]
 800c532:	88db      	ldrh	r3, [r3, #6]
 800c534:	2b00      	cmp	r3, #0
 800c536:	d104      	bne.n	800c542 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c538:	7bbb      	ldrb	r3, [r7, #14]
 800c53a:	4619      	mov	r1, r3
 800c53c:	6878      	ldr	r0, [r7, #4]
 800c53e:	f004 f841 	bl	80105c4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800c542:	6878      	ldr	r0, [r7, #4]
 800c544:	f000 fd64 	bl	800d010 <USBD_CtlSendStatus>

              break;
 800c548:	e004      	b.n	800c554 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800c54a:	6839      	ldr	r1, [r7, #0]
 800c54c:	6878      	ldr	r0, [r7, #4]
 800c54e:	f000 fc88 	bl	800ce62 <USBD_CtlError>
              break;
 800c552:	bf00      	nop
          }
          break;
 800c554:	e107      	b.n	800c766 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c55c:	b2db      	uxtb	r3, r3
 800c55e:	2b02      	cmp	r3, #2
 800c560:	d002      	beq.n	800c568 <USBD_StdEPReq+0x124>
 800c562:	2b03      	cmp	r3, #3
 800c564:	d016      	beq.n	800c594 <USBD_StdEPReq+0x150>
 800c566:	e04b      	b.n	800c600 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c568:	7bbb      	ldrb	r3, [r7, #14]
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d00d      	beq.n	800c58a <USBD_StdEPReq+0x146>
 800c56e:	7bbb      	ldrb	r3, [r7, #14]
 800c570:	2b80      	cmp	r3, #128	@ 0x80
 800c572:	d00a      	beq.n	800c58a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c574:	7bbb      	ldrb	r3, [r7, #14]
 800c576:	4619      	mov	r1, r3
 800c578:	6878      	ldr	r0, [r7, #4]
 800c57a:	f004 f823 	bl	80105c4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c57e:	2180      	movs	r1, #128	@ 0x80
 800c580:	6878      	ldr	r0, [r7, #4]
 800c582:	f004 f81f 	bl	80105c4 <USBD_LL_StallEP>
 800c586:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c588:	e040      	b.n	800c60c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800c58a:	6839      	ldr	r1, [r7, #0]
 800c58c:	6878      	ldr	r0, [r7, #4]
 800c58e:	f000 fc68 	bl	800ce62 <USBD_CtlError>
              break;
 800c592:	e03b      	b.n	800c60c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c594:	683b      	ldr	r3, [r7, #0]
 800c596:	885b      	ldrh	r3, [r3, #2]
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d136      	bne.n	800c60a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c59c:	7bbb      	ldrb	r3, [r7, #14]
 800c59e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d004      	beq.n	800c5b0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c5a6:	7bbb      	ldrb	r3, [r7, #14]
 800c5a8:	4619      	mov	r1, r3
 800c5aa:	6878      	ldr	r0, [r7, #4]
 800c5ac:	f004 f829 	bl	8010602 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800c5b0:	6878      	ldr	r0, [r7, #4]
 800c5b2:	f000 fd2d 	bl	800d010 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800c5b6:	7bbb      	ldrb	r3, [r7, #14]
 800c5b8:	4619      	mov	r1, r3
 800c5ba:	6878      	ldr	r0, [r7, #4]
 800c5bc:	f7ff fde4 	bl	800c188 <USBD_CoreFindEP>
 800c5c0:	4603      	mov	r3, r0
 800c5c2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c5c4:	7b7b      	ldrb	r3, [r7, #13]
 800c5c6:	2bff      	cmp	r3, #255	@ 0xff
 800c5c8:	d01f      	beq.n	800c60a <USBD_StdEPReq+0x1c6>
 800c5ca:	7b7b      	ldrb	r3, [r7, #13]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d11c      	bne.n	800c60a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800c5d0:	7b7a      	ldrb	r2, [r7, #13]
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800c5d8:	7b7a      	ldrb	r2, [r7, #13]
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	32ae      	adds	r2, #174	@ 0xae
 800c5de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c5e2:	689b      	ldr	r3, [r3, #8]
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d010      	beq.n	800c60a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c5e8:	7b7a      	ldrb	r2, [r7, #13]
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	32ae      	adds	r2, #174	@ 0xae
 800c5ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c5f2:	689b      	ldr	r3, [r3, #8]
 800c5f4:	6839      	ldr	r1, [r7, #0]
 800c5f6:	6878      	ldr	r0, [r7, #4]
 800c5f8:	4798      	blx	r3
 800c5fa:	4603      	mov	r3, r0
 800c5fc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800c5fe:	e004      	b.n	800c60a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800c600:	6839      	ldr	r1, [r7, #0]
 800c602:	6878      	ldr	r0, [r7, #4]
 800c604:	f000 fc2d 	bl	800ce62 <USBD_CtlError>
              break;
 800c608:	e000      	b.n	800c60c <USBD_StdEPReq+0x1c8>
              break;
 800c60a:	bf00      	nop
          }
          break;
 800c60c:	e0ab      	b.n	800c766 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c614:	b2db      	uxtb	r3, r3
 800c616:	2b02      	cmp	r3, #2
 800c618:	d002      	beq.n	800c620 <USBD_StdEPReq+0x1dc>
 800c61a:	2b03      	cmp	r3, #3
 800c61c:	d032      	beq.n	800c684 <USBD_StdEPReq+0x240>
 800c61e:	e097      	b.n	800c750 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c620:	7bbb      	ldrb	r3, [r7, #14]
 800c622:	2b00      	cmp	r3, #0
 800c624:	d007      	beq.n	800c636 <USBD_StdEPReq+0x1f2>
 800c626:	7bbb      	ldrb	r3, [r7, #14]
 800c628:	2b80      	cmp	r3, #128	@ 0x80
 800c62a:	d004      	beq.n	800c636 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800c62c:	6839      	ldr	r1, [r7, #0]
 800c62e:	6878      	ldr	r0, [r7, #4]
 800c630:	f000 fc17 	bl	800ce62 <USBD_CtlError>
                break;
 800c634:	e091      	b.n	800c75a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c636:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	da0b      	bge.n	800c656 <USBD_StdEPReq+0x212>
 800c63e:	7bbb      	ldrb	r3, [r7, #14]
 800c640:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c644:	4613      	mov	r3, r2
 800c646:	009b      	lsls	r3, r3, #2
 800c648:	4413      	add	r3, r2
 800c64a:	009b      	lsls	r3, r3, #2
 800c64c:	3310      	adds	r3, #16
 800c64e:	687a      	ldr	r2, [r7, #4]
 800c650:	4413      	add	r3, r2
 800c652:	3304      	adds	r3, #4
 800c654:	e00b      	b.n	800c66e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c656:	7bbb      	ldrb	r3, [r7, #14]
 800c658:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c65c:	4613      	mov	r3, r2
 800c65e:	009b      	lsls	r3, r3, #2
 800c660:	4413      	add	r3, r2
 800c662:	009b      	lsls	r3, r3, #2
 800c664:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c668:	687a      	ldr	r2, [r7, #4]
 800c66a:	4413      	add	r3, r2
 800c66c:	3304      	adds	r3, #4
 800c66e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c670:	68bb      	ldr	r3, [r7, #8]
 800c672:	2200      	movs	r2, #0
 800c674:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c676:	68bb      	ldr	r3, [r7, #8]
 800c678:	2202      	movs	r2, #2
 800c67a:	4619      	mov	r1, r3
 800c67c:	6878      	ldr	r0, [r7, #4]
 800c67e:	f000 fc6d 	bl	800cf5c <USBD_CtlSendData>
              break;
 800c682:	e06a      	b.n	800c75a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c684:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c688:	2b00      	cmp	r3, #0
 800c68a:	da11      	bge.n	800c6b0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c68c:	7bbb      	ldrb	r3, [r7, #14]
 800c68e:	f003 020f 	and.w	r2, r3, #15
 800c692:	6879      	ldr	r1, [r7, #4]
 800c694:	4613      	mov	r3, r2
 800c696:	009b      	lsls	r3, r3, #2
 800c698:	4413      	add	r3, r2
 800c69a:	009b      	lsls	r3, r3, #2
 800c69c:	440b      	add	r3, r1
 800c69e:	3324      	adds	r3, #36	@ 0x24
 800c6a0:	881b      	ldrh	r3, [r3, #0]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d117      	bne.n	800c6d6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c6a6:	6839      	ldr	r1, [r7, #0]
 800c6a8:	6878      	ldr	r0, [r7, #4]
 800c6aa:	f000 fbda 	bl	800ce62 <USBD_CtlError>
                  break;
 800c6ae:	e054      	b.n	800c75a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c6b0:	7bbb      	ldrb	r3, [r7, #14]
 800c6b2:	f003 020f 	and.w	r2, r3, #15
 800c6b6:	6879      	ldr	r1, [r7, #4]
 800c6b8:	4613      	mov	r3, r2
 800c6ba:	009b      	lsls	r3, r3, #2
 800c6bc:	4413      	add	r3, r2
 800c6be:	009b      	lsls	r3, r3, #2
 800c6c0:	440b      	add	r3, r1
 800c6c2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c6c6:	881b      	ldrh	r3, [r3, #0]
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d104      	bne.n	800c6d6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c6cc:	6839      	ldr	r1, [r7, #0]
 800c6ce:	6878      	ldr	r0, [r7, #4]
 800c6d0:	f000 fbc7 	bl	800ce62 <USBD_CtlError>
                  break;
 800c6d4:	e041      	b.n	800c75a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c6d6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	da0b      	bge.n	800c6f6 <USBD_StdEPReq+0x2b2>
 800c6de:	7bbb      	ldrb	r3, [r7, #14]
 800c6e0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c6e4:	4613      	mov	r3, r2
 800c6e6:	009b      	lsls	r3, r3, #2
 800c6e8:	4413      	add	r3, r2
 800c6ea:	009b      	lsls	r3, r3, #2
 800c6ec:	3310      	adds	r3, #16
 800c6ee:	687a      	ldr	r2, [r7, #4]
 800c6f0:	4413      	add	r3, r2
 800c6f2:	3304      	adds	r3, #4
 800c6f4:	e00b      	b.n	800c70e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c6f6:	7bbb      	ldrb	r3, [r7, #14]
 800c6f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c6fc:	4613      	mov	r3, r2
 800c6fe:	009b      	lsls	r3, r3, #2
 800c700:	4413      	add	r3, r2
 800c702:	009b      	lsls	r3, r3, #2
 800c704:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c708:	687a      	ldr	r2, [r7, #4]
 800c70a:	4413      	add	r3, r2
 800c70c:	3304      	adds	r3, #4
 800c70e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c710:	7bbb      	ldrb	r3, [r7, #14]
 800c712:	2b00      	cmp	r3, #0
 800c714:	d002      	beq.n	800c71c <USBD_StdEPReq+0x2d8>
 800c716:	7bbb      	ldrb	r3, [r7, #14]
 800c718:	2b80      	cmp	r3, #128	@ 0x80
 800c71a:	d103      	bne.n	800c724 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800c71c:	68bb      	ldr	r3, [r7, #8]
 800c71e:	2200      	movs	r2, #0
 800c720:	601a      	str	r2, [r3, #0]
 800c722:	e00e      	b.n	800c742 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c724:	7bbb      	ldrb	r3, [r7, #14]
 800c726:	4619      	mov	r1, r3
 800c728:	6878      	ldr	r0, [r7, #4]
 800c72a:	f003 ff89 	bl	8010640 <USBD_LL_IsStallEP>
 800c72e:	4603      	mov	r3, r0
 800c730:	2b00      	cmp	r3, #0
 800c732:	d003      	beq.n	800c73c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800c734:	68bb      	ldr	r3, [r7, #8]
 800c736:	2201      	movs	r2, #1
 800c738:	601a      	str	r2, [r3, #0]
 800c73a:	e002      	b.n	800c742 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800c73c:	68bb      	ldr	r3, [r7, #8]
 800c73e:	2200      	movs	r2, #0
 800c740:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c742:	68bb      	ldr	r3, [r7, #8]
 800c744:	2202      	movs	r2, #2
 800c746:	4619      	mov	r1, r3
 800c748:	6878      	ldr	r0, [r7, #4]
 800c74a:	f000 fc07 	bl	800cf5c <USBD_CtlSendData>
              break;
 800c74e:	e004      	b.n	800c75a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800c750:	6839      	ldr	r1, [r7, #0]
 800c752:	6878      	ldr	r0, [r7, #4]
 800c754:	f000 fb85 	bl	800ce62 <USBD_CtlError>
              break;
 800c758:	bf00      	nop
          }
          break;
 800c75a:	e004      	b.n	800c766 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800c75c:	6839      	ldr	r1, [r7, #0]
 800c75e:	6878      	ldr	r0, [r7, #4]
 800c760:	f000 fb7f 	bl	800ce62 <USBD_CtlError>
          break;
 800c764:	bf00      	nop
      }
      break;
 800c766:	e005      	b.n	800c774 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800c768:	6839      	ldr	r1, [r7, #0]
 800c76a:	6878      	ldr	r0, [r7, #4]
 800c76c:	f000 fb79 	bl	800ce62 <USBD_CtlError>
      break;
 800c770:	e000      	b.n	800c774 <USBD_StdEPReq+0x330>
      break;
 800c772:	bf00      	nop
  }

  return ret;
 800c774:	7bfb      	ldrb	r3, [r7, #15]
}
 800c776:	4618      	mov	r0, r3
 800c778:	3710      	adds	r7, #16
 800c77a:	46bd      	mov	sp, r7
 800c77c:	bd80      	pop	{r7, pc}
	...

0800c780 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c780:	b580      	push	{r7, lr}
 800c782:	b084      	sub	sp, #16
 800c784:	af00      	add	r7, sp, #0
 800c786:	6078      	str	r0, [r7, #4]
 800c788:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c78a:	2300      	movs	r3, #0
 800c78c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c78e:	2300      	movs	r3, #0
 800c790:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c792:	2300      	movs	r3, #0
 800c794:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c796:	683b      	ldr	r3, [r7, #0]
 800c798:	885b      	ldrh	r3, [r3, #2]
 800c79a:	0a1b      	lsrs	r3, r3, #8
 800c79c:	b29b      	uxth	r3, r3
 800c79e:	3b01      	subs	r3, #1
 800c7a0:	2b0e      	cmp	r3, #14
 800c7a2:	f200 8152 	bhi.w	800ca4a <USBD_GetDescriptor+0x2ca>
 800c7a6:	a201      	add	r2, pc, #4	@ (adr r2, 800c7ac <USBD_GetDescriptor+0x2c>)
 800c7a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7ac:	0800c81d 	.word	0x0800c81d
 800c7b0:	0800c835 	.word	0x0800c835
 800c7b4:	0800c875 	.word	0x0800c875
 800c7b8:	0800ca4b 	.word	0x0800ca4b
 800c7bc:	0800ca4b 	.word	0x0800ca4b
 800c7c0:	0800c9eb 	.word	0x0800c9eb
 800c7c4:	0800ca17 	.word	0x0800ca17
 800c7c8:	0800ca4b 	.word	0x0800ca4b
 800c7cc:	0800ca4b 	.word	0x0800ca4b
 800c7d0:	0800ca4b 	.word	0x0800ca4b
 800c7d4:	0800ca4b 	.word	0x0800ca4b
 800c7d8:	0800ca4b 	.word	0x0800ca4b
 800c7dc:	0800ca4b 	.word	0x0800ca4b
 800c7e0:	0800ca4b 	.word	0x0800ca4b
 800c7e4:	0800c7e9 	.word	0x0800c7e9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c7ee:	69db      	ldr	r3, [r3, #28]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d00b      	beq.n	800c80c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c7fa:	69db      	ldr	r3, [r3, #28]
 800c7fc:	687a      	ldr	r2, [r7, #4]
 800c7fe:	7c12      	ldrb	r2, [r2, #16]
 800c800:	f107 0108 	add.w	r1, r7, #8
 800c804:	4610      	mov	r0, r2
 800c806:	4798      	blx	r3
 800c808:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c80a:	e126      	b.n	800ca5a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c80c:	6839      	ldr	r1, [r7, #0]
 800c80e:	6878      	ldr	r0, [r7, #4]
 800c810:	f000 fb27 	bl	800ce62 <USBD_CtlError>
        err++;
 800c814:	7afb      	ldrb	r3, [r7, #11]
 800c816:	3301      	adds	r3, #1
 800c818:	72fb      	strb	r3, [r7, #11]
      break;
 800c81a:	e11e      	b.n	800ca5a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	687a      	ldr	r2, [r7, #4]
 800c826:	7c12      	ldrb	r2, [r2, #16]
 800c828:	f107 0108 	add.w	r1, r7, #8
 800c82c:	4610      	mov	r0, r2
 800c82e:	4798      	blx	r3
 800c830:	60f8      	str	r0, [r7, #12]
      break;
 800c832:	e112      	b.n	800ca5a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	7c1b      	ldrb	r3, [r3, #16]
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d10d      	bne.n	800c858 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c844:	f107 0208 	add.w	r2, r7, #8
 800c848:	4610      	mov	r0, r2
 800c84a:	4798      	blx	r3
 800c84c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	3301      	adds	r3, #1
 800c852:	2202      	movs	r2, #2
 800c854:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c856:	e100      	b.n	800ca5a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c85e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c860:	f107 0208 	add.w	r2, r7, #8
 800c864:	4610      	mov	r0, r2
 800c866:	4798      	blx	r3
 800c868:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	3301      	adds	r3, #1
 800c86e:	2202      	movs	r2, #2
 800c870:	701a      	strb	r2, [r3, #0]
      break;
 800c872:	e0f2      	b.n	800ca5a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c874:	683b      	ldr	r3, [r7, #0]
 800c876:	885b      	ldrh	r3, [r3, #2]
 800c878:	b2db      	uxtb	r3, r3
 800c87a:	2b05      	cmp	r3, #5
 800c87c:	f200 80ac 	bhi.w	800c9d8 <USBD_GetDescriptor+0x258>
 800c880:	a201      	add	r2, pc, #4	@ (adr r2, 800c888 <USBD_GetDescriptor+0x108>)
 800c882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c886:	bf00      	nop
 800c888:	0800c8a1 	.word	0x0800c8a1
 800c88c:	0800c8d5 	.word	0x0800c8d5
 800c890:	0800c909 	.word	0x0800c909
 800c894:	0800c93d 	.word	0x0800c93d
 800c898:	0800c971 	.word	0x0800c971
 800c89c:	0800c9a5 	.word	0x0800c9a5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c8a6:	685b      	ldr	r3, [r3, #4]
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d00b      	beq.n	800c8c4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c8b2:	685b      	ldr	r3, [r3, #4]
 800c8b4:	687a      	ldr	r2, [r7, #4]
 800c8b6:	7c12      	ldrb	r2, [r2, #16]
 800c8b8:	f107 0108 	add.w	r1, r7, #8
 800c8bc:	4610      	mov	r0, r2
 800c8be:	4798      	blx	r3
 800c8c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c8c2:	e091      	b.n	800c9e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c8c4:	6839      	ldr	r1, [r7, #0]
 800c8c6:	6878      	ldr	r0, [r7, #4]
 800c8c8:	f000 facb 	bl	800ce62 <USBD_CtlError>
            err++;
 800c8cc:	7afb      	ldrb	r3, [r7, #11]
 800c8ce:	3301      	adds	r3, #1
 800c8d0:	72fb      	strb	r3, [r7, #11]
          break;
 800c8d2:	e089      	b.n	800c9e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c8da:	689b      	ldr	r3, [r3, #8]
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d00b      	beq.n	800c8f8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c8e6:	689b      	ldr	r3, [r3, #8]
 800c8e8:	687a      	ldr	r2, [r7, #4]
 800c8ea:	7c12      	ldrb	r2, [r2, #16]
 800c8ec:	f107 0108 	add.w	r1, r7, #8
 800c8f0:	4610      	mov	r0, r2
 800c8f2:	4798      	blx	r3
 800c8f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c8f6:	e077      	b.n	800c9e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c8f8:	6839      	ldr	r1, [r7, #0]
 800c8fa:	6878      	ldr	r0, [r7, #4]
 800c8fc:	f000 fab1 	bl	800ce62 <USBD_CtlError>
            err++;
 800c900:	7afb      	ldrb	r3, [r7, #11]
 800c902:	3301      	adds	r3, #1
 800c904:	72fb      	strb	r3, [r7, #11]
          break;
 800c906:	e06f      	b.n	800c9e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c90e:	68db      	ldr	r3, [r3, #12]
 800c910:	2b00      	cmp	r3, #0
 800c912:	d00b      	beq.n	800c92c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c91a:	68db      	ldr	r3, [r3, #12]
 800c91c:	687a      	ldr	r2, [r7, #4]
 800c91e:	7c12      	ldrb	r2, [r2, #16]
 800c920:	f107 0108 	add.w	r1, r7, #8
 800c924:	4610      	mov	r0, r2
 800c926:	4798      	blx	r3
 800c928:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c92a:	e05d      	b.n	800c9e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c92c:	6839      	ldr	r1, [r7, #0]
 800c92e:	6878      	ldr	r0, [r7, #4]
 800c930:	f000 fa97 	bl	800ce62 <USBD_CtlError>
            err++;
 800c934:	7afb      	ldrb	r3, [r7, #11]
 800c936:	3301      	adds	r3, #1
 800c938:	72fb      	strb	r3, [r7, #11]
          break;
 800c93a:	e055      	b.n	800c9e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c942:	691b      	ldr	r3, [r3, #16]
 800c944:	2b00      	cmp	r3, #0
 800c946:	d00b      	beq.n	800c960 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c94e:	691b      	ldr	r3, [r3, #16]
 800c950:	687a      	ldr	r2, [r7, #4]
 800c952:	7c12      	ldrb	r2, [r2, #16]
 800c954:	f107 0108 	add.w	r1, r7, #8
 800c958:	4610      	mov	r0, r2
 800c95a:	4798      	blx	r3
 800c95c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c95e:	e043      	b.n	800c9e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c960:	6839      	ldr	r1, [r7, #0]
 800c962:	6878      	ldr	r0, [r7, #4]
 800c964:	f000 fa7d 	bl	800ce62 <USBD_CtlError>
            err++;
 800c968:	7afb      	ldrb	r3, [r7, #11]
 800c96a:	3301      	adds	r3, #1
 800c96c:	72fb      	strb	r3, [r7, #11]
          break;
 800c96e:	e03b      	b.n	800c9e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c976:	695b      	ldr	r3, [r3, #20]
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d00b      	beq.n	800c994 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c982:	695b      	ldr	r3, [r3, #20]
 800c984:	687a      	ldr	r2, [r7, #4]
 800c986:	7c12      	ldrb	r2, [r2, #16]
 800c988:	f107 0108 	add.w	r1, r7, #8
 800c98c:	4610      	mov	r0, r2
 800c98e:	4798      	blx	r3
 800c990:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c992:	e029      	b.n	800c9e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c994:	6839      	ldr	r1, [r7, #0]
 800c996:	6878      	ldr	r0, [r7, #4]
 800c998:	f000 fa63 	bl	800ce62 <USBD_CtlError>
            err++;
 800c99c:	7afb      	ldrb	r3, [r7, #11]
 800c99e:	3301      	adds	r3, #1
 800c9a0:	72fb      	strb	r3, [r7, #11]
          break;
 800c9a2:	e021      	b.n	800c9e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c9aa:	699b      	ldr	r3, [r3, #24]
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d00b      	beq.n	800c9c8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c9b6:	699b      	ldr	r3, [r3, #24]
 800c9b8:	687a      	ldr	r2, [r7, #4]
 800c9ba:	7c12      	ldrb	r2, [r2, #16]
 800c9bc:	f107 0108 	add.w	r1, r7, #8
 800c9c0:	4610      	mov	r0, r2
 800c9c2:	4798      	blx	r3
 800c9c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c9c6:	e00f      	b.n	800c9e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c9c8:	6839      	ldr	r1, [r7, #0]
 800c9ca:	6878      	ldr	r0, [r7, #4]
 800c9cc:	f000 fa49 	bl	800ce62 <USBD_CtlError>
            err++;
 800c9d0:	7afb      	ldrb	r3, [r7, #11]
 800c9d2:	3301      	adds	r3, #1
 800c9d4:	72fb      	strb	r3, [r7, #11]
          break;
 800c9d6:	e007      	b.n	800c9e8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c9d8:	6839      	ldr	r1, [r7, #0]
 800c9da:	6878      	ldr	r0, [r7, #4]
 800c9dc:	f000 fa41 	bl	800ce62 <USBD_CtlError>
          err++;
 800c9e0:	7afb      	ldrb	r3, [r7, #11]
 800c9e2:	3301      	adds	r3, #1
 800c9e4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800c9e6:	bf00      	nop
      }
      break;
 800c9e8:	e037      	b.n	800ca5a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	7c1b      	ldrb	r3, [r3, #16]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d109      	bne.n	800ca06 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c9f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c9fa:	f107 0208 	add.w	r2, r7, #8
 800c9fe:	4610      	mov	r0, r2
 800ca00:	4798      	blx	r3
 800ca02:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ca04:	e029      	b.n	800ca5a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ca06:	6839      	ldr	r1, [r7, #0]
 800ca08:	6878      	ldr	r0, [r7, #4]
 800ca0a:	f000 fa2a 	bl	800ce62 <USBD_CtlError>
        err++;
 800ca0e:	7afb      	ldrb	r3, [r7, #11]
 800ca10:	3301      	adds	r3, #1
 800ca12:	72fb      	strb	r3, [r7, #11]
      break;
 800ca14:	e021      	b.n	800ca5a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	7c1b      	ldrb	r3, [r3, #16]
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d10d      	bne.n	800ca3a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca26:	f107 0208 	add.w	r2, r7, #8
 800ca2a:	4610      	mov	r0, r2
 800ca2c:	4798      	blx	r3
 800ca2e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	3301      	adds	r3, #1
 800ca34:	2207      	movs	r2, #7
 800ca36:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ca38:	e00f      	b.n	800ca5a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ca3a:	6839      	ldr	r1, [r7, #0]
 800ca3c:	6878      	ldr	r0, [r7, #4]
 800ca3e:	f000 fa10 	bl	800ce62 <USBD_CtlError>
        err++;
 800ca42:	7afb      	ldrb	r3, [r7, #11]
 800ca44:	3301      	adds	r3, #1
 800ca46:	72fb      	strb	r3, [r7, #11]
      break;
 800ca48:	e007      	b.n	800ca5a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800ca4a:	6839      	ldr	r1, [r7, #0]
 800ca4c:	6878      	ldr	r0, [r7, #4]
 800ca4e:	f000 fa08 	bl	800ce62 <USBD_CtlError>
      err++;
 800ca52:	7afb      	ldrb	r3, [r7, #11]
 800ca54:	3301      	adds	r3, #1
 800ca56:	72fb      	strb	r3, [r7, #11]
      break;
 800ca58:	bf00      	nop
  }

  if (err != 0U)
 800ca5a:	7afb      	ldrb	r3, [r7, #11]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d11e      	bne.n	800ca9e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800ca60:	683b      	ldr	r3, [r7, #0]
 800ca62:	88db      	ldrh	r3, [r3, #6]
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d016      	beq.n	800ca96 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800ca68:	893b      	ldrh	r3, [r7, #8]
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d00e      	beq.n	800ca8c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800ca6e:	683b      	ldr	r3, [r7, #0]
 800ca70:	88da      	ldrh	r2, [r3, #6]
 800ca72:	893b      	ldrh	r3, [r7, #8]
 800ca74:	4293      	cmp	r3, r2
 800ca76:	bf28      	it	cs
 800ca78:	4613      	movcs	r3, r2
 800ca7a:	b29b      	uxth	r3, r3
 800ca7c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ca7e:	893b      	ldrh	r3, [r7, #8]
 800ca80:	461a      	mov	r2, r3
 800ca82:	68f9      	ldr	r1, [r7, #12]
 800ca84:	6878      	ldr	r0, [r7, #4]
 800ca86:	f000 fa69 	bl	800cf5c <USBD_CtlSendData>
 800ca8a:	e009      	b.n	800caa0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ca8c:	6839      	ldr	r1, [r7, #0]
 800ca8e:	6878      	ldr	r0, [r7, #4]
 800ca90:	f000 f9e7 	bl	800ce62 <USBD_CtlError>
 800ca94:	e004      	b.n	800caa0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ca96:	6878      	ldr	r0, [r7, #4]
 800ca98:	f000 faba 	bl	800d010 <USBD_CtlSendStatus>
 800ca9c:	e000      	b.n	800caa0 <USBD_GetDescriptor+0x320>
    return;
 800ca9e:	bf00      	nop
  }
}
 800caa0:	3710      	adds	r7, #16
 800caa2:	46bd      	mov	sp, r7
 800caa4:	bd80      	pop	{r7, pc}
 800caa6:	bf00      	nop

0800caa8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800caa8:	b580      	push	{r7, lr}
 800caaa:	b084      	sub	sp, #16
 800caac:	af00      	add	r7, sp, #0
 800caae:	6078      	str	r0, [r7, #4]
 800cab0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800cab2:	683b      	ldr	r3, [r7, #0]
 800cab4:	889b      	ldrh	r3, [r3, #4]
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d131      	bne.n	800cb1e <USBD_SetAddress+0x76>
 800caba:	683b      	ldr	r3, [r7, #0]
 800cabc:	88db      	ldrh	r3, [r3, #6]
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d12d      	bne.n	800cb1e <USBD_SetAddress+0x76>
 800cac2:	683b      	ldr	r3, [r7, #0]
 800cac4:	885b      	ldrh	r3, [r3, #2]
 800cac6:	2b7f      	cmp	r3, #127	@ 0x7f
 800cac8:	d829      	bhi.n	800cb1e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800caca:	683b      	ldr	r3, [r7, #0]
 800cacc:	885b      	ldrh	r3, [r3, #2]
 800cace:	b2db      	uxtb	r3, r3
 800cad0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cad4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cadc:	b2db      	uxtb	r3, r3
 800cade:	2b03      	cmp	r3, #3
 800cae0:	d104      	bne.n	800caec <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800cae2:	6839      	ldr	r1, [r7, #0]
 800cae4:	6878      	ldr	r0, [r7, #4]
 800cae6:	f000 f9bc 	bl	800ce62 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800caea:	e01d      	b.n	800cb28 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	7bfa      	ldrb	r2, [r7, #15]
 800caf0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800caf4:	7bfb      	ldrb	r3, [r7, #15]
 800caf6:	4619      	mov	r1, r3
 800caf8:	6878      	ldr	r0, [r7, #4]
 800cafa:	f003 fdcd 	bl	8010698 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800cafe:	6878      	ldr	r0, [r7, #4]
 800cb00:	f000 fa86 	bl	800d010 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800cb04:	7bfb      	ldrb	r3, [r7, #15]
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d004      	beq.n	800cb14 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	2202      	movs	r2, #2
 800cb0e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cb12:	e009      	b.n	800cb28 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	2201      	movs	r2, #1
 800cb18:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cb1c:	e004      	b.n	800cb28 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800cb1e:	6839      	ldr	r1, [r7, #0]
 800cb20:	6878      	ldr	r0, [r7, #4]
 800cb22:	f000 f99e 	bl	800ce62 <USBD_CtlError>
  }
}
 800cb26:	bf00      	nop
 800cb28:	bf00      	nop
 800cb2a:	3710      	adds	r7, #16
 800cb2c:	46bd      	mov	sp, r7
 800cb2e:	bd80      	pop	{r7, pc}

0800cb30 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb30:	b580      	push	{r7, lr}
 800cb32:	b084      	sub	sp, #16
 800cb34:	af00      	add	r7, sp, #0
 800cb36:	6078      	str	r0, [r7, #4]
 800cb38:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cb3a:	2300      	movs	r3, #0
 800cb3c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800cb3e:	683b      	ldr	r3, [r7, #0]
 800cb40:	885b      	ldrh	r3, [r3, #2]
 800cb42:	b2da      	uxtb	r2, r3
 800cb44:	4b4e      	ldr	r3, [pc, #312]	@ (800cc80 <USBD_SetConfig+0x150>)
 800cb46:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800cb48:	4b4d      	ldr	r3, [pc, #308]	@ (800cc80 <USBD_SetConfig+0x150>)
 800cb4a:	781b      	ldrb	r3, [r3, #0]
 800cb4c:	2b01      	cmp	r3, #1
 800cb4e:	d905      	bls.n	800cb5c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800cb50:	6839      	ldr	r1, [r7, #0]
 800cb52:	6878      	ldr	r0, [r7, #4]
 800cb54:	f000 f985 	bl	800ce62 <USBD_CtlError>
    return USBD_FAIL;
 800cb58:	2303      	movs	r3, #3
 800cb5a:	e08c      	b.n	800cc76 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cb62:	b2db      	uxtb	r3, r3
 800cb64:	2b02      	cmp	r3, #2
 800cb66:	d002      	beq.n	800cb6e <USBD_SetConfig+0x3e>
 800cb68:	2b03      	cmp	r3, #3
 800cb6a:	d029      	beq.n	800cbc0 <USBD_SetConfig+0x90>
 800cb6c:	e075      	b.n	800cc5a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800cb6e:	4b44      	ldr	r3, [pc, #272]	@ (800cc80 <USBD_SetConfig+0x150>)
 800cb70:	781b      	ldrb	r3, [r3, #0]
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d020      	beq.n	800cbb8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800cb76:	4b42      	ldr	r3, [pc, #264]	@ (800cc80 <USBD_SetConfig+0x150>)
 800cb78:	781b      	ldrb	r3, [r3, #0]
 800cb7a:	461a      	mov	r2, r3
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cb80:	4b3f      	ldr	r3, [pc, #252]	@ (800cc80 <USBD_SetConfig+0x150>)
 800cb82:	781b      	ldrb	r3, [r3, #0]
 800cb84:	4619      	mov	r1, r3
 800cb86:	6878      	ldr	r0, [r7, #4]
 800cb88:	f7fe ffb9 	bl	800bafe <USBD_SetClassConfig>
 800cb8c:	4603      	mov	r3, r0
 800cb8e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800cb90:	7bfb      	ldrb	r3, [r7, #15]
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d008      	beq.n	800cba8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800cb96:	6839      	ldr	r1, [r7, #0]
 800cb98:	6878      	ldr	r0, [r7, #4]
 800cb9a:	f000 f962 	bl	800ce62 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	2202      	movs	r2, #2
 800cba2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cba6:	e065      	b.n	800cc74 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800cba8:	6878      	ldr	r0, [r7, #4]
 800cbaa:	f000 fa31 	bl	800d010 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	2203      	movs	r2, #3
 800cbb2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800cbb6:	e05d      	b.n	800cc74 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800cbb8:	6878      	ldr	r0, [r7, #4]
 800cbba:	f000 fa29 	bl	800d010 <USBD_CtlSendStatus>
      break;
 800cbbe:	e059      	b.n	800cc74 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800cbc0:	4b2f      	ldr	r3, [pc, #188]	@ (800cc80 <USBD_SetConfig+0x150>)
 800cbc2:	781b      	ldrb	r3, [r3, #0]
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d112      	bne.n	800cbee <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	2202      	movs	r2, #2
 800cbcc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800cbd0:	4b2b      	ldr	r3, [pc, #172]	@ (800cc80 <USBD_SetConfig+0x150>)
 800cbd2:	781b      	ldrb	r3, [r3, #0]
 800cbd4:	461a      	mov	r2, r3
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cbda:	4b29      	ldr	r3, [pc, #164]	@ (800cc80 <USBD_SetConfig+0x150>)
 800cbdc:	781b      	ldrb	r3, [r3, #0]
 800cbde:	4619      	mov	r1, r3
 800cbe0:	6878      	ldr	r0, [r7, #4]
 800cbe2:	f7fe ffa8 	bl	800bb36 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800cbe6:	6878      	ldr	r0, [r7, #4]
 800cbe8:	f000 fa12 	bl	800d010 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cbec:	e042      	b.n	800cc74 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800cbee:	4b24      	ldr	r3, [pc, #144]	@ (800cc80 <USBD_SetConfig+0x150>)
 800cbf0:	781b      	ldrb	r3, [r3, #0]
 800cbf2:	461a      	mov	r2, r3
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	685b      	ldr	r3, [r3, #4]
 800cbf8:	429a      	cmp	r2, r3
 800cbfa:	d02a      	beq.n	800cc52 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	685b      	ldr	r3, [r3, #4]
 800cc00:	b2db      	uxtb	r3, r3
 800cc02:	4619      	mov	r1, r3
 800cc04:	6878      	ldr	r0, [r7, #4]
 800cc06:	f7fe ff96 	bl	800bb36 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800cc0a:	4b1d      	ldr	r3, [pc, #116]	@ (800cc80 <USBD_SetConfig+0x150>)
 800cc0c:	781b      	ldrb	r3, [r3, #0]
 800cc0e:	461a      	mov	r2, r3
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cc14:	4b1a      	ldr	r3, [pc, #104]	@ (800cc80 <USBD_SetConfig+0x150>)
 800cc16:	781b      	ldrb	r3, [r3, #0]
 800cc18:	4619      	mov	r1, r3
 800cc1a:	6878      	ldr	r0, [r7, #4]
 800cc1c:	f7fe ff6f 	bl	800bafe <USBD_SetClassConfig>
 800cc20:	4603      	mov	r3, r0
 800cc22:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800cc24:	7bfb      	ldrb	r3, [r7, #15]
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d00f      	beq.n	800cc4a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800cc2a:	6839      	ldr	r1, [r7, #0]
 800cc2c:	6878      	ldr	r0, [r7, #4]
 800cc2e:	f000 f918 	bl	800ce62 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	685b      	ldr	r3, [r3, #4]
 800cc36:	b2db      	uxtb	r3, r3
 800cc38:	4619      	mov	r1, r3
 800cc3a:	6878      	ldr	r0, [r7, #4]
 800cc3c:	f7fe ff7b 	bl	800bb36 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	2202      	movs	r2, #2
 800cc44:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800cc48:	e014      	b.n	800cc74 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800cc4a:	6878      	ldr	r0, [r7, #4]
 800cc4c:	f000 f9e0 	bl	800d010 <USBD_CtlSendStatus>
      break;
 800cc50:	e010      	b.n	800cc74 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800cc52:	6878      	ldr	r0, [r7, #4]
 800cc54:	f000 f9dc 	bl	800d010 <USBD_CtlSendStatus>
      break;
 800cc58:	e00c      	b.n	800cc74 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800cc5a:	6839      	ldr	r1, [r7, #0]
 800cc5c:	6878      	ldr	r0, [r7, #4]
 800cc5e:	f000 f900 	bl	800ce62 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cc62:	4b07      	ldr	r3, [pc, #28]	@ (800cc80 <USBD_SetConfig+0x150>)
 800cc64:	781b      	ldrb	r3, [r3, #0]
 800cc66:	4619      	mov	r1, r3
 800cc68:	6878      	ldr	r0, [r7, #4]
 800cc6a:	f7fe ff64 	bl	800bb36 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800cc6e:	2303      	movs	r3, #3
 800cc70:	73fb      	strb	r3, [r7, #15]
      break;
 800cc72:	bf00      	nop
  }

  return ret;
 800cc74:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc76:	4618      	mov	r0, r3
 800cc78:	3710      	adds	r7, #16
 800cc7a:	46bd      	mov	sp, r7
 800cc7c:	bd80      	pop	{r7, pc}
 800cc7e:	bf00      	nop
 800cc80:	240005d0 	.word	0x240005d0

0800cc84 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cc84:	b580      	push	{r7, lr}
 800cc86:	b082      	sub	sp, #8
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	6078      	str	r0, [r7, #4]
 800cc8c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800cc8e:	683b      	ldr	r3, [r7, #0]
 800cc90:	88db      	ldrh	r3, [r3, #6]
 800cc92:	2b01      	cmp	r3, #1
 800cc94:	d004      	beq.n	800cca0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800cc96:	6839      	ldr	r1, [r7, #0]
 800cc98:	6878      	ldr	r0, [r7, #4]
 800cc9a:	f000 f8e2 	bl	800ce62 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800cc9e:	e023      	b.n	800cce8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cca6:	b2db      	uxtb	r3, r3
 800cca8:	2b02      	cmp	r3, #2
 800ccaa:	dc02      	bgt.n	800ccb2 <USBD_GetConfig+0x2e>
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	dc03      	bgt.n	800ccb8 <USBD_GetConfig+0x34>
 800ccb0:	e015      	b.n	800ccde <USBD_GetConfig+0x5a>
 800ccb2:	2b03      	cmp	r3, #3
 800ccb4:	d00b      	beq.n	800ccce <USBD_GetConfig+0x4a>
 800ccb6:	e012      	b.n	800ccde <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	2200      	movs	r2, #0
 800ccbc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	3308      	adds	r3, #8
 800ccc2:	2201      	movs	r2, #1
 800ccc4:	4619      	mov	r1, r3
 800ccc6:	6878      	ldr	r0, [r7, #4]
 800ccc8:	f000 f948 	bl	800cf5c <USBD_CtlSendData>
        break;
 800cccc:	e00c      	b.n	800cce8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	3304      	adds	r3, #4
 800ccd2:	2201      	movs	r2, #1
 800ccd4:	4619      	mov	r1, r3
 800ccd6:	6878      	ldr	r0, [r7, #4]
 800ccd8:	f000 f940 	bl	800cf5c <USBD_CtlSendData>
        break;
 800ccdc:	e004      	b.n	800cce8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ccde:	6839      	ldr	r1, [r7, #0]
 800cce0:	6878      	ldr	r0, [r7, #4]
 800cce2:	f000 f8be 	bl	800ce62 <USBD_CtlError>
        break;
 800cce6:	bf00      	nop
}
 800cce8:	bf00      	nop
 800ccea:	3708      	adds	r7, #8
 800ccec:	46bd      	mov	sp, r7
 800ccee:	bd80      	pop	{r7, pc}

0800ccf0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ccf0:	b580      	push	{r7, lr}
 800ccf2:	b082      	sub	sp, #8
 800ccf4:	af00      	add	r7, sp, #0
 800ccf6:	6078      	str	r0, [r7, #4]
 800ccf8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cd00:	b2db      	uxtb	r3, r3
 800cd02:	3b01      	subs	r3, #1
 800cd04:	2b02      	cmp	r3, #2
 800cd06:	d81e      	bhi.n	800cd46 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800cd08:	683b      	ldr	r3, [r7, #0]
 800cd0a:	88db      	ldrh	r3, [r3, #6]
 800cd0c:	2b02      	cmp	r3, #2
 800cd0e:	d004      	beq.n	800cd1a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800cd10:	6839      	ldr	r1, [r7, #0]
 800cd12:	6878      	ldr	r0, [r7, #4]
 800cd14:	f000 f8a5 	bl	800ce62 <USBD_CtlError>
        break;
 800cd18:	e01a      	b.n	800cd50 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	2201      	movs	r2, #1
 800cd1e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d005      	beq.n	800cd36 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	68db      	ldr	r3, [r3, #12]
 800cd2e:	f043 0202 	orr.w	r2, r3, #2
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	330c      	adds	r3, #12
 800cd3a:	2202      	movs	r2, #2
 800cd3c:	4619      	mov	r1, r3
 800cd3e:	6878      	ldr	r0, [r7, #4]
 800cd40:	f000 f90c 	bl	800cf5c <USBD_CtlSendData>
      break;
 800cd44:	e004      	b.n	800cd50 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800cd46:	6839      	ldr	r1, [r7, #0]
 800cd48:	6878      	ldr	r0, [r7, #4]
 800cd4a:	f000 f88a 	bl	800ce62 <USBD_CtlError>
      break;
 800cd4e:	bf00      	nop
  }
}
 800cd50:	bf00      	nop
 800cd52:	3708      	adds	r7, #8
 800cd54:	46bd      	mov	sp, r7
 800cd56:	bd80      	pop	{r7, pc}

0800cd58 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cd58:	b580      	push	{r7, lr}
 800cd5a:	b082      	sub	sp, #8
 800cd5c:	af00      	add	r7, sp, #0
 800cd5e:	6078      	str	r0, [r7, #4]
 800cd60:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cd62:	683b      	ldr	r3, [r7, #0]
 800cd64:	885b      	ldrh	r3, [r3, #2]
 800cd66:	2b01      	cmp	r3, #1
 800cd68:	d107      	bne.n	800cd7a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	2201      	movs	r2, #1
 800cd6e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800cd72:	6878      	ldr	r0, [r7, #4]
 800cd74:	f000 f94c 	bl	800d010 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800cd78:	e013      	b.n	800cda2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800cd7a:	683b      	ldr	r3, [r7, #0]
 800cd7c:	885b      	ldrh	r3, [r3, #2]
 800cd7e:	2b02      	cmp	r3, #2
 800cd80:	d10b      	bne.n	800cd9a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800cd82:	683b      	ldr	r3, [r7, #0]
 800cd84:	889b      	ldrh	r3, [r3, #4]
 800cd86:	0a1b      	lsrs	r3, r3, #8
 800cd88:	b29b      	uxth	r3, r3
 800cd8a:	b2da      	uxtb	r2, r3
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800cd92:	6878      	ldr	r0, [r7, #4]
 800cd94:	f000 f93c 	bl	800d010 <USBD_CtlSendStatus>
}
 800cd98:	e003      	b.n	800cda2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800cd9a:	6839      	ldr	r1, [r7, #0]
 800cd9c:	6878      	ldr	r0, [r7, #4]
 800cd9e:	f000 f860 	bl	800ce62 <USBD_CtlError>
}
 800cda2:	bf00      	nop
 800cda4:	3708      	adds	r7, #8
 800cda6:	46bd      	mov	sp, r7
 800cda8:	bd80      	pop	{r7, pc}

0800cdaa <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cdaa:	b580      	push	{r7, lr}
 800cdac:	b082      	sub	sp, #8
 800cdae:	af00      	add	r7, sp, #0
 800cdb0:	6078      	str	r0, [r7, #4]
 800cdb2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cdba:	b2db      	uxtb	r3, r3
 800cdbc:	3b01      	subs	r3, #1
 800cdbe:	2b02      	cmp	r3, #2
 800cdc0:	d80b      	bhi.n	800cdda <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cdc2:	683b      	ldr	r3, [r7, #0]
 800cdc4:	885b      	ldrh	r3, [r3, #2]
 800cdc6:	2b01      	cmp	r3, #1
 800cdc8:	d10c      	bne.n	800cde4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	2200      	movs	r2, #0
 800cdce:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800cdd2:	6878      	ldr	r0, [r7, #4]
 800cdd4:	f000 f91c 	bl	800d010 <USBD_CtlSendStatus>
      }
      break;
 800cdd8:	e004      	b.n	800cde4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800cdda:	6839      	ldr	r1, [r7, #0]
 800cddc:	6878      	ldr	r0, [r7, #4]
 800cdde:	f000 f840 	bl	800ce62 <USBD_CtlError>
      break;
 800cde2:	e000      	b.n	800cde6 <USBD_ClrFeature+0x3c>
      break;
 800cde4:	bf00      	nop
  }
}
 800cde6:	bf00      	nop
 800cde8:	3708      	adds	r7, #8
 800cdea:	46bd      	mov	sp, r7
 800cdec:	bd80      	pop	{r7, pc}

0800cdee <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800cdee:	b580      	push	{r7, lr}
 800cdf0:	b084      	sub	sp, #16
 800cdf2:	af00      	add	r7, sp, #0
 800cdf4:	6078      	str	r0, [r7, #4]
 800cdf6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800cdf8:	683b      	ldr	r3, [r7, #0]
 800cdfa:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	781a      	ldrb	r2, [r3, #0]
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	3301      	adds	r3, #1
 800ce08:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	781a      	ldrb	r2, [r3, #0]
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	3301      	adds	r3, #1
 800ce16:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ce18:	68f8      	ldr	r0, [r7, #12]
 800ce1a:	f7ff fa16 	bl	800c24a <SWAPBYTE>
 800ce1e:	4603      	mov	r3, r0
 800ce20:	461a      	mov	r2, r3
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	3301      	adds	r3, #1
 800ce2a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ce2c:	68fb      	ldr	r3, [r7, #12]
 800ce2e:	3301      	adds	r3, #1
 800ce30:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ce32:	68f8      	ldr	r0, [r7, #12]
 800ce34:	f7ff fa09 	bl	800c24a <SWAPBYTE>
 800ce38:	4603      	mov	r3, r0
 800ce3a:	461a      	mov	r2, r3
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	3301      	adds	r3, #1
 800ce44:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	3301      	adds	r3, #1
 800ce4a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ce4c:	68f8      	ldr	r0, [r7, #12]
 800ce4e:	f7ff f9fc 	bl	800c24a <SWAPBYTE>
 800ce52:	4603      	mov	r3, r0
 800ce54:	461a      	mov	r2, r3
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	80da      	strh	r2, [r3, #6]
}
 800ce5a:	bf00      	nop
 800ce5c:	3710      	adds	r7, #16
 800ce5e:	46bd      	mov	sp, r7
 800ce60:	bd80      	pop	{r7, pc}

0800ce62 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce62:	b580      	push	{r7, lr}
 800ce64:	b082      	sub	sp, #8
 800ce66:	af00      	add	r7, sp, #0
 800ce68:	6078      	str	r0, [r7, #4]
 800ce6a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ce6c:	2180      	movs	r1, #128	@ 0x80
 800ce6e:	6878      	ldr	r0, [r7, #4]
 800ce70:	f003 fba8 	bl	80105c4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ce74:	2100      	movs	r1, #0
 800ce76:	6878      	ldr	r0, [r7, #4]
 800ce78:	f003 fba4 	bl	80105c4 <USBD_LL_StallEP>
}
 800ce7c:	bf00      	nop
 800ce7e:	3708      	adds	r7, #8
 800ce80:	46bd      	mov	sp, r7
 800ce82:	bd80      	pop	{r7, pc}

0800ce84 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ce84:	b580      	push	{r7, lr}
 800ce86:	b086      	sub	sp, #24
 800ce88:	af00      	add	r7, sp, #0
 800ce8a:	60f8      	str	r0, [r7, #12]
 800ce8c:	60b9      	str	r1, [r7, #8]
 800ce8e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ce90:	2300      	movs	r3, #0
 800ce92:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d042      	beq.n	800cf20 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800ce9e:	6938      	ldr	r0, [r7, #16]
 800cea0:	f000 f842 	bl	800cf28 <USBD_GetLen>
 800cea4:	4603      	mov	r3, r0
 800cea6:	3301      	adds	r3, #1
 800cea8:	005b      	lsls	r3, r3, #1
 800ceaa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ceae:	d808      	bhi.n	800cec2 <USBD_GetString+0x3e>
 800ceb0:	6938      	ldr	r0, [r7, #16]
 800ceb2:	f000 f839 	bl	800cf28 <USBD_GetLen>
 800ceb6:	4603      	mov	r3, r0
 800ceb8:	3301      	adds	r3, #1
 800ceba:	b29b      	uxth	r3, r3
 800cebc:	005b      	lsls	r3, r3, #1
 800cebe:	b29a      	uxth	r2, r3
 800cec0:	e001      	b.n	800cec6 <USBD_GetString+0x42>
 800cec2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ceca:	7dfb      	ldrb	r3, [r7, #23]
 800cecc:	68ba      	ldr	r2, [r7, #8]
 800cece:	4413      	add	r3, r2
 800ced0:	687a      	ldr	r2, [r7, #4]
 800ced2:	7812      	ldrb	r2, [r2, #0]
 800ced4:	701a      	strb	r2, [r3, #0]
  idx++;
 800ced6:	7dfb      	ldrb	r3, [r7, #23]
 800ced8:	3301      	adds	r3, #1
 800ceda:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800cedc:	7dfb      	ldrb	r3, [r7, #23]
 800cede:	68ba      	ldr	r2, [r7, #8]
 800cee0:	4413      	add	r3, r2
 800cee2:	2203      	movs	r2, #3
 800cee4:	701a      	strb	r2, [r3, #0]
  idx++;
 800cee6:	7dfb      	ldrb	r3, [r7, #23]
 800cee8:	3301      	adds	r3, #1
 800ceea:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ceec:	e013      	b.n	800cf16 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800ceee:	7dfb      	ldrb	r3, [r7, #23]
 800cef0:	68ba      	ldr	r2, [r7, #8]
 800cef2:	4413      	add	r3, r2
 800cef4:	693a      	ldr	r2, [r7, #16]
 800cef6:	7812      	ldrb	r2, [r2, #0]
 800cef8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800cefa:	693b      	ldr	r3, [r7, #16]
 800cefc:	3301      	adds	r3, #1
 800cefe:	613b      	str	r3, [r7, #16]
    idx++;
 800cf00:	7dfb      	ldrb	r3, [r7, #23]
 800cf02:	3301      	adds	r3, #1
 800cf04:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800cf06:	7dfb      	ldrb	r3, [r7, #23]
 800cf08:	68ba      	ldr	r2, [r7, #8]
 800cf0a:	4413      	add	r3, r2
 800cf0c:	2200      	movs	r2, #0
 800cf0e:	701a      	strb	r2, [r3, #0]
    idx++;
 800cf10:	7dfb      	ldrb	r3, [r7, #23]
 800cf12:	3301      	adds	r3, #1
 800cf14:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800cf16:	693b      	ldr	r3, [r7, #16]
 800cf18:	781b      	ldrb	r3, [r3, #0]
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d1e7      	bne.n	800ceee <USBD_GetString+0x6a>
 800cf1e:	e000      	b.n	800cf22 <USBD_GetString+0x9e>
    return;
 800cf20:	bf00      	nop
  }
}
 800cf22:	3718      	adds	r7, #24
 800cf24:	46bd      	mov	sp, r7
 800cf26:	bd80      	pop	{r7, pc}

0800cf28 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800cf28:	b480      	push	{r7}
 800cf2a:	b085      	sub	sp, #20
 800cf2c:	af00      	add	r7, sp, #0
 800cf2e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800cf30:	2300      	movs	r3, #0
 800cf32:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800cf38:	e005      	b.n	800cf46 <USBD_GetLen+0x1e>
  {
    len++;
 800cf3a:	7bfb      	ldrb	r3, [r7, #15]
 800cf3c:	3301      	adds	r3, #1
 800cf3e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800cf40:	68bb      	ldr	r3, [r7, #8]
 800cf42:	3301      	adds	r3, #1
 800cf44:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800cf46:	68bb      	ldr	r3, [r7, #8]
 800cf48:	781b      	ldrb	r3, [r3, #0]
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d1f5      	bne.n	800cf3a <USBD_GetLen+0x12>
  }

  return len;
 800cf4e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf50:	4618      	mov	r0, r3
 800cf52:	3714      	adds	r7, #20
 800cf54:	46bd      	mov	sp, r7
 800cf56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf5a:	4770      	bx	lr

0800cf5c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800cf5c:	b580      	push	{r7, lr}
 800cf5e:	b084      	sub	sp, #16
 800cf60:	af00      	add	r7, sp, #0
 800cf62:	60f8      	str	r0, [r7, #12]
 800cf64:	60b9      	str	r1, [r7, #8]
 800cf66:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	2202      	movs	r2, #2
 800cf6c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	687a      	ldr	r2, [r7, #4]
 800cf74:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	687a      	ldr	r2, [r7, #4]
 800cf7a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	68ba      	ldr	r2, [r7, #8]
 800cf80:	2100      	movs	r1, #0
 800cf82:	68f8      	ldr	r0, [r7, #12]
 800cf84:	f003 fba7 	bl	80106d6 <USBD_LL_Transmit>

  return USBD_OK;
 800cf88:	2300      	movs	r3, #0
}
 800cf8a:	4618      	mov	r0, r3
 800cf8c:	3710      	adds	r7, #16
 800cf8e:	46bd      	mov	sp, r7
 800cf90:	bd80      	pop	{r7, pc}

0800cf92 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800cf92:	b580      	push	{r7, lr}
 800cf94:	b084      	sub	sp, #16
 800cf96:	af00      	add	r7, sp, #0
 800cf98:	60f8      	str	r0, [r7, #12]
 800cf9a:	60b9      	str	r1, [r7, #8]
 800cf9c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	68ba      	ldr	r2, [r7, #8]
 800cfa2:	2100      	movs	r1, #0
 800cfa4:	68f8      	ldr	r0, [r7, #12]
 800cfa6:	f003 fb96 	bl	80106d6 <USBD_LL_Transmit>

  return USBD_OK;
 800cfaa:	2300      	movs	r3, #0
}
 800cfac:	4618      	mov	r0, r3
 800cfae:	3710      	adds	r7, #16
 800cfb0:	46bd      	mov	sp, r7
 800cfb2:	bd80      	pop	{r7, pc}

0800cfb4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800cfb4:	b580      	push	{r7, lr}
 800cfb6:	b084      	sub	sp, #16
 800cfb8:	af00      	add	r7, sp, #0
 800cfba:	60f8      	str	r0, [r7, #12]
 800cfbc:	60b9      	str	r1, [r7, #8]
 800cfbe:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	2203      	movs	r2, #3
 800cfc4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800cfc8:	68fb      	ldr	r3, [r7, #12]
 800cfca:	687a      	ldr	r2, [r7, #4]
 800cfcc:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	687a      	ldr	r2, [r7, #4]
 800cfd4:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	68ba      	ldr	r2, [r7, #8]
 800cfdc:	2100      	movs	r1, #0
 800cfde:	68f8      	ldr	r0, [r7, #12]
 800cfe0:	f003 fb9a 	bl	8010718 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cfe4:	2300      	movs	r3, #0
}
 800cfe6:	4618      	mov	r0, r3
 800cfe8:	3710      	adds	r7, #16
 800cfea:	46bd      	mov	sp, r7
 800cfec:	bd80      	pop	{r7, pc}

0800cfee <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800cfee:	b580      	push	{r7, lr}
 800cff0:	b084      	sub	sp, #16
 800cff2:	af00      	add	r7, sp, #0
 800cff4:	60f8      	str	r0, [r7, #12]
 800cff6:	60b9      	str	r1, [r7, #8]
 800cff8:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	68ba      	ldr	r2, [r7, #8]
 800cffe:	2100      	movs	r1, #0
 800d000:	68f8      	ldr	r0, [r7, #12]
 800d002:	f003 fb89 	bl	8010718 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d006:	2300      	movs	r3, #0
}
 800d008:	4618      	mov	r0, r3
 800d00a:	3710      	adds	r7, #16
 800d00c:	46bd      	mov	sp, r7
 800d00e:	bd80      	pop	{r7, pc}

0800d010 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d010:	b580      	push	{r7, lr}
 800d012:	b082      	sub	sp, #8
 800d014:	af00      	add	r7, sp, #0
 800d016:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	2204      	movs	r2, #4
 800d01c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d020:	2300      	movs	r3, #0
 800d022:	2200      	movs	r2, #0
 800d024:	2100      	movs	r1, #0
 800d026:	6878      	ldr	r0, [r7, #4]
 800d028:	f003 fb55 	bl	80106d6 <USBD_LL_Transmit>

  return USBD_OK;
 800d02c:	2300      	movs	r3, #0
}
 800d02e:	4618      	mov	r0, r3
 800d030:	3708      	adds	r7, #8
 800d032:	46bd      	mov	sp, r7
 800d034:	bd80      	pop	{r7, pc}

0800d036 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d036:	b580      	push	{r7, lr}
 800d038:	b082      	sub	sp, #8
 800d03a:	af00      	add	r7, sp, #0
 800d03c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	2205      	movs	r2, #5
 800d042:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d046:	2300      	movs	r3, #0
 800d048:	2200      	movs	r2, #0
 800d04a:	2100      	movs	r1, #0
 800d04c:	6878      	ldr	r0, [r7, #4]
 800d04e:	f003 fb63 	bl	8010718 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d052:	2300      	movs	r3, #0
}
 800d054:	4618      	mov	r0, r3
 800d056:	3708      	adds	r7, #8
 800d058:	46bd      	mov	sp, r7
 800d05a:	bd80      	pop	{r7, pc}

0800d05c <__NVIC_SetPriority>:
{
 800d05c:	b480      	push	{r7}
 800d05e:	b083      	sub	sp, #12
 800d060:	af00      	add	r7, sp, #0
 800d062:	4603      	mov	r3, r0
 800d064:	6039      	str	r1, [r7, #0]
 800d066:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800d068:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	db0a      	blt.n	800d086 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d070:	683b      	ldr	r3, [r7, #0]
 800d072:	b2da      	uxtb	r2, r3
 800d074:	490c      	ldr	r1, [pc, #48]	@ (800d0a8 <__NVIC_SetPriority+0x4c>)
 800d076:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d07a:	0112      	lsls	r2, r2, #4
 800d07c:	b2d2      	uxtb	r2, r2
 800d07e:	440b      	add	r3, r1
 800d080:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800d084:	e00a      	b.n	800d09c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d086:	683b      	ldr	r3, [r7, #0]
 800d088:	b2da      	uxtb	r2, r3
 800d08a:	4908      	ldr	r1, [pc, #32]	@ (800d0ac <__NVIC_SetPriority+0x50>)
 800d08c:	88fb      	ldrh	r3, [r7, #6]
 800d08e:	f003 030f 	and.w	r3, r3, #15
 800d092:	3b04      	subs	r3, #4
 800d094:	0112      	lsls	r2, r2, #4
 800d096:	b2d2      	uxtb	r2, r2
 800d098:	440b      	add	r3, r1
 800d09a:	761a      	strb	r2, [r3, #24]
}
 800d09c:	bf00      	nop
 800d09e:	370c      	adds	r7, #12
 800d0a0:	46bd      	mov	sp, r7
 800d0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a6:	4770      	bx	lr
 800d0a8:	e000e100 	.word	0xe000e100
 800d0ac:	e000ed00 	.word	0xe000ed00

0800d0b0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800d0b0:	b580      	push	{r7, lr}
 800d0b2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800d0b4:	4b05      	ldr	r3, [pc, #20]	@ (800d0cc <SysTick_Handler+0x1c>)
 800d0b6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800d0b8:	f001 fdea 	bl	800ec90 <xTaskGetSchedulerState>
 800d0bc:	4603      	mov	r3, r0
 800d0be:	2b01      	cmp	r3, #1
 800d0c0:	d001      	beq.n	800d0c6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800d0c2:	f002 fbe1 	bl	800f888 <xPortSysTickHandler>
  }
}
 800d0c6:	bf00      	nop
 800d0c8:	bd80      	pop	{r7, pc}
 800d0ca:	bf00      	nop
 800d0cc:	e000e010 	.word	0xe000e010

0800d0d0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800d0d0:	b580      	push	{r7, lr}
 800d0d2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800d0d4:	2100      	movs	r1, #0
 800d0d6:	f06f 0004 	mvn.w	r0, #4
 800d0da:	f7ff ffbf 	bl	800d05c <__NVIC_SetPriority>
#endif
}
 800d0de:	bf00      	nop
 800d0e0:	bd80      	pop	{r7, pc}
	...

0800d0e4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800d0e4:	b480      	push	{r7}
 800d0e6:	b083      	sub	sp, #12
 800d0e8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d0ea:	f3ef 8305 	mrs	r3, IPSR
 800d0ee:	603b      	str	r3, [r7, #0]
  return(result);
 800d0f0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d003      	beq.n	800d0fe <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800d0f6:	f06f 0305 	mvn.w	r3, #5
 800d0fa:	607b      	str	r3, [r7, #4]
 800d0fc:	e00c      	b.n	800d118 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800d0fe:	4b0a      	ldr	r3, [pc, #40]	@ (800d128 <osKernelInitialize+0x44>)
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	2b00      	cmp	r3, #0
 800d104:	d105      	bne.n	800d112 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800d106:	4b08      	ldr	r3, [pc, #32]	@ (800d128 <osKernelInitialize+0x44>)
 800d108:	2201      	movs	r2, #1
 800d10a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800d10c:	2300      	movs	r3, #0
 800d10e:	607b      	str	r3, [r7, #4]
 800d110:	e002      	b.n	800d118 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800d112:	f04f 33ff 	mov.w	r3, #4294967295
 800d116:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800d118:	687b      	ldr	r3, [r7, #4]
}
 800d11a:	4618      	mov	r0, r3
 800d11c:	370c      	adds	r7, #12
 800d11e:	46bd      	mov	sp, r7
 800d120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d124:	4770      	bx	lr
 800d126:	bf00      	nop
 800d128:	240005d4 	.word	0x240005d4

0800d12c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800d12c:	b580      	push	{r7, lr}
 800d12e:	b082      	sub	sp, #8
 800d130:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d132:	f3ef 8305 	mrs	r3, IPSR
 800d136:	603b      	str	r3, [r7, #0]
  return(result);
 800d138:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	d003      	beq.n	800d146 <osKernelStart+0x1a>
    stat = osErrorISR;
 800d13e:	f06f 0305 	mvn.w	r3, #5
 800d142:	607b      	str	r3, [r7, #4]
 800d144:	e010      	b.n	800d168 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800d146:	4b0b      	ldr	r3, [pc, #44]	@ (800d174 <osKernelStart+0x48>)
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	2b01      	cmp	r3, #1
 800d14c:	d109      	bne.n	800d162 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800d14e:	f7ff ffbf 	bl	800d0d0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800d152:	4b08      	ldr	r3, [pc, #32]	@ (800d174 <osKernelStart+0x48>)
 800d154:	2202      	movs	r2, #2
 800d156:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800d158:	f001 f8ee 	bl	800e338 <vTaskStartScheduler>
      stat = osOK;
 800d15c:	2300      	movs	r3, #0
 800d15e:	607b      	str	r3, [r7, #4]
 800d160:	e002      	b.n	800d168 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800d162:	f04f 33ff 	mov.w	r3, #4294967295
 800d166:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800d168:	687b      	ldr	r3, [r7, #4]
}
 800d16a:	4618      	mov	r0, r3
 800d16c:	3708      	adds	r7, #8
 800d16e:	46bd      	mov	sp, r7
 800d170:	bd80      	pop	{r7, pc}
 800d172:	bf00      	nop
 800d174:	240005d4 	.word	0x240005d4

0800d178 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800d178:	b580      	push	{r7, lr}
 800d17a:	b08e      	sub	sp, #56	@ 0x38
 800d17c:	af04      	add	r7, sp, #16
 800d17e:	60f8      	str	r0, [r7, #12]
 800d180:	60b9      	str	r1, [r7, #8]
 800d182:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800d184:	2300      	movs	r3, #0
 800d186:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d188:	f3ef 8305 	mrs	r3, IPSR
 800d18c:	617b      	str	r3, [r7, #20]
  return(result);
 800d18e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800d190:	2b00      	cmp	r3, #0
 800d192:	d17e      	bne.n	800d292 <osThreadNew+0x11a>
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	2b00      	cmp	r3, #0
 800d198:	d07b      	beq.n	800d292 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800d19a:	2380      	movs	r3, #128	@ 0x80
 800d19c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800d19e:	2318      	movs	r3, #24
 800d1a0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800d1a2:	2300      	movs	r3, #0
 800d1a4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800d1a6:	f04f 33ff 	mov.w	r3, #4294967295
 800d1aa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d045      	beq.n	800d23e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d002      	beq.n	800d1c0 <osThreadNew+0x48>
        name = attr->name;
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	699b      	ldr	r3, [r3, #24]
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d002      	beq.n	800d1ce <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	699b      	ldr	r3, [r3, #24]
 800d1cc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800d1ce:	69fb      	ldr	r3, [r7, #28]
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d008      	beq.n	800d1e6 <osThreadNew+0x6e>
 800d1d4:	69fb      	ldr	r3, [r7, #28]
 800d1d6:	2b38      	cmp	r3, #56	@ 0x38
 800d1d8:	d805      	bhi.n	800d1e6 <osThreadNew+0x6e>
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	685b      	ldr	r3, [r3, #4]
 800d1de:	f003 0301 	and.w	r3, r3, #1
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d001      	beq.n	800d1ea <osThreadNew+0x72>
        return (NULL);
 800d1e6:	2300      	movs	r3, #0
 800d1e8:	e054      	b.n	800d294 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	695b      	ldr	r3, [r3, #20]
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d003      	beq.n	800d1fa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	695b      	ldr	r3, [r3, #20]
 800d1f6:	089b      	lsrs	r3, r3, #2
 800d1f8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	689b      	ldr	r3, [r3, #8]
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d00e      	beq.n	800d220 <osThreadNew+0xa8>
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	68db      	ldr	r3, [r3, #12]
 800d206:	2b5b      	cmp	r3, #91	@ 0x5b
 800d208:	d90a      	bls.n	800d220 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d006      	beq.n	800d220 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	695b      	ldr	r3, [r3, #20]
 800d216:	2b00      	cmp	r3, #0
 800d218:	d002      	beq.n	800d220 <osThreadNew+0xa8>
        mem = 1;
 800d21a:	2301      	movs	r3, #1
 800d21c:	61bb      	str	r3, [r7, #24]
 800d21e:	e010      	b.n	800d242 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	689b      	ldr	r3, [r3, #8]
 800d224:	2b00      	cmp	r3, #0
 800d226:	d10c      	bne.n	800d242 <osThreadNew+0xca>
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	68db      	ldr	r3, [r3, #12]
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d108      	bne.n	800d242 <osThreadNew+0xca>
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	691b      	ldr	r3, [r3, #16]
 800d234:	2b00      	cmp	r3, #0
 800d236:	d104      	bne.n	800d242 <osThreadNew+0xca>
          mem = 0;
 800d238:	2300      	movs	r3, #0
 800d23a:	61bb      	str	r3, [r7, #24]
 800d23c:	e001      	b.n	800d242 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800d23e:	2300      	movs	r3, #0
 800d240:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800d242:	69bb      	ldr	r3, [r7, #24]
 800d244:	2b01      	cmp	r3, #1
 800d246:	d110      	bne.n	800d26a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800d24c:	687a      	ldr	r2, [r7, #4]
 800d24e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d250:	9202      	str	r2, [sp, #8]
 800d252:	9301      	str	r3, [sp, #4]
 800d254:	69fb      	ldr	r3, [r7, #28]
 800d256:	9300      	str	r3, [sp, #0]
 800d258:	68bb      	ldr	r3, [r7, #8]
 800d25a:	6a3a      	ldr	r2, [r7, #32]
 800d25c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d25e:	68f8      	ldr	r0, [r7, #12]
 800d260:	f000 fe1a 	bl	800de98 <xTaskCreateStatic>
 800d264:	4603      	mov	r3, r0
 800d266:	613b      	str	r3, [r7, #16]
 800d268:	e013      	b.n	800d292 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800d26a:	69bb      	ldr	r3, [r7, #24]
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d110      	bne.n	800d292 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800d270:	6a3b      	ldr	r3, [r7, #32]
 800d272:	b29a      	uxth	r2, r3
 800d274:	f107 0310 	add.w	r3, r7, #16
 800d278:	9301      	str	r3, [sp, #4]
 800d27a:	69fb      	ldr	r3, [r7, #28]
 800d27c:	9300      	str	r3, [sp, #0]
 800d27e:	68bb      	ldr	r3, [r7, #8]
 800d280:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d282:	68f8      	ldr	r0, [r7, #12]
 800d284:	f000 fe68 	bl	800df58 <xTaskCreate>
 800d288:	4603      	mov	r3, r0
 800d28a:	2b01      	cmp	r3, #1
 800d28c:	d001      	beq.n	800d292 <osThreadNew+0x11a>
            hTask = NULL;
 800d28e:	2300      	movs	r3, #0
 800d290:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800d292:	693b      	ldr	r3, [r7, #16]
}
 800d294:	4618      	mov	r0, r3
 800d296:	3728      	adds	r7, #40	@ 0x28
 800d298:	46bd      	mov	sp, r7
 800d29a:	bd80      	pop	{r7, pc}

0800d29c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800d29c:	b580      	push	{r7, lr}
 800d29e:	b084      	sub	sp, #16
 800d2a0:	af00      	add	r7, sp, #0
 800d2a2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d2a4:	f3ef 8305 	mrs	r3, IPSR
 800d2a8:	60bb      	str	r3, [r7, #8]
  return(result);
 800d2aa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d003      	beq.n	800d2b8 <osDelay+0x1c>
    stat = osErrorISR;
 800d2b0:	f06f 0305 	mvn.w	r3, #5
 800d2b4:	60fb      	str	r3, [r7, #12]
 800d2b6:	e007      	b.n	800d2c8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800d2b8:	2300      	movs	r3, #0
 800d2ba:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d002      	beq.n	800d2c8 <osDelay+0x2c>
      vTaskDelay(ticks);
 800d2c2:	6878      	ldr	r0, [r7, #4]
 800d2c4:	f001 f802 	bl	800e2cc <vTaskDelay>
    }
  }

  return (stat);
 800d2c8:	68fb      	ldr	r3, [r7, #12]
}
 800d2ca:	4618      	mov	r0, r3
 800d2cc:	3710      	adds	r7, #16
 800d2ce:	46bd      	mov	sp, r7
 800d2d0:	bd80      	pop	{r7, pc}
	...

0800d2d4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800d2d4:	b480      	push	{r7}
 800d2d6:	b085      	sub	sp, #20
 800d2d8:	af00      	add	r7, sp, #0
 800d2da:	60f8      	str	r0, [r7, #12]
 800d2dc:	60b9      	str	r1, [r7, #8]
 800d2de:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	4a07      	ldr	r2, [pc, #28]	@ (800d300 <vApplicationGetIdleTaskMemory+0x2c>)
 800d2e4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800d2e6:	68bb      	ldr	r3, [r7, #8]
 800d2e8:	4a06      	ldr	r2, [pc, #24]	@ (800d304 <vApplicationGetIdleTaskMemory+0x30>)
 800d2ea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	2280      	movs	r2, #128	@ 0x80
 800d2f0:	601a      	str	r2, [r3, #0]
}
 800d2f2:	bf00      	nop
 800d2f4:	3714      	adds	r7, #20
 800d2f6:	46bd      	mov	sp, r7
 800d2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2fc:	4770      	bx	lr
 800d2fe:	bf00      	nop
 800d300:	240005d8 	.word	0x240005d8
 800d304:	24000634 	.word	0x24000634

0800d308 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800d308:	b480      	push	{r7}
 800d30a:	b085      	sub	sp, #20
 800d30c:	af00      	add	r7, sp, #0
 800d30e:	60f8      	str	r0, [r7, #12]
 800d310:	60b9      	str	r1, [r7, #8]
 800d312:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	4a07      	ldr	r2, [pc, #28]	@ (800d334 <vApplicationGetTimerTaskMemory+0x2c>)
 800d318:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800d31a:	68bb      	ldr	r3, [r7, #8]
 800d31c:	4a06      	ldr	r2, [pc, #24]	@ (800d338 <vApplicationGetTimerTaskMemory+0x30>)
 800d31e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d326:	601a      	str	r2, [r3, #0]
}
 800d328:	bf00      	nop
 800d32a:	3714      	adds	r7, #20
 800d32c:	46bd      	mov	sp, r7
 800d32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d332:	4770      	bx	lr
 800d334:	24000834 	.word	0x24000834
 800d338:	24000890 	.word	0x24000890

0800d33c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d33c:	b480      	push	{r7}
 800d33e:	b083      	sub	sp, #12
 800d340:	af00      	add	r7, sp, #0
 800d342:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	f103 0208 	add.w	r2, r3, #8
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	f04f 32ff 	mov.w	r2, #4294967295
 800d354:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	f103 0208 	add.w	r2, r3, #8
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	f103 0208 	add.w	r2, r3, #8
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	2200      	movs	r2, #0
 800d36e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d370:	bf00      	nop
 800d372:	370c      	adds	r7, #12
 800d374:	46bd      	mov	sp, r7
 800d376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d37a:	4770      	bx	lr

0800d37c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d37c:	b480      	push	{r7}
 800d37e:	b083      	sub	sp, #12
 800d380:	af00      	add	r7, sp, #0
 800d382:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	2200      	movs	r2, #0
 800d388:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d38a:	bf00      	nop
 800d38c:	370c      	adds	r7, #12
 800d38e:	46bd      	mov	sp, r7
 800d390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d394:	4770      	bx	lr

0800d396 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d396:	b480      	push	{r7}
 800d398:	b085      	sub	sp, #20
 800d39a:	af00      	add	r7, sp, #0
 800d39c:	6078      	str	r0, [r7, #4]
 800d39e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	685b      	ldr	r3, [r3, #4]
 800d3a4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d3a6:	683b      	ldr	r3, [r7, #0]
 800d3a8:	68fa      	ldr	r2, [r7, #12]
 800d3aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	689a      	ldr	r2, [r3, #8]
 800d3b0:	683b      	ldr	r3, [r7, #0]
 800d3b2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	689b      	ldr	r3, [r3, #8]
 800d3b8:	683a      	ldr	r2, [r7, #0]
 800d3ba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	683a      	ldr	r2, [r7, #0]
 800d3c0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d3c2:	683b      	ldr	r3, [r7, #0]
 800d3c4:	687a      	ldr	r2, [r7, #4]
 800d3c6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	1c5a      	adds	r2, r3, #1
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	601a      	str	r2, [r3, #0]
}
 800d3d2:	bf00      	nop
 800d3d4:	3714      	adds	r7, #20
 800d3d6:	46bd      	mov	sp, r7
 800d3d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3dc:	4770      	bx	lr

0800d3de <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d3de:	b480      	push	{r7}
 800d3e0:	b085      	sub	sp, #20
 800d3e2:	af00      	add	r7, sp, #0
 800d3e4:	6078      	str	r0, [r7, #4]
 800d3e6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d3e8:	683b      	ldr	r3, [r7, #0]
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d3ee:	68bb      	ldr	r3, [r7, #8]
 800d3f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d3f4:	d103      	bne.n	800d3fe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	691b      	ldr	r3, [r3, #16]
 800d3fa:	60fb      	str	r3, [r7, #12]
 800d3fc:	e00c      	b.n	800d418 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	3308      	adds	r3, #8
 800d402:	60fb      	str	r3, [r7, #12]
 800d404:	e002      	b.n	800d40c <vListInsert+0x2e>
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	685b      	ldr	r3, [r3, #4]
 800d40a:	60fb      	str	r3, [r7, #12]
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	685b      	ldr	r3, [r3, #4]
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	68ba      	ldr	r2, [r7, #8]
 800d414:	429a      	cmp	r2, r3
 800d416:	d2f6      	bcs.n	800d406 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	685a      	ldr	r2, [r3, #4]
 800d41c:	683b      	ldr	r3, [r7, #0]
 800d41e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d420:	683b      	ldr	r3, [r7, #0]
 800d422:	685b      	ldr	r3, [r3, #4]
 800d424:	683a      	ldr	r2, [r7, #0]
 800d426:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d428:	683b      	ldr	r3, [r7, #0]
 800d42a:	68fa      	ldr	r2, [r7, #12]
 800d42c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	683a      	ldr	r2, [r7, #0]
 800d432:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d434:	683b      	ldr	r3, [r7, #0]
 800d436:	687a      	ldr	r2, [r7, #4]
 800d438:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	1c5a      	adds	r2, r3, #1
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	601a      	str	r2, [r3, #0]
}
 800d444:	bf00      	nop
 800d446:	3714      	adds	r7, #20
 800d448:	46bd      	mov	sp, r7
 800d44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d44e:	4770      	bx	lr

0800d450 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d450:	b480      	push	{r7}
 800d452:	b085      	sub	sp, #20
 800d454:	af00      	add	r7, sp, #0
 800d456:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	691b      	ldr	r3, [r3, #16]
 800d45c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	685b      	ldr	r3, [r3, #4]
 800d462:	687a      	ldr	r2, [r7, #4]
 800d464:	6892      	ldr	r2, [r2, #8]
 800d466:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	689b      	ldr	r3, [r3, #8]
 800d46c:	687a      	ldr	r2, [r7, #4]
 800d46e:	6852      	ldr	r2, [r2, #4]
 800d470:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	685b      	ldr	r3, [r3, #4]
 800d476:	687a      	ldr	r2, [r7, #4]
 800d478:	429a      	cmp	r2, r3
 800d47a:	d103      	bne.n	800d484 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	689a      	ldr	r2, [r3, #8]
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	2200      	movs	r2, #0
 800d488:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d48a:	68fb      	ldr	r3, [r7, #12]
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	1e5a      	subs	r2, r3, #1
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	681b      	ldr	r3, [r3, #0]
}
 800d498:	4618      	mov	r0, r3
 800d49a:	3714      	adds	r7, #20
 800d49c:	46bd      	mov	sp, r7
 800d49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4a2:	4770      	bx	lr

0800d4a4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d4a4:	b580      	push	{r7, lr}
 800d4a6:	b084      	sub	sp, #16
 800d4a8:	af00      	add	r7, sp, #0
 800d4aa:	6078      	str	r0, [r7, #4]
 800d4ac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d10b      	bne.n	800d4d0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d4b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4bc:	f383 8811 	msr	BASEPRI, r3
 800d4c0:	f3bf 8f6f 	isb	sy
 800d4c4:	f3bf 8f4f 	dsb	sy
 800d4c8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800d4ca:	bf00      	nop
 800d4cc:	bf00      	nop
 800d4ce:	e7fd      	b.n	800d4cc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800d4d0:	f002 f94a 	bl	800f768 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	681a      	ldr	r2, [r3, #0]
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d4dc:	68f9      	ldr	r1, [r7, #12]
 800d4de:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d4e0:	fb01 f303 	mul.w	r3, r1, r3
 800d4e4:	441a      	add	r2, r3
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	2200      	movs	r2, #0
 800d4ee:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	681a      	ldr	r2, [r3, #0]
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	681a      	ldr	r2, [r3, #0]
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d500:	3b01      	subs	r3, #1
 800d502:	68f9      	ldr	r1, [r7, #12]
 800d504:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d506:	fb01 f303 	mul.w	r3, r1, r3
 800d50a:	441a      	add	r2, r3
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	22ff      	movs	r2, #255	@ 0xff
 800d514:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	22ff      	movs	r2, #255	@ 0xff
 800d51c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800d520:	683b      	ldr	r3, [r7, #0]
 800d522:	2b00      	cmp	r3, #0
 800d524:	d114      	bne.n	800d550 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	691b      	ldr	r3, [r3, #16]
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d01a      	beq.n	800d564 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	3310      	adds	r3, #16
 800d532:	4618      	mov	r0, r3
 800d534:	f001 f9b4 	bl	800e8a0 <xTaskRemoveFromEventList>
 800d538:	4603      	mov	r3, r0
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d012      	beq.n	800d564 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d53e:	4b0d      	ldr	r3, [pc, #52]	@ (800d574 <xQueueGenericReset+0xd0>)
 800d540:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d544:	601a      	str	r2, [r3, #0]
 800d546:	f3bf 8f4f 	dsb	sy
 800d54a:	f3bf 8f6f 	isb	sy
 800d54e:	e009      	b.n	800d564 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	3310      	adds	r3, #16
 800d554:	4618      	mov	r0, r3
 800d556:	f7ff fef1 	bl	800d33c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	3324      	adds	r3, #36	@ 0x24
 800d55e:	4618      	mov	r0, r3
 800d560:	f7ff feec 	bl	800d33c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d564:	f002 f932 	bl	800f7cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d568:	2301      	movs	r3, #1
}
 800d56a:	4618      	mov	r0, r3
 800d56c:	3710      	adds	r7, #16
 800d56e:	46bd      	mov	sp, r7
 800d570:	bd80      	pop	{r7, pc}
 800d572:	bf00      	nop
 800d574:	e000ed04 	.word	0xe000ed04

0800d578 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d578:	b580      	push	{r7, lr}
 800d57a:	b08e      	sub	sp, #56	@ 0x38
 800d57c:	af02      	add	r7, sp, #8
 800d57e:	60f8      	str	r0, [r7, #12]
 800d580:	60b9      	str	r1, [r7, #8]
 800d582:	607a      	str	r2, [r7, #4]
 800d584:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d10b      	bne.n	800d5a4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800d58c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d590:	f383 8811 	msr	BASEPRI, r3
 800d594:	f3bf 8f6f 	isb	sy
 800d598:	f3bf 8f4f 	dsb	sy
 800d59c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d59e:	bf00      	nop
 800d5a0:	bf00      	nop
 800d5a2:	e7fd      	b.n	800d5a0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d5a4:	683b      	ldr	r3, [r7, #0]
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d10b      	bne.n	800d5c2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800d5aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5ae:	f383 8811 	msr	BASEPRI, r3
 800d5b2:	f3bf 8f6f 	isb	sy
 800d5b6:	f3bf 8f4f 	dsb	sy
 800d5ba:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d5bc:	bf00      	nop
 800d5be:	bf00      	nop
 800d5c0:	e7fd      	b.n	800d5be <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d002      	beq.n	800d5ce <xQueueGenericCreateStatic+0x56>
 800d5c8:	68bb      	ldr	r3, [r7, #8]
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d001      	beq.n	800d5d2 <xQueueGenericCreateStatic+0x5a>
 800d5ce:	2301      	movs	r3, #1
 800d5d0:	e000      	b.n	800d5d4 <xQueueGenericCreateStatic+0x5c>
 800d5d2:	2300      	movs	r3, #0
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d10b      	bne.n	800d5f0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800d5d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5dc:	f383 8811 	msr	BASEPRI, r3
 800d5e0:	f3bf 8f6f 	isb	sy
 800d5e4:	f3bf 8f4f 	dsb	sy
 800d5e8:	623b      	str	r3, [r7, #32]
}
 800d5ea:	bf00      	nop
 800d5ec:	bf00      	nop
 800d5ee:	e7fd      	b.n	800d5ec <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d102      	bne.n	800d5fc <xQueueGenericCreateStatic+0x84>
 800d5f6:	68bb      	ldr	r3, [r7, #8]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d101      	bne.n	800d600 <xQueueGenericCreateStatic+0x88>
 800d5fc:	2301      	movs	r3, #1
 800d5fe:	e000      	b.n	800d602 <xQueueGenericCreateStatic+0x8a>
 800d600:	2300      	movs	r3, #0
 800d602:	2b00      	cmp	r3, #0
 800d604:	d10b      	bne.n	800d61e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800d606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d60a:	f383 8811 	msr	BASEPRI, r3
 800d60e:	f3bf 8f6f 	isb	sy
 800d612:	f3bf 8f4f 	dsb	sy
 800d616:	61fb      	str	r3, [r7, #28]
}
 800d618:	bf00      	nop
 800d61a:	bf00      	nop
 800d61c:	e7fd      	b.n	800d61a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d61e:	2350      	movs	r3, #80	@ 0x50
 800d620:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d622:	697b      	ldr	r3, [r7, #20]
 800d624:	2b50      	cmp	r3, #80	@ 0x50
 800d626:	d00b      	beq.n	800d640 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800d628:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d62c:	f383 8811 	msr	BASEPRI, r3
 800d630:	f3bf 8f6f 	isb	sy
 800d634:	f3bf 8f4f 	dsb	sy
 800d638:	61bb      	str	r3, [r7, #24]
}
 800d63a:	bf00      	nop
 800d63c:	bf00      	nop
 800d63e:	e7fd      	b.n	800d63c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d640:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d642:	683b      	ldr	r3, [r7, #0]
 800d644:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800d646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d00d      	beq.n	800d668 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d64c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d64e:	2201      	movs	r2, #1
 800d650:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d654:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800d658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d65a:	9300      	str	r3, [sp, #0]
 800d65c:	4613      	mov	r3, r2
 800d65e:	687a      	ldr	r2, [r7, #4]
 800d660:	68b9      	ldr	r1, [r7, #8]
 800d662:	68f8      	ldr	r0, [r7, #12]
 800d664:	f000 f805 	bl	800d672 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800d66a:	4618      	mov	r0, r3
 800d66c:	3730      	adds	r7, #48	@ 0x30
 800d66e:	46bd      	mov	sp, r7
 800d670:	bd80      	pop	{r7, pc}

0800d672 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d672:	b580      	push	{r7, lr}
 800d674:	b084      	sub	sp, #16
 800d676:	af00      	add	r7, sp, #0
 800d678:	60f8      	str	r0, [r7, #12]
 800d67a:	60b9      	str	r1, [r7, #8]
 800d67c:	607a      	str	r2, [r7, #4]
 800d67e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d680:	68bb      	ldr	r3, [r7, #8]
 800d682:	2b00      	cmp	r3, #0
 800d684:	d103      	bne.n	800d68e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d686:	69bb      	ldr	r3, [r7, #24]
 800d688:	69ba      	ldr	r2, [r7, #24]
 800d68a:	601a      	str	r2, [r3, #0]
 800d68c:	e002      	b.n	800d694 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d68e:	69bb      	ldr	r3, [r7, #24]
 800d690:	687a      	ldr	r2, [r7, #4]
 800d692:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d694:	69bb      	ldr	r3, [r7, #24]
 800d696:	68fa      	ldr	r2, [r7, #12]
 800d698:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d69a:	69bb      	ldr	r3, [r7, #24]
 800d69c:	68ba      	ldr	r2, [r7, #8]
 800d69e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d6a0:	2101      	movs	r1, #1
 800d6a2:	69b8      	ldr	r0, [r7, #24]
 800d6a4:	f7ff fefe 	bl	800d4a4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800d6a8:	69bb      	ldr	r3, [r7, #24]
 800d6aa:	78fa      	ldrb	r2, [r7, #3]
 800d6ac:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d6b0:	bf00      	nop
 800d6b2:	3710      	adds	r7, #16
 800d6b4:	46bd      	mov	sp, r7
 800d6b6:	bd80      	pop	{r7, pc}

0800d6b8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	b08e      	sub	sp, #56	@ 0x38
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	60f8      	str	r0, [r7, #12]
 800d6c0:	60b9      	str	r1, [r7, #8]
 800d6c2:	607a      	str	r2, [r7, #4]
 800d6c4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d6c6:	2300      	movs	r3, #0
 800d6c8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d6ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d10b      	bne.n	800d6ec <xQueueGenericSend+0x34>
	__asm volatile
 800d6d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6d8:	f383 8811 	msr	BASEPRI, r3
 800d6dc:	f3bf 8f6f 	isb	sy
 800d6e0:	f3bf 8f4f 	dsb	sy
 800d6e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d6e6:	bf00      	nop
 800d6e8:	bf00      	nop
 800d6ea:	e7fd      	b.n	800d6e8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d6ec:	68bb      	ldr	r3, [r7, #8]
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	d103      	bne.n	800d6fa <xQueueGenericSend+0x42>
 800d6f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d101      	bne.n	800d6fe <xQueueGenericSend+0x46>
 800d6fa:	2301      	movs	r3, #1
 800d6fc:	e000      	b.n	800d700 <xQueueGenericSend+0x48>
 800d6fe:	2300      	movs	r3, #0
 800d700:	2b00      	cmp	r3, #0
 800d702:	d10b      	bne.n	800d71c <xQueueGenericSend+0x64>
	__asm volatile
 800d704:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d708:	f383 8811 	msr	BASEPRI, r3
 800d70c:	f3bf 8f6f 	isb	sy
 800d710:	f3bf 8f4f 	dsb	sy
 800d714:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d716:	bf00      	nop
 800d718:	bf00      	nop
 800d71a:	e7fd      	b.n	800d718 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d71c:	683b      	ldr	r3, [r7, #0]
 800d71e:	2b02      	cmp	r3, #2
 800d720:	d103      	bne.n	800d72a <xQueueGenericSend+0x72>
 800d722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d724:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d726:	2b01      	cmp	r3, #1
 800d728:	d101      	bne.n	800d72e <xQueueGenericSend+0x76>
 800d72a:	2301      	movs	r3, #1
 800d72c:	e000      	b.n	800d730 <xQueueGenericSend+0x78>
 800d72e:	2300      	movs	r3, #0
 800d730:	2b00      	cmp	r3, #0
 800d732:	d10b      	bne.n	800d74c <xQueueGenericSend+0x94>
	__asm volatile
 800d734:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d738:	f383 8811 	msr	BASEPRI, r3
 800d73c:	f3bf 8f6f 	isb	sy
 800d740:	f3bf 8f4f 	dsb	sy
 800d744:	623b      	str	r3, [r7, #32]
}
 800d746:	bf00      	nop
 800d748:	bf00      	nop
 800d74a:	e7fd      	b.n	800d748 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d74c:	f001 faa0 	bl	800ec90 <xTaskGetSchedulerState>
 800d750:	4603      	mov	r3, r0
 800d752:	2b00      	cmp	r3, #0
 800d754:	d102      	bne.n	800d75c <xQueueGenericSend+0xa4>
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d101      	bne.n	800d760 <xQueueGenericSend+0xa8>
 800d75c:	2301      	movs	r3, #1
 800d75e:	e000      	b.n	800d762 <xQueueGenericSend+0xaa>
 800d760:	2300      	movs	r3, #0
 800d762:	2b00      	cmp	r3, #0
 800d764:	d10b      	bne.n	800d77e <xQueueGenericSend+0xc6>
	__asm volatile
 800d766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d76a:	f383 8811 	msr	BASEPRI, r3
 800d76e:	f3bf 8f6f 	isb	sy
 800d772:	f3bf 8f4f 	dsb	sy
 800d776:	61fb      	str	r3, [r7, #28]
}
 800d778:	bf00      	nop
 800d77a:	bf00      	nop
 800d77c:	e7fd      	b.n	800d77a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d77e:	f001 fff3 	bl	800f768 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d784:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d788:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d78a:	429a      	cmp	r2, r3
 800d78c:	d302      	bcc.n	800d794 <xQueueGenericSend+0xdc>
 800d78e:	683b      	ldr	r3, [r7, #0]
 800d790:	2b02      	cmp	r3, #2
 800d792:	d129      	bne.n	800d7e8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d794:	683a      	ldr	r2, [r7, #0]
 800d796:	68b9      	ldr	r1, [r7, #8]
 800d798:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d79a:	f000 fa0f 	bl	800dbbc <prvCopyDataToQueue>
 800d79e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d7a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d010      	beq.n	800d7ca <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d7a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7aa:	3324      	adds	r3, #36	@ 0x24
 800d7ac:	4618      	mov	r0, r3
 800d7ae:	f001 f877 	bl	800e8a0 <xTaskRemoveFromEventList>
 800d7b2:	4603      	mov	r3, r0
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d013      	beq.n	800d7e0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d7b8:	4b3f      	ldr	r3, [pc, #252]	@ (800d8b8 <xQueueGenericSend+0x200>)
 800d7ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d7be:	601a      	str	r2, [r3, #0]
 800d7c0:	f3bf 8f4f 	dsb	sy
 800d7c4:	f3bf 8f6f 	isb	sy
 800d7c8:	e00a      	b.n	800d7e0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d7ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d007      	beq.n	800d7e0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d7d0:	4b39      	ldr	r3, [pc, #228]	@ (800d8b8 <xQueueGenericSend+0x200>)
 800d7d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d7d6:	601a      	str	r2, [r3, #0]
 800d7d8:	f3bf 8f4f 	dsb	sy
 800d7dc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d7e0:	f001 fff4 	bl	800f7cc <vPortExitCritical>
				return pdPASS;
 800d7e4:	2301      	movs	r3, #1
 800d7e6:	e063      	b.n	800d8b0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	d103      	bne.n	800d7f6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d7ee:	f001 ffed 	bl	800f7cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d7f2:	2300      	movs	r3, #0
 800d7f4:	e05c      	b.n	800d8b0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d7f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d106      	bne.n	800d80a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d7fc:	f107 0314 	add.w	r3, r7, #20
 800d800:	4618      	mov	r0, r3
 800d802:	f001 f8b1 	bl	800e968 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d806:	2301      	movs	r3, #1
 800d808:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d80a:	f001 ffdf 	bl	800f7cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d80e:	f000 fdfb 	bl	800e408 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d812:	f001 ffa9 	bl	800f768 <vPortEnterCritical>
 800d816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d818:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d81c:	b25b      	sxtb	r3, r3
 800d81e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d822:	d103      	bne.n	800d82c <xQueueGenericSend+0x174>
 800d824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d826:	2200      	movs	r2, #0
 800d828:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d82c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d82e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d832:	b25b      	sxtb	r3, r3
 800d834:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d838:	d103      	bne.n	800d842 <xQueueGenericSend+0x18a>
 800d83a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d83c:	2200      	movs	r2, #0
 800d83e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d842:	f001 ffc3 	bl	800f7cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d846:	1d3a      	adds	r2, r7, #4
 800d848:	f107 0314 	add.w	r3, r7, #20
 800d84c:	4611      	mov	r1, r2
 800d84e:	4618      	mov	r0, r3
 800d850:	f001 f8a0 	bl	800e994 <xTaskCheckForTimeOut>
 800d854:	4603      	mov	r3, r0
 800d856:	2b00      	cmp	r3, #0
 800d858:	d124      	bne.n	800d8a4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d85a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d85c:	f000 faa6 	bl	800ddac <prvIsQueueFull>
 800d860:	4603      	mov	r3, r0
 800d862:	2b00      	cmp	r3, #0
 800d864:	d018      	beq.n	800d898 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d868:	3310      	adds	r3, #16
 800d86a:	687a      	ldr	r2, [r7, #4]
 800d86c:	4611      	mov	r1, r2
 800d86e:	4618      	mov	r0, r3
 800d870:	f000 ffc4 	bl	800e7fc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d874:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d876:	f000 fa31 	bl	800dcdc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d87a:	f000 fdd3 	bl	800e424 <xTaskResumeAll>
 800d87e:	4603      	mov	r3, r0
 800d880:	2b00      	cmp	r3, #0
 800d882:	f47f af7c 	bne.w	800d77e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800d886:	4b0c      	ldr	r3, [pc, #48]	@ (800d8b8 <xQueueGenericSend+0x200>)
 800d888:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d88c:	601a      	str	r2, [r3, #0]
 800d88e:	f3bf 8f4f 	dsb	sy
 800d892:	f3bf 8f6f 	isb	sy
 800d896:	e772      	b.n	800d77e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d898:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d89a:	f000 fa1f 	bl	800dcdc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d89e:	f000 fdc1 	bl	800e424 <xTaskResumeAll>
 800d8a2:	e76c      	b.n	800d77e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d8a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d8a6:	f000 fa19 	bl	800dcdc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d8aa:	f000 fdbb 	bl	800e424 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d8ae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d8b0:	4618      	mov	r0, r3
 800d8b2:	3738      	adds	r7, #56	@ 0x38
 800d8b4:	46bd      	mov	sp, r7
 800d8b6:	bd80      	pop	{r7, pc}
 800d8b8:	e000ed04 	.word	0xe000ed04

0800d8bc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d8bc:	b580      	push	{r7, lr}
 800d8be:	b090      	sub	sp, #64	@ 0x40
 800d8c0:	af00      	add	r7, sp, #0
 800d8c2:	60f8      	str	r0, [r7, #12]
 800d8c4:	60b9      	str	r1, [r7, #8]
 800d8c6:	607a      	str	r2, [r7, #4]
 800d8c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d8ca:	68fb      	ldr	r3, [r7, #12]
 800d8cc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800d8ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d10b      	bne.n	800d8ec <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800d8d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8d8:	f383 8811 	msr	BASEPRI, r3
 800d8dc:	f3bf 8f6f 	isb	sy
 800d8e0:	f3bf 8f4f 	dsb	sy
 800d8e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d8e6:	bf00      	nop
 800d8e8:	bf00      	nop
 800d8ea:	e7fd      	b.n	800d8e8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d8ec:	68bb      	ldr	r3, [r7, #8]
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d103      	bne.n	800d8fa <xQueueGenericSendFromISR+0x3e>
 800d8f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d101      	bne.n	800d8fe <xQueueGenericSendFromISR+0x42>
 800d8fa:	2301      	movs	r3, #1
 800d8fc:	e000      	b.n	800d900 <xQueueGenericSendFromISR+0x44>
 800d8fe:	2300      	movs	r3, #0
 800d900:	2b00      	cmp	r3, #0
 800d902:	d10b      	bne.n	800d91c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800d904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d908:	f383 8811 	msr	BASEPRI, r3
 800d90c:	f3bf 8f6f 	isb	sy
 800d910:	f3bf 8f4f 	dsb	sy
 800d914:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d916:	bf00      	nop
 800d918:	bf00      	nop
 800d91a:	e7fd      	b.n	800d918 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d91c:	683b      	ldr	r3, [r7, #0]
 800d91e:	2b02      	cmp	r3, #2
 800d920:	d103      	bne.n	800d92a <xQueueGenericSendFromISR+0x6e>
 800d922:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d924:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d926:	2b01      	cmp	r3, #1
 800d928:	d101      	bne.n	800d92e <xQueueGenericSendFromISR+0x72>
 800d92a:	2301      	movs	r3, #1
 800d92c:	e000      	b.n	800d930 <xQueueGenericSendFromISR+0x74>
 800d92e:	2300      	movs	r3, #0
 800d930:	2b00      	cmp	r3, #0
 800d932:	d10b      	bne.n	800d94c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800d934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d938:	f383 8811 	msr	BASEPRI, r3
 800d93c:	f3bf 8f6f 	isb	sy
 800d940:	f3bf 8f4f 	dsb	sy
 800d944:	623b      	str	r3, [r7, #32]
}
 800d946:	bf00      	nop
 800d948:	bf00      	nop
 800d94a:	e7fd      	b.n	800d948 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d94c:	f001 ffec 	bl	800f928 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d950:	f3ef 8211 	mrs	r2, BASEPRI
 800d954:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d958:	f383 8811 	msr	BASEPRI, r3
 800d95c:	f3bf 8f6f 	isb	sy
 800d960:	f3bf 8f4f 	dsb	sy
 800d964:	61fa      	str	r2, [r7, #28]
 800d966:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d968:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d96a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d96c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d96e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d972:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d974:	429a      	cmp	r2, r3
 800d976:	d302      	bcc.n	800d97e <xQueueGenericSendFromISR+0xc2>
 800d978:	683b      	ldr	r3, [r7, #0]
 800d97a:	2b02      	cmp	r3, #2
 800d97c:	d12f      	bne.n	800d9de <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d97e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d980:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d984:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d98a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d98c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d98e:	683a      	ldr	r2, [r7, #0]
 800d990:	68b9      	ldr	r1, [r7, #8]
 800d992:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d994:	f000 f912 	bl	800dbbc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d998:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800d99c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9a0:	d112      	bne.n	800d9c8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d9a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d016      	beq.n	800d9d8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d9aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9ac:	3324      	adds	r3, #36	@ 0x24
 800d9ae:	4618      	mov	r0, r3
 800d9b0:	f000 ff76 	bl	800e8a0 <xTaskRemoveFromEventList>
 800d9b4:	4603      	mov	r3, r0
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	d00e      	beq.n	800d9d8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d00b      	beq.n	800d9d8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	2201      	movs	r2, #1
 800d9c4:	601a      	str	r2, [r3, #0]
 800d9c6:	e007      	b.n	800d9d8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d9c8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d9cc:	3301      	adds	r3, #1
 800d9ce:	b2db      	uxtb	r3, r3
 800d9d0:	b25a      	sxtb	r2, r3
 800d9d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800d9d8:	2301      	movs	r3, #1
 800d9da:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800d9dc:	e001      	b.n	800d9e2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d9de:	2300      	movs	r3, #0
 800d9e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d9e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d9e4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d9e6:	697b      	ldr	r3, [r7, #20]
 800d9e8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d9ec:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d9ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800d9f0:	4618      	mov	r0, r3
 800d9f2:	3740      	adds	r7, #64	@ 0x40
 800d9f4:	46bd      	mov	sp, r7
 800d9f6:	bd80      	pop	{r7, pc}

0800d9f8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d9f8:	b580      	push	{r7, lr}
 800d9fa:	b08c      	sub	sp, #48	@ 0x30
 800d9fc:	af00      	add	r7, sp, #0
 800d9fe:	60f8      	str	r0, [r7, #12]
 800da00:	60b9      	str	r1, [r7, #8]
 800da02:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800da04:	2300      	movs	r3, #0
 800da06:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800da0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d10b      	bne.n	800da2a <xQueueReceive+0x32>
	__asm volatile
 800da12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da16:	f383 8811 	msr	BASEPRI, r3
 800da1a:	f3bf 8f6f 	isb	sy
 800da1e:	f3bf 8f4f 	dsb	sy
 800da22:	623b      	str	r3, [r7, #32]
}
 800da24:	bf00      	nop
 800da26:	bf00      	nop
 800da28:	e7fd      	b.n	800da26 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800da2a:	68bb      	ldr	r3, [r7, #8]
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d103      	bne.n	800da38 <xQueueReceive+0x40>
 800da30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da34:	2b00      	cmp	r3, #0
 800da36:	d101      	bne.n	800da3c <xQueueReceive+0x44>
 800da38:	2301      	movs	r3, #1
 800da3a:	e000      	b.n	800da3e <xQueueReceive+0x46>
 800da3c:	2300      	movs	r3, #0
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d10b      	bne.n	800da5a <xQueueReceive+0x62>
	__asm volatile
 800da42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da46:	f383 8811 	msr	BASEPRI, r3
 800da4a:	f3bf 8f6f 	isb	sy
 800da4e:	f3bf 8f4f 	dsb	sy
 800da52:	61fb      	str	r3, [r7, #28]
}
 800da54:	bf00      	nop
 800da56:	bf00      	nop
 800da58:	e7fd      	b.n	800da56 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800da5a:	f001 f919 	bl	800ec90 <xTaskGetSchedulerState>
 800da5e:	4603      	mov	r3, r0
 800da60:	2b00      	cmp	r3, #0
 800da62:	d102      	bne.n	800da6a <xQueueReceive+0x72>
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	2b00      	cmp	r3, #0
 800da68:	d101      	bne.n	800da6e <xQueueReceive+0x76>
 800da6a:	2301      	movs	r3, #1
 800da6c:	e000      	b.n	800da70 <xQueueReceive+0x78>
 800da6e:	2300      	movs	r3, #0
 800da70:	2b00      	cmp	r3, #0
 800da72:	d10b      	bne.n	800da8c <xQueueReceive+0x94>
	__asm volatile
 800da74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da78:	f383 8811 	msr	BASEPRI, r3
 800da7c:	f3bf 8f6f 	isb	sy
 800da80:	f3bf 8f4f 	dsb	sy
 800da84:	61bb      	str	r3, [r7, #24]
}
 800da86:	bf00      	nop
 800da88:	bf00      	nop
 800da8a:	e7fd      	b.n	800da88 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800da8c:	f001 fe6c 	bl	800f768 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800da90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da94:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800da96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d01f      	beq.n	800dadc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800da9c:	68b9      	ldr	r1, [r7, #8]
 800da9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800daa0:	f000 f8f6 	bl	800dc90 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800daa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daa6:	1e5a      	subs	r2, r3, #1
 800daa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800daaa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800daac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800daae:	691b      	ldr	r3, [r3, #16]
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d00f      	beq.n	800dad4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dab6:	3310      	adds	r3, #16
 800dab8:	4618      	mov	r0, r3
 800daba:	f000 fef1 	bl	800e8a0 <xTaskRemoveFromEventList>
 800dabe:	4603      	mov	r3, r0
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d007      	beq.n	800dad4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800dac4:	4b3c      	ldr	r3, [pc, #240]	@ (800dbb8 <xQueueReceive+0x1c0>)
 800dac6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800daca:	601a      	str	r2, [r3, #0]
 800dacc:	f3bf 8f4f 	dsb	sy
 800dad0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800dad4:	f001 fe7a 	bl	800f7cc <vPortExitCritical>
				return pdPASS;
 800dad8:	2301      	movs	r3, #1
 800dada:	e069      	b.n	800dbb0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d103      	bne.n	800daea <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800dae2:	f001 fe73 	bl	800f7cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800dae6:	2300      	movs	r3, #0
 800dae8:	e062      	b.n	800dbb0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800daea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800daec:	2b00      	cmp	r3, #0
 800daee:	d106      	bne.n	800dafe <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800daf0:	f107 0310 	add.w	r3, r7, #16
 800daf4:	4618      	mov	r0, r3
 800daf6:	f000 ff37 	bl	800e968 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800dafa:	2301      	movs	r3, #1
 800dafc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800dafe:	f001 fe65 	bl	800f7cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800db02:	f000 fc81 	bl	800e408 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800db06:	f001 fe2f 	bl	800f768 <vPortEnterCritical>
 800db0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db0c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800db10:	b25b      	sxtb	r3, r3
 800db12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db16:	d103      	bne.n	800db20 <xQueueReceive+0x128>
 800db18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db1a:	2200      	movs	r2, #0
 800db1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800db20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db22:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800db26:	b25b      	sxtb	r3, r3
 800db28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db2c:	d103      	bne.n	800db36 <xQueueReceive+0x13e>
 800db2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db30:	2200      	movs	r2, #0
 800db32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800db36:	f001 fe49 	bl	800f7cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800db3a:	1d3a      	adds	r2, r7, #4
 800db3c:	f107 0310 	add.w	r3, r7, #16
 800db40:	4611      	mov	r1, r2
 800db42:	4618      	mov	r0, r3
 800db44:	f000 ff26 	bl	800e994 <xTaskCheckForTimeOut>
 800db48:	4603      	mov	r3, r0
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d123      	bne.n	800db96 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800db4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800db50:	f000 f916 	bl	800dd80 <prvIsQueueEmpty>
 800db54:	4603      	mov	r3, r0
 800db56:	2b00      	cmp	r3, #0
 800db58:	d017      	beq.n	800db8a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800db5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db5c:	3324      	adds	r3, #36	@ 0x24
 800db5e:	687a      	ldr	r2, [r7, #4]
 800db60:	4611      	mov	r1, r2
 800db62:	4618      	mov	r0, r3
 800db64:	f000 fe4a 	bl	800e7fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800db68:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800db6a:	f000 f8b7 	bl	800dcdc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800db6e:	f000 fc59 	bl	800e424 <xTaskResumeAll>
 800db72:	4603      	mov	r3, r0
 800db74:	2b00      	cmp	r3, #0
 800db76:	d189      	bne.n	800da8c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800db78:	4b0f      	ldr	r3, [pc, #60]	@ (800dbb8 <xQueueReceive+0x1c0>)
 800db7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800db7e:	601a      	str	r2, [r3, #0]
 800db80:	f3bf 8f4f 	dsb	sy
 800db84:	f3bf 8f6f 	isb	sy
 800db88:	e780      	b.n	800da8c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800db8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800db8c:	f000 f8a6 	bl	800dcdc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800db90:	f000 fc48 	bl	800e424 <xTaskResumeAll>
 800db94:	e77a      	b.n	800da8c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800db96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800db98:	f000 f8a0 	bl	800dcdc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800db9c:	f000 fc42 	bl	800e424 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dba0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dba2:	f000 f8ed 	bl	800dd80 <prvIsQueueEmpty>
 800dba6:	4603      	mov	r3, r0
 800dba8:	2b00      	cmp	r3, #0
 800dbaa:	f43f af6f 	beq.w	800da8c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800dbae:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800dbb0:	4618      	mov	r0, r3
 800dbb2:	3730      	adds	r7, #48	@ 0x30
 800dbb4:	46bd      	mov	sp, r7
 800dbb6:	bd80      	pop	{r7, pc}
 800dbb8:	e000ed04 	.word	0xe000ed04

0800dbbc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800dbbc:	b580      	push	{r7, lr}
 800dbbe:	b086      	sub	sp, #24
 800dbc0:	af00      	add	r7, sp, #0
 800dbc2:	60f8      	str	r0, [r7, #12]
 800dbc4:	60b9      	str	r1, [r7, #8]
 800dbc6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800dbc8:	2300      	movs	r3, #0
 800dbca:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dbcc:	68fb      	ldr	r3, [r7, #12]
 800dbce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbd0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d10d      	bne.n	800dbf6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800dbda:	68fb      	ldr	r3, [r7, #12]
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	d14d      	bne.n	800dc7e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	689b      	ldr	r3, [r3, #8]
 800dbe6:	4618      	mov	r0, r3
 800dbe8:	f001 f870 	bl	800eccc <xTaskPriorityDisinherit>
 800dbec:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	2200      	movs	r2, #0
 800dbf2:	609a      	str	r2, [r3, #8]
 800dbf4:	e043      	b.n	800dc7e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d119      	bne.n	800dc30 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	6858      	ldr	r0, [r3, #4]
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc04:	461a      	mov	r2, r3
 800dc06:	68b9      	ldr	r1, [r7, #8]
 800dc08:	f005 fa53 	bl	80130b2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	685a      	ldr	r2, [r3, #4]
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc14:	441a      	add	r2, r3
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800dc1a:	68fb      	ldr	r3, [r7, #12]
 800dc1c:	685a      	ldr	r2, [r3, #4]
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	689b      	ldr	r3, [r3, #8]
 800dc22:	429a      	cmp	r2, r3
 800dc24:	d32b      	bcc.n	800dc7e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	681a      	ldr	r2, [r3, #0]
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	605a      	str	r2, [r3, #4]
 800dc2e:	e026      	b.n	800dc7e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	68d8      	ldr	r0, [r3, #12]
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc38:	461a      	mov	r2, r3
 800dc3a:	68b9      	ldr	r1, [r7, #8]
 800dc3c:	f005 fa39 	bl	80130b2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800dc40:	68fb      	ldr	r3, [r7, #12]
 800dc42:	68da      	ldr	r2, [r3, #12]
 800dc44:	68fb      	ldr	r3, [r7, #12]
 800dc46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc48:	425b      	negs	r3, r3
 800dc4a:	441a      	add	r2, r3
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800dc50:	68fb      	ldr	r3, [r7, #12]
 800dc52:	68da      	ldr	r2, [r3, #12]
 800dc54:	68fb      	ldr	r3, [r7, #12]
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	429a      	cmp	r2, r3
 800dc5a:	d207      	bcs.n	800dc6c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	689a      	ldr	r2, [r3, #8]
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc64:	425b      	negs	r3, r3
 800dc66:	441a      	add	r2, r3
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	2b02      	cmp	r3, #2
 800dc70:	d105      	bne.n	800dc7e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800dc72:	693b      	ldr	r3, [r7, #16]
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d002      	beq.n	800dc7e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800dc78:	693b      	ldr	r3, [r7, #16]
 800dc7a:	3b01      	subs	r3, #1
 800dc7c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800dc7e:	693b      	ldr	r3, [r7, #16]
 800dc80:	1c5a      	adds	r2, r3, #1
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800dc86:	697b      	ldr	r3, [r7, #20]
}
 800dc88:	4618      	mov	r0, r3
 800dc8a:	3718      	adds	r7, #24
 800dc8c:	46bd      	mov	sp, r7
 800dc8e:	bd80      	pop	{r7, pc}

0800dc90 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800dc90:	b580      	push	{r7, lr}
 800dc92:	b082      	sub	sp, #8
 800dc94:	af00      	add	r7, sp, #0
 800dc96:	6078      	str	r0, [r7, #4]
 800dc98:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d018      	beq.n	800dcd4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	68da      	ldr	r2, [r3, #12]
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dcaa:	441a      	add	r2, r3
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	68da      	ldr	r2, [r3, #12]
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	689b      	ldr	r3, [r3, #8]
 800dcb8:	429a      	cmp	r2, r3
 800dcba:	d303      	bcc.n	800dcc4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	681a      	ldr	r2, [r3, #0]
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	68d9      	ldr	r1, [r3, #12]
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dccc:	461a      	mov	r2, r3
 800dcce:	6838      	ldr	r0, [r7, #0]
 800dcd0:	f005 f9ef 	bl	80130b2 <memcpy>
	}
}
 800dcd4:	bf00      	nop
 800dcd6:	3708      	adds	r7, #8
 800dcd8:	46bd      	mov	sp, r7
 800dcda:	bd80      	pop	{r7, pc}

0800dcdc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800dcdc:	b580      	push	{r7, lr}
 800dcde:	b084      	sub	sp, #16
 800dce0:	af00      	add	r7, sp, #0
 800dce2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800dce4:	f001 fd40 	bl	800f768 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dcee:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dcf0:	e011      	b.n	800dd16 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d012      	beq.n	800dd20 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	3324      	adds	r3, #36	@ 0x24
 800dcfe:	4618      	mov	r0, r3
 800dd00:	f000 fdce 	bl	800e8a0 <xTaskRemoveFromEventList>
 800dd04:	4603      	mov	r3, r0
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d001      	beq.n	800dd0e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800dd0a:	f000 fea7 	bl	800ea5c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800dd0e:	7bfb      	ldrb	r3, [r7, #15]
 800dd10:	3b01      	subs	r3, #1
 800dd12:	b2db      	uxtb	r3, r3
 800dd14:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dd16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	dce9      	bgt.n	800dcf2 <prvUnlockQueue+0x16>
 800dd1e:	e000      	b.n	800dd22 <prvUnlockQueue+0x46>
					break;
 800dd20:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	22ff      	movs	r2, #255	@ 0xff
 800dd26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800dd2a:	f001 fd4f 	bl	800f7cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800dd2e:	f001 fd1b 	bl	800f768 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dd38:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800dd3a:	e011      	b.n	800dd60 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	691b      	ldr	r3, [r3, #16]
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	d012      	beq.n	800dd6a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	3310      	adds	r3, #16
 800dd48:	4618      	mov	r0, r3
 800dd4a:	f000 fda9 	bl	800e8a0 <xTaskRemoveFromEventList>
 800dd4e:	4603      	mov	r3, r0
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d001      	beq.n	800dd58 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800dd54:	f000 fe82 	bl	800ea5c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800dd58:	7bbb      	ldrb	r3, [r7, #14]
 800dd5a:	3b01      	subs	r3, #1
 800dd5c:	b2db      	uxtb	r3, r3
 800dd5e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800dd60:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	dce9      	bgt.n	800dd3c <prvUnlockQueue+0x60>
 800dd68:	e000      	b.n	800dd6c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800dd6a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	22ff      	movs	r2, #255	@ 0xff
 800dd70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800dd74:	f001 fd2a 	bl	800f7cc <vPortExitCritical>
}
 800dd78:	bf00      	nop
 800dd7a:	3710      	adds	r7, #16
 800dd7c:	46bd      	mov	sp, r7
 800dd7e:	bd80      	pop	{r7, pc}

0800dd80 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800dd80:	b580      	push	{r7, lr}
 800dd82:	b084      	sub	sp, #16
 800dd84:	af00      	add	r7, sp, #0
 800dd86:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800dd88:	f001 fcee 	bl	800f768 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d102      	bne.n	800dd9a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800dd94:	2301      	movs	r3, #1
 800dd96:	60fb      	str	r3, [r7, #12]
 800dd98:	e001      	b.n	800dd9e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800dd9a:	2300      	movs	r3, #0
 800dd9c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800dd9e:	f001 fd15 	bl	800f7cc <vPortExitCritical>

	return xReturn;
 800dda2:	68fb      	ldr	r3, [r7, #12]
}
 800dda4:	4618      	mov	r0, r3
 800dda6:	3710      	adds	r7, #16
 800dda8:	46bd      	mov	sp, r7
 800ddaa:	bd80      	pop	{r7, pc}

0800ddac <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ddac:	b580      	push	{r7, lr}
 800ddae:	b084      	sub	sp, #16
 800ddb0:	af00      	add	r7, sp, #0
 800ddb2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ddb4:	f001 fcd8 	bl	800f768 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ddc0:	429a      	cmp	r2, r3
 800ddc2:	d102      	bne.n	800ddca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ddc4:	2301      	movs	r3, #1
 800ddc6:	60fb      	str	r3, [r7, #12]
 800ddc8:	e001      	b.n	800ddce <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ddca:	2300      	movs	r3, #0
 800ddcc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ddce:	f001 fcfd 	bl	800f7cc <vPortExitCritical>

	return xReturn;
 800ddd2:	68fb      	ldr	r3, [r7, #12]
}
 800ddd4:	4618      	mov	r0, r3
 800ddd6:	3710      	adds	r7, #16
 800ddd8:	46bd      	mov	sp, r7
 800ddda:	bd80      	pop	{r7, pc}

0800dddc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800dddc:	b480      	push	{r7}
 800ddde:	b085      	sub	sp, #20
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	6078      	str	r0, [r7, #4]
 800dde4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800dde6:	2300      	movs	r3, #0
 800dde8:	60fb      	str	r3, [r7, #12]
 800ddea:	e014      	b.n	800de16 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ddec:	4a0f      	ldr	r2, [pc, #60]	@ (800de2c <vQueueAddToRegistry+0x50>)
 800ddee:	68fb      	ldr	r3, [r7, #12]
 800ddf0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	d10b      	bne.n	800de10 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ddf8:	490c      	ldr	r1, [pc, #48]	@ (800de2c <vQueueAddToRegistry+0x50>)
 800ddfa:	68fb      	ldr	r3, [r7, #12]
 800ddfc:	683a      	ldr	r2, [r7, #0]
 800ddfe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800de02:	4a0a      	ldr	r2, [pc, #40]	@ (800de2c <vQueueAddToRegistry+0x50>)
 800de04:	68fb      	ldr	r3, [r7, #12]
 800de06:	00db      	lsls	r3, r3, #3
 800de08:	4413      	add	r3, r2
 800de0a:	687a      	ldr	r2, [r7, #4]
 800de0c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800de0e:	e006      	b.n	800de1e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	3301      	adds	r3, #1
 800de14:	60fb      	str	r3, [r7, #12]
 800de16:	68fb      	ldr	r3, [r7, #12]
 800de18:	2b07      	cmp	r3, #7
 800de1a:	d9e7      	bls.n	800ddec <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800de1c:	bf00      	nop
 800de1e:	bf00      	nop
 800de20:	3714      	adds	r7, #20
 800de22:	46bd      	mov	sp, r7
 800de24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de28:	4770      	bx	lr
 800de2a:	bf00      	nop
 800de2c:	24000c90 	.word	0x24000c90

0800de30 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800de30:	b580      	push	{r7, lr}
 800de32:	b086      	sub	sp, #24
 800de34:	af00      	add	r7, sp, #0
 800de36:	60f8      	str	r0, [r7, #12]
 800de38:	60b9      	str	r1, [r7, #8]
 800de3a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800de40:	f001 fc92 	bl	800f768 <vPortEnterCritical>
 800de44:	697b      	ldr	r3, [r7, #20]
 800de46:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800de4a:	b25b      	sxtb	r3, r3
 800de4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de50:	d103      	bne.n	800de5a <vQueueWaitForMessageRestricted+0x2a>
 800de52:	697b      	ldr	r3, [r7, #20]
 800de54:	2200      	movs	r2, #0
 800de56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800de5a:	697b      	ldr	r3, [r7, #20]
 800de5c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800de60:	b25b      	sxtb	r3, r3
 800de62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de66:	d103      	bne.n	800de70 <vQueueWaitForMessageRestricted+0x40>
 800de68:	697b      	ldr	r3, [r7, #20]
 800de6a:	2200      	movs	r2, #0
 800de6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800de70:	f001 fcac 	bl	800f7cc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800de74:	697b      	ldr	r3, [r7, #20]
 800de76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d106      	bne.n	800de8a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800de7c:	697b      	ldr	r3, [r7, #20]
 800de7e:	3324      	adds	r3, #36	@ 0x24
 800de80:	687a      	ldr	r2, [r7, #4]
 800de82:	68b9      	ldr	r1, [r7, #8]
 800de84:	4618      	mov	r0, r3
 800de86:	f000 fcdf 	bl	800e848 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800de8a:	6978      	ldr	r0, [r7, #20]
 800de8c:	f7ff ff26 	bl	800dcdc <prvUnlockQueue>
	}
 800de90:	bf00      	nop
 800de92:	3718      	adds	r7, #24
 800de94:	46bd      	mov	sp, r7
 800de96:	bd80      	pop	{r7, pc}

0800de98 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800de98:	b580      	push	{r7, lr}
 800de9a:	b08e      	sub	sp, #56	@ 0x38
 800de9c:	af04      	add	r7, sp, #16
 800de9e:	60f8      	str	r0, [r7, #12]
 800dea0:	60b9      	str	r1, [r7, #8]
 800dea2:	607a      	str	r2, [r7, #4]
 800dea4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800dea6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d10b      	bne.n	800dec4 <xTaskCreateStatic+0x2c>
	__asm volatile
 800deac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800deb0:	f383 8811 	msr	BASEPRI, r3
 800deb4:	f3bf 8f6f 	isb	sy
 800deb8:	f3bf 8f4f 	dsb	sy
 800debc:	623b      	str	r3, [r7, #32]
}
 800debe:	bf00      	nop
 800dec0:	bf00      	nop
 800dec2:	e7fd      	b.n	800dec0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800dec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	d10b      	bne.n	800dee2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800deca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dece:	f383 8811 	msr	BASEPRI, r3
 800ded2:	f3bf 8f6f 	isb	sy
 800ded6:	f3bf 8f4f 	dsb	sy
 800deda:	61fb      	str	r3, [r7, #28]
}
 800dedc:	bf00      	nop
 800dede:	bf00      	nop
 800dee0:	e7fd      	b.n	800dede <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800dee2:	235c      	movs	r3, #92	@ 0x5c
 800dee4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800dee6:	693b      	ldr	r3, [r7, #16]
 800dee8:	2b5c      	cmp	r3, #92	@ 0x5c
 800deea:	d00b      	beq.n	800df04 <xTaskCreateStatic+0x6c>
	__asm volatile
 800deec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800def0:	f383 8811 	msr	BASEPRI, r3
 800def4:	f3bf 8f6f 	isb	sy
 800def8:	f3bf 8f4f 	dsb	sy
 800defc:	61bb      	str	r3, [r7, #24]
}
 800defe:	bf00      	nop
 800df00:	bf00      	nop
 800df02:	e7fd      	b.n	800df00 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800df04:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800df06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d01e      	beq.n	800df4a <xTaskCreateStatic+0xb2>
 800df0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800df0e:	2b00      	cmp	r3, #0
 800df10:	d01b      	beq.n	800df4a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800df12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df14:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800df16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df18:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800df1a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800df1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df1e:	2202      	movs	r2, #2
 800df20:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800df24:	2300      	movs	r3, #0
 800df26:	9303      	str	r3, [sp, #12]
 800df28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df2a:	9302      	str	r3, [sp, #8]
 800df2c:	f107 0314 	add.w	r3, r7, #20
 800df30:	9301      	str	r3, [sp, #4]
 800df32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df34:	9300      	str	r3, [sp, #0]
 800df36:	683b      	ldr	r3, [r7, #0]
 800df38:	687a      	ldr	r2, [r7, #4]
 800df3a:	68b9      	ldr	r1, [r7, #8]
 800df3c:	68f8      	ldr	r0, [r7, #12]
 800df3e:	f000 f850 	bl	800dfe2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800df42:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800df44:	f000 f8de 	bl	800e104 <prvAddNewTaskToReadyList>
 800df48:	e001      	b.n	800df4e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800df4a:	2300      	movs	r3, #0
 800df4c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800df4e:	697b      	ldr	r3, [r7, #20]
	}
 800df50:	4618      	mov	r0, r3
 800df52:	3728      	adds	r7, #40	@ 0x28
 800df54:	46bd      	mov	sp, r7
 800df56:	bd80      	pop	{r7, pc}

0800df58 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800df58:	b580      	push	{r7, lr}
 800df5a:	b08c      	sub	sp, #48	@ 0x30
 800df5c:	af04      	add	r7, sp, #16
 800df5e:	60f8      	str	r0, [r7, #12]
 800df60:	60b9      	str	r1, [r7, #8]
 800df62:	603b      	str	r3, [r7, #0]
 800df64:	4613      	mov	r3, r2
 800df66:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800df68:	88fb      	ldrh	r3, [r7, #6]
 800df6a:	009b      	lsls	r3, r3, #2
 800df6c:	4618      	mov	r0, r3
 800df6e:	f001 fd1d 	bl	800f9ac <pvPortMalloc>
 800df72:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800df74:	697b      	ldr	r3, [r7, #20]
 800df76:	2b00      	cmp	r3, #0
 800df78:	d00e      	beq.n	800df98 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800df7a:	205c      	movs	r0, #92	@ 0x5c
 800df7c:	f001 fd16 	bl	800f9ac <pvPortMalloc>
 800df80:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800df82:	69fb      	ldr	r3, [r7, #28]
 800df84:	2b00      	cmp	r3, #0
 800df86:	d003      	beq.n	800df90 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800df88:	69fb      	ldr	r3, [r7, #28]
 800df8a:	697a      	ldr	r2, [r7, #20]
 800df8c:	631a      	str	r2, [r3, #48]	@ 0x30
 800df8e:	e005      	b.n	800df9c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800df90:	6978      	ldr	r0, [r7, #20]
 800df92:	f001 fdd9 	bl	800fb48 <vPortFree>
 800df96:	e001      	b.n	800df9c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800df98:	2300      	movs	r3, #0
 800df9a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800df9c:	69fb      	ldr	r3, [r7, #28]
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d017      	beq.n	800dfd2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800dfa2:	69fb      	ldr	r3, [r7, #28]
 800dfa4:	2200      	movs	r2, #0
 800dfa6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800dfaa:	88fa      	ldrh	r2, [r7, #6]
 800dfac:	2300      	movs	r3, #0
 800dfae:	9303      	str	r3, [sp, #12]
 800dfb0:	69fb      	ldr	r3, [r7, #28]
 800dfb2:	9302      	str	r3, [sp, #8]
 800dfb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfb6:	9301      	str	r3, [sp, #4]
 800dfb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfba:	9300      	str	r3, [sp, #0]
 800dfbc:	683b      	ldr	r3, [r7, #0]
 800dfbe:	68b9      	ldr	r1, [r7, #8]
 800dfc0:	68f8      	ldr	r0, [r7, #12]
 800dfc2:	f000 f80e 	bl	800dfe2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800dfc6:	69f8      	ldr	r0, [r7, #28]
 800dfc8:	f000 f89c 	bl	800e104 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800dfcc:	2301      	movs	r3, #1
 800dfce:	61bb      	str	r3, [r7, #24]
 800dfd0:	e002      	b.n	800dfd8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800dfd2:	f04f 33ff 	mov.w	r3, #4294967295
 800dfd6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800dfd8:	69bb      	ldr	r3, [r7, #24]
	}
 800dfda:	4618      	mov	r0, r3
 800dfdc:	3720      	adds	r7, #32
 800dfde:	46bd      	mov	sp, r7
 800dfe0:	bd80      	pop	{r7, pc}

0800dfe2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800dfe2:	b580      	push	{r7, lr}
 800dfe4:	b088      	sub	sp, #32
 800dfe6:	af00      	add	r7, sp, #0
 800dfe8:	60f8      	str	r0, [r7, #12]
 800dfea:	60b9      	str	r1, [r7, #8]
 800dfec:	607a      	str	r2, [r7, #4]
 800dfee:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800dff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dff2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	009b      	lsls	r3, r3, #2
 800dff8:	461a      	mov	r2, r3
 800dffa:	21a5      	movs	r1, #165	@ 0xa5
 800dffc:	f004 ffc9 	bl	8012f92 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800e000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e002:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e004:	6879      	ldr	r1, [r7, #4]
 800e006:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800e00a:	440b      	add	r3, r1
 800e00c:	009b      	lsls	r3, r3, #2
 800e00e:	4413      	add	r3, r2
 800e010:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800e012:	69bb      	ldr	r3, [r7, #24]
 800e014:	f023 0307 	bic.w	r3, r3, #7
 800e018:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e01a:	69bb      	ldr	r3, [r7, #24]
 800e01c:	f003 0307 	and.w	r3, r3, #7
 800e020:	2b00      	cmp	r3, #0
 800e022:	d00b      	beq.n	800e03c <prvInitialiseNewTask+0x5a>
	__asm volatile
 800e024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e028:	f383 8811 	msr	BASEPRI, r3
 800e02c:	f3bf 8f6f 	isb	sy
 800e030:	f3bf 8f4f 	dsb	sy
 800e034:	617b      	str	r3, [r7, #20]
}
 800e036:	bf00      	nop
 800e038:	bf00      	nop
 800e03a:	e7fd      	b.n	800e038 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800e03c:	68bb      	ldr	r3, [r7, #8]
 800e03e:	2b00      	cmp	r3, #0
 800e040:	d01f      	beq.n	800e082 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e042:	2300      	movs	r3, #0
 800e044:	61fb      	str	r3, [r7, #28]
 800e046:	e012      	b.n	800e06e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e048:	68ba      	ldr	r2, [r7, #8]
 800e04a:	69fb      	ldr	r3, [r7, #28]
 800e04c:	4413      	add	r3, r2
 800e04e:	7819      	ldrb	r1, [r3, #0]
 800e050:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e052:	69fb      	ldr	r3, [r7, #28]
 800e054:	4413      	add	r3, r2
 800e056:	3334      	adds	r3, #52	@ 0x34
 800e058:	460a      	mov	r2, r1
 800e05a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e05c:	68ba      	ldr	r2, [r7, #8]
 800e05e:	69fb      	ldr	r3, [r7, #28]
 800e060:	4413      	add	r3, r2
 800e062:	781b      	ldrb	r3, [r3, #0]
 800e064:	2b00      	cmp	r3, #0
 800e066:	d006      	beq.n	800e076 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e068:	69fb      	ldr	r3, [r7, #28]
 800e06a:	3301      	adds	r3, #1
 800e06c:	61fb      	str	r3, [r7, #28]
 800e06e:	69fb      	ldr	r3, [r7, #28]
 800e070:	2b0f      	cmp	r3, #15
 800e072:	d9e9      	bls.n	800e048 <prvInitialiseNewTask+0x66>
 800e074:	e000      	b.n	800e078 <prvInitialiseNewTask+0x96>
			{
				break;
 800e076:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e07a:	2200      	movs	r2, #0
 800e07c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800e080:	e003      	b.n	800e08a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e084:	2200      	movs	r2, #0
 800e086:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e08a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e08c:	2b37      	cmp	r3, #55	@ 0x37
 800e08e:	d901      	bls.n	800e094 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e090:	2337      	movs	r3, #55	@ 0x37
 800e092:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e096:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e098:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e09a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e09c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e09e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800e0a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0a2:	2200      	movs	r2, #0
 800e0a4:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e0a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0a8:	3304      	adds	r3, #4
 800e0aa:	4618      	mov	r0, r3
 800e0ac:	f7ff f966 	bl	800d37c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e0b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0b2:	3318      	adds	r3, #24
 800e0b4:	4618      	mov	r0, r3
 800e0b6:	f7ff f961 	bl	800d37c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e0ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e0be:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e0c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0c2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e0c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0c8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e0ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e0ce:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e0d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0d2:	2200      	movs	r2, #0
 800e0d4:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e0d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0d8:	2200      	movs	r2, #0
 800e0da:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e0de:	683a      	ldr	r2, [r7, #0]
 800e0e0:	68f9      	ldr	r1, [r7, #12]
 800e0e2:	69b8      	ldr	r0, [r7, #24]
 800e0e4:	f001 fa10 	bl	800f508 <pxPortInitialiseStack>
 800e0e8:	4602      	mov	r2, r0
 800e0ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0ec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e0ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d002      	beq.n	800e0fa <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e0f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e0f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e0fa:	bf00      	nop
 800e0fc:	3720      	adds	r7, #32
 800e0fe:	46bd      	mov	sp, r7
 800e100:	bd80      	pop	{r7, pc}
	...

0800e104 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e104:	b580      	push	{r7, lr}
 800e106:	b082      	sub	sp, #8
 800e108:	af00      	add	r7, sp, #0
 800e10a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e10c:	f001 fb2c 	bl	800f768 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e110:	4b2d      	ldr	r3, [pc, #180]	@ (800e1c8 <prvAddNewTaskToReadyList+0xc4>)
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	3301      	adds	r3, #1
 800e116:	4a2c      	ldr	r2, [pc, #176]	@ (800e1c8 <prvAddNewTaskToReadyList+0xc4>)
 800e118:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e11a:	4b2c      	ldr	r3, [pc, #176]	@ (800e1cc <prvAddNewTaskToReadyList+0xc8>)
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d109      	bne.n	800e136 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e122:	4a2a      	ldr	r2, [pc, #168]	@ (800e1cc <prvAddNewTaskToReadyList+0xc8>)
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e128:	4b27      	ldr	r3, [pc, #156]	@ (800e1c8 <prvAddNewTaskToReadyList+0xc4>)
 800e12a:	681b      	ldr	r3, [r3, #0]
 800e12c:	2b01      	cmp	r3, #1
 800e12e:	d110      	bne.n	800e152 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e130:	f000 fcb8 	bl	800eaa4 <prvInitialiseTaskLists>
 800e134:	e00d      	b.n	800e152 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e136:	4b26      	ldr	r3, [pc, #152]	@ (800e1d0 <prvAddNewTaskToReadyList+0xcc>)
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	d109      	bne.n	800e152 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e13e:	4b23      	ldr	r3, [pc, #140]	@ (800e1cc <prvAddNewTaskToReadyList+0xc8>)
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e148:	429a      	cmp	r2, r3
 800e14a:	d802      	bhi.n	800e152 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e14c:	4a1f      	ldr	r2, [pc, #124]	@ (800e1cc <prvAddNewTaskToReadyList+0xc8>)
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e152:	4b20      	ldr	r3, [pc, #128]	@ (800e1d4 <prvAddNewTaskToReadyList+0xd0>)
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	3301      	adds	r3, #1
 800e158:	4a1e      	ldr	r2, [pc, #120]	@ (800e1d4 <prvAddNewTaskToReadyList+0xd0>)
 800e15a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800e15c:	4b1d      	ldr	r3, [pc, #116]	@ (800e1d4 <prvAddNewTaskToReadyList+0xd0>)
 800e15e:	681a      	ldr	r2, [r3, #0]
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e168:	4b1b      	ldr	r3, [pc, #108]	@ (800e1d8 <prvAddNewTaskToReadyList+0xd4>)
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	429a      	cmp	r2, r3
 800e16e:	d903      	bls.n	800e178 <prvAddNewTaskToReadyList+0x74>
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e174:	4a18      	ldr	r2, [pc, #96]	@ (800e1d8 <prvAddNewTaskToReadyList+0xd4>)
 800e176:	6013      	str	r3, [r2, #0]
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e17c:	4613      	mov	r3, r2
 800e17e:	009b      	lsls	r3, r3, #2
 800e180:	4413      	add	r3, r2
 800e182:	009b      	lsls	r3, r3, #2
 800e184:	4a15      	ldr	r2, [pc, #84]	@ (800e1dc <prvAddNewTaskToReadyList+0xd8>)
 800e186:	441a      	add	r2, r3
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	3304      	adds	r3, #4
 800e18c:	4619      	mov	r1, r3
 800e18e:	4610      	mov	r0, r2
 800e190:	f7ff f901 	bl	800d396 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e194:	f001 fb1a 	bl	800f7cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e198:	4b0d      	ldr	r3, [pc, #52]	@ (800e1d0 <prvAddNewTaskToReadyList+0xcc>)
 800e19a:	681b      	ldr	r3, [r3, #0]
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d00e      	beq.n	800e1be <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e1a0:	4b0a      	ldr	r3, [pc, #40]	@ (800e1cc <prvAddNewTaskToReadyList+0xc8>)
 800e1a2:	681b      	ldr	r3, [r3, #0]
 800e1a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1aa:	429a      	cmp	r2, r3
 800e1ac:	d207      	bcs.n	800e1be <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e1ae:	4b0c      	ldr	r3, [pc, #48]	@ (800e1e0 <prvAddNewTaskToReadyList+0xdc>)
 800e1b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e1b4:	601a      	str	r2, [r3, #0]
 800e1b6:	f3bf 8f4f 	dsb	sy
 800e1ba:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e1be:	bf00      	nop
 800e1c0:	3708      	adds	r7, #8
 800e1c2:	46bd      	mov	sp, r7
 800e1c4:	bd80      	pop	{r7, pc}
 800e1c6:	bf00      	nop
 800e1c8:	240011a4 	.word	0x240011a4
 800e1cc:	24000cd0 	.word	0x24000cd0
 800e1d0:	240011b0 	.word	0x240011b0
 800e1d4:	240011c0 	.word	0x240011c0
 800e1d8:	240011ac 	.word	0x240011ac
 800e1dc:	24000cd4 	.word	0x24000cd4
 800e1e0:	e000ed04 	.word	0xe000ed04

0800e1e4 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800e1e4:	b580      	push	{r7, lr}
 800e1e6:	b084      	sub	sp, #16
 800e1e8:	af00      	add	r7, sp, #0
 800e1ea:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800e1ec:	f001 fabc 	bl	800f768 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	d102      	bne.n	800e1fc <vTaskDelete+0x18>
 800e1f6:	4b2d      	ldr	r3, [pc, #180]	@ (800e2ac <vTaskDelete+0xc8>)
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	e000      	b.n	800e1fe <vTaskDelete+0x1a>
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	3304      	adds	r3, #4
 800e204:	4618      	mov	r0, r3
 800e206:	f7ff f923 	bl	800d450 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d004      	beq.n	800e21c <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	3318      	adds	r3, #24
 800e216:	4618      	mov	r0, r3
 800e218:	f7ff f91a 	bl	800d450 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800e21c:	4b24      	ldr	r3, [pc, #144]	@ (800e2b0 <vTaskDelete+0xcc>)
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	3301      	adds	r3, #1
 800e222:	4a23      	ldr	r2, [pc, #140]	@ (800e2b0 <vTaskDelete+0xcc>)
 800e224:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800e226:	4b21      	ldr	r3, [pc, #132]	@ (800e2ac <vTaskDelete+0xc8>)
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	68fa      	ldr	r2, [r7, #12]
 800e22c:	429a      	cmp	r2, r3
 800e22e:	d10b      	bne.n	800e248 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	3304      	adds	r3, #4
 800e234:	4619      	mov	r1, r3
 800e236:	481f      	ldr	r0, [pc, #124]	@ (800e2b4 <vTaskDelete+0xd0>)
 800e238:	f7ff f8ad 	bl	800d396 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800e23c:	4b1e      	ldr	r3, [pc, #120]	@ (800e2b8 <vTaskDelete+0xd4>)
 800e23e:	681b      	ldr	r3, [r3, #0]
 800e240:	3301      	adds	r3, #1
 800e242:	4a1d      	ldr	r2, [pc, #116]	@ (800e2b8 <vTaskDelete+0xd4>)
 800e244:	6013      	str	r3, [r2, #0]
 800e246:	e009      	b.n	800e25c <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800e248:	4b1c      	ldr	r3, [pc, #112]	@ (800e2bc <vTaskDelete+0xd8>)
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	3b01      	subs	r3, #1
 800e24e:	4a1b      	ldr	r2, [pc, #108]	@ (800e2bc <vTaskDelete+0xd8>)
 800e250:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800e252:	68f8      	ldr	r0, [r7, #12]
 800e254:	f000 fccc 	bl	800ebf0 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800e258:	f000 fcfa 	bl	800ec50 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800e25c:	f001 fab6 	bl	800f7cc <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800e260:	4b17      	ldr	r3, [pc, #92]	@ (800e2c0 <vTaskDelete+0xdc>)
 800e262:	681b      	ldr	r3, [r3, #0]
 800e264:	2b00      	cmp	r3, #0
 800e266:	d01c      	beq.n	800e2a2 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 800e268:	4b10      	ldr	r3, [pc, #64]	@ (800e2ac <vTaskDelete+0xc8>)
 800e26a:	681b      	ldr	r3, [r3, #0]
 800e26c:	68fa      	ldr	r2, [r7, #12]
 800e26e:	429a      	cmp	r2, r3
 800e270:	d117      	bne.n	800e2a2 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800e272:	4b14      	ldr	r3, [pc, #80]	@ (800e2c4 <vTaskDelete+0xe0>)
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	2b00      	cmp	r3, #0
 800e278:	d00b      	beq.n	800e292 <vTaskDelete+0xae>
	__asm volatile
 800e27a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e27e:	f383 8811 	msr	BASEPRI, r3
 800e282:	f3bf 8f6f 	isb	sy
 800e286:	f3bf 8f4f 	dsb	sy
 800e28a:	60bb      	str	r3, [r7, #8]
}
 800e28c:	bf00      	nop
 800e28e:	bf00      	nop
 800e290:	e7fd      	b.n	800e28e <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 800e292:	4b0d      	ldr	r3, [pc, #52]	@ (800e2c8 <vTaskDelete+0xe4>)
 800e294:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e298:	601a      	str	r2, [r3, #0]
 800e29a:	f3bf 8f4f 	dsb	sy
 800e29e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800e2a2:	bf00      	nop
 800e2a4:	3710      	adds	r7, #16
 800e2a6:	46bd      	mov	sp, r7
 800e2a8:	bd80      	pop	{r7, pc}
 800e2aa:	bf00      	nop
 800e2ac:	24000cd0 	.word	0x24000cd0
 800e2b0:	240011c0 	.word	0x240011c0
 800e2b4:	24001178 	.word	0x24001178
 800e2b8:	2400118c 	.word	0x2400118c
 800e2bc:	240011a4 	.word	0x240011a4
 800e2c0:	240011b0 	.word	0x240011b0
 800e2c4:	240011cc 	.word	0x240011cc
 800e2c8:	e000ed04 	.word	0xe000ed04

0800e2cc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e2cc:	b580      	push	{r7, lr}
 800e2ce:	b084      	sub	sp, #16
 800e2d0:	af00      	add	r7, sp, #0
 800e2d2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e2d4:	2300      	movs	r3, #0
 800e2d6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	d018      	beq.n	800e310 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e2de:	4b14      	ldr	r3, [pc, #80]	@ (800e330 <vTaskDelay+0x64>)
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d00b      	beq.n	800e2fe <vTaskDelay+0x32>
	__asm volatile
 800e2e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2ea:	f383 8811 	msr	BASEPRI, r3
 800e2ee:	f3bf 8f6f 	isb	sy
 800e2f2:	f3bf 8f4f 	dsb	sy
 800e2f6:	60bb      	str	r3, [r7, #8]
}
 800e2f8:	bf00      	nop
 800e2fa:	bf00      	nop
 800e2fc:	e7fd      	b.n	800e2fa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800e2fe:	f000 f883 	bl	800e408 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e302:	2100      	movs	r1, #0
 800e304:	6878      	ldr	r0, [r7, #4]
 800e306:	f000 fd51 	bl	800edac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e30a:	f000 f88b 	bl	800e424 <xTaskResumeAll>
 800e30e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	2b00      	cmp	r3, #0
 800e314:	d107      	bne.n	800e326 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800e316:	4b07      	ldr	r3, [pc, #28]	@ (800e334 <vTaskDelay+0x68>)
 800e318:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e31c:	601a      	str	r2, [r3, #0]
 800e31e:	f3bf 8f4f 	dsb	sy
 800e322:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e326:	bf00      	nop
 800e328:	3710      	adds	r7, #16
 800e32a:	46bd      	mov	sp, r7
 800e32c:	bd80      	pop	{r7, pc}
 800e32e:	bf00      	nop
 800e330:	240011cc 	.word	0x240011cc
 800e334:	e000ed04 	.word	0xe000ed04

0800e338 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e338:	b580      	push	{r7, lr}
 800e33a:	b08a      	sub	sp, #40	@ 0x28
 800e33c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e33e:	2300      	movs	r3, #0
 800e340:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e342:	2300      	movs	r3, #0
 800e344:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e346:	463a      	mov	r2, r7
 800e348:	1d39      	adds	r1, r7, #4
 800e34a:	f107 0308 	add.w	r3, r7, #8
 800e34e:	4618      	mov	r0, r3
 800e350:	f7fe ffc0 	bl	800d2d4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e354:	6839      	ldr	r1, [r7, #0]
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	68ba      	ldr	r2, [r7, #8]
 800e35a:	9202      	str	r2, [sp, #8]
 800e35c:	9301      	str	r3, [sp, #4]
 800e35e:	2300      	movs	r3, #0
 800e360:	9300      	str	r3, [sp, #0]
 800e362:	2300      	movs	r3, #0
 800e364:	460a      	mov	r2, r1
 800e366:	4922      	ldr	r1, [pc, #136]	@ (800e3f0 <vTaskStartScheduler+0xb8>)
 800e368:	4822      	ldr	r0, [pc, #136]	@ (800e3f4 <vTaskStartScheduler+0xbc>)
 800e36a:	f7ff fd95 	bl	800de98 <xTaskCreateStatic>
 800e36e:	4603      	mov	r3, r0
 800e370:	4a21      	ldr	r2, [pc, #132]	@ (800e3f8 <vTaskStartScheduler+0xc0>)
 800e372:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e374:	4b20      	ldr	r3, [pc, #128]	@ (800e3f8 <vTaskStartScheduler+0xc0>)
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d002      	beq.n	800e382 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e37c:	2301      	movs	r3, #1
 800e37e:	617b      	str	r3, [r7, #20]
 800e380:	e001      	b.n	800e386 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e382:	2300      	movs	r3, #0
 800e384:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800e386:	697b      	ldr	r3, [r7, #20]
 800e388:	2b01      	cmp	r3, #1
 800e38a:	d102      	bne.n	800e392 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800e38c:	f000 fd62 	bl	800ee54 <xTimerCreateTimerTask>
 800e390:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e392:	697b      	ldr	r3, [r7, #20]
 800e394:	2b01      	cmp	r3, #1
 800e396:	d116      	bne.n	800e3c6 <vTaskStartScheduler+0x8e>
	__asm volatile
 800e398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e39c:	f383 8811 	msr	BASEPRI, r3
 800e3a0:	f3bf 8f6f 	isb	sy
 800e3a4:	f3bf 8f4f 	dsb	sy
 800e3a8:	613b      	str	r3, [r7, #16]
}
 800e3aa:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e3ac:	4b13      	ldr	r3, [pc, #76]	@ (800e3fc <vTaskStartScheduler+0xc4>)
 800e3ae:	f04f 32ff 	mov.w	r2, #4294967295
 800e3b2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e3b4:	4b12      	ldr	r3, [pc, #72]	@ (800e400 <vTaskStartScheduler+0xc8>)
 800e3b6:	2201      	movs	r2, #1
 800e3b8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e3ba:	4b12      	ldr	r3, [pc, #72]	@ (800e404 <vTaskStartScheduler+0xcc>)
 800e3bc:	2200      	movs	r2, #0
 800e3be:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e3c0:	f001 f92e 	bl	800f620 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e3c4:	e00f      	b.n	800e3e6 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e3c6:	697b      	ldr	r3, [r7, #20]
 800e3c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3cc:	d10b      	bne.n	800e3e6 <vTaskStartScheduler+0xae>
	__asm volatile
 800e3ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e3d2:	f383 8811 	msr	BASEPRI, r3
 800e3d6:	f3bf 8f6f 	isb	sy
 800e3da:	f3bf 8f4f 	dsb	sy
 800e3de:	60fb      	str	r3, [r7, #12]
}
 800e3e0:	bf00      	nop
 800e3e2:	bf00      	nop
 800e3e4:	e7fd      	b.n	800e3e2 <vTaskStartScheduler+0xaa>
}
 800e3e6:	bf00      	nop
 800e3e8:	3718      	adds	r7, #24
 800e3ea:	46bd      	mov	sp, r7
 800e3ec:	bd80      	pop	{r7, pc}
 800e3ee:	bf00      	nop
 800e3f0:	0801559c 	.word	0x0801559c
 800e3f4:	0800ea75 	.word	0x0800ea75
 800e3f8:	240011c8 	.word	0x240011c8
 800e3fc:	240011c4 	.word	0x240011c4
 800e400:	240011b0 	.word	0x240011b0
 800e404:	240011a8 	.word	0x240011a8

0800e408 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e408:	b480      	push	{r7}
 800e40a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e40c:	4b04      	ldr	r3, [pc, #16]	@ (800e420 <vTaskSuspendAll+0x18>)
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	3301      	adds	r3, #1
 800e412:	4a03      	ldr	r2, [pc, #12]	@ (800e420 <vTaskSuspendAll+0x18>)
 800e414:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800e416:	bf00      	nop
 800e418:	46bd      	mov	sp, r7
 800e41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e41e:	4770      	bx	lr
 800e420:	240011cc 	.word	0x240011cc

0800e424 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e424:	b580      	push	{r7, lr}
 800e426:	b084      	sub	sp, #16
 800e428:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e42a:	2300      	movs	r3, #0
 800e42c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e42e:	2300      	movs	r3, #0
 800e430:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e432:	4b42      	ldr	r3, [pc, #264]	@ (800e53c <xTaskResumeAll+0x118>)
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	2b00      	cmp	r3, #0
 800e438:	d10b      	bne.n	800e452 <xTaskResumeAll+0x2e>
	__asm volatile
 800e43a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e43e:	f383 8811 	msr	BASEPRI, r3
 800e442:	f3bf 8f6f 	isb	sy
 800e446:	f3bf 8f4f 	dsb	sy
 800e44a:	603b      	str	r3, [r7, #0]
}
 800e44c:	bf00      	nop
 800e44e:	bf00      	nop
 800e450:	e7fd      	b.n	800e44e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e452:	f001 f989 	bl	800f768 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e456:	4b39      	ldr	r3, [pc, #228]	@ (800e53c <xTaskResumeAll+0x118>)
 800e458:	681b      	ldr	r3, [r3, #0]
 800e45a:	3b01      	subs	r3, #1
 800e45c:	4a37      	ldr	r2, [pc, #220]	@ (800e53c <xTaskResumeAll+0x118>)
 800e45e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e460:	4b36      	ldr	r3, [pc, #216]	@ (800e53c <xTaskResumeAll+0x118>)
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	2b00      	cmp	r3, #0
 800e466:	d162      	bne.n	800e52e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e468:	4b35      	ldr	r3, [pc, #212]	@ (800e540 <xTaskResumeAll+0x11c>)
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d05e      	beq.n	800e52e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e470:	e02f      	b.n	800e4d2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e472:	4b34      	ldr	r3, [pc, #208]	@ (800e544 <xTaskResumeAll+0x120>)
 800e474:	68db      	ldr	r3, [r3, #12]
 800e476:	68db      	ldr	r3, [r3, #12]
 800e478:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	3318      	adds	r3, #24
 800e47e:	4618      	mov	r0, r3
 800e480:	f7fe ffe6 	bl	800d450 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	3304      	adds	r3, #4
 800e488:	4618      	mov	r0, r3
 800e48a:	f7fe ffe1 	bl	800d450 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e492:	4b2d      	ldr	r3, [pc, #180]	@ (800e548 <xTaskResumeAll+0x124>)
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	429a      	cmp	r2, r3
 800e498:	d903      	bls.n	800e4a2 <xTaskResumeAll+0x7e>
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e49e:	4a2a      	ldr	r2, [pc, #168]	@ (800e548 <xTaskResumeAll+0x124>)
 800e4a0:	6013      	str	r3, [r2, #0]
 800e4a2:	68fb      	ldr	r3, [r7, #12]
 800e4a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e4a6:	4613      	mov	r3, r2
 800e4a8:	009b      	lsls	r3, r3, #2
 800e4aa:	4413      	add	r3, r2
 800e4ac:	009b      	lsls	r3, r3, #2
 800e4ae:	4a27      	ldr	r2, [pc, #156]	@ (800e54c <xTaskResumeAll+0x128>)
 800e4b0:	441a      	add	r2, r3
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	3304      	adds	r3, #4
 800e4b6:	4619      	mov	r1, r3
 800e4b8:	4610      	mov	r0, r2
 800e4ba:	f7fe ff6c 	bl	800d396 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e4c2:	4b23      	ldr	r3, [pc, #140]	@ (800e550 <xTaskResumeAll+0x12c>)
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4c8:	429a      	cmp	r2, r3
 800e4ca:	d302      	bcc.n	800e4d2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800e4cc:	4b21      	ldr	r3, [pc, #132]	@ (800e554 <xTaskResumeAll+0x130>)
 800e4ce:	2201      	movs	r2, #1
 800e4d0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e4d2:	4b1c      	ldr	r3, [pc, #112]	@ (800e544 <xTaskResumeAll+0x120>)
 800e4d4:	681b      	ldr	r3, [r3, #0]
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d1cb      	bne.n	800e472 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d001      	beq.n	800e4e4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e4e0:	f000 fbb6 	bl	800ec50 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e4e4:	4b1c      	ldr	r3, [pc, #112]	@ (800e558 <xTaskResumeAll+0x134>)
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d010      	beq.n	800e512 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e4f0:	f000 f86c 	bl	800e5cc <xTaskIncrementTick>
 800e4f4:	4603      	mov	r3, r0
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d002      	beq.n	800e500 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800e4fa:	4b16      	ldr	r3, [pc, #88]	@ (800e554 <xTaskResumeAll+0x130>)
 800e4fc:	2201      	movs	r2, #1
 800e4fe:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	3b01      	subs	r3, #1
 800e504:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d1f1      	bne.n	800e4f0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800e50c:	4b12      	ldr	r3, [pc, #72]	@ (800e558 <xTaskResumeAll+0x134>)
 800e50e:	2200      	movs	r2, #0
 800e510:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e512:	4b10      	ldr	r3, [pc, #64]	@ (800e554 <xTaskResumeAll+0x130>)
 800e514:	681b      	ldr	r3, [r3, #0]
 800e516:	2b00      	cmp	r3, #0
 800e518:	d009      	beq.n	800e52e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e51a:	2301      	movs	r3, #1
 800e51c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e51e:	4b0f      	ldr	r3, [pc, #60]	@ (800e55c <xTaskResumeAll+0x138>)
 800e520:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e524:	601a      	str	r2, [r3, #0]
 800e526:	f3bf 8f4f 	dsb	sy
 800e52a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e52e:	f001 f94d 	bl	800f7cc <vPortExitCritical>

	return xAlreadyYielded;
 800e532:	68bb      	ldr	r3, [r7, #8]
}
 800e534:	4618      	mov	r0, r3
 800e536:	3710      	adds	r7, #16
 800e538:	46bd      	mov	sp, r7
 800e53a:	bd80      	pop	{r7, pc}
 800e53c:	240011cc 	.word	0x240011cc
 800e540:	240011a4 	.word	0x240011a4
 800e544:	24001164 	.word	0x24001164
 800e548:	240011ac 	.word	0x240011ac
 800e54c:	24000cd4 	.word	0x24000cd4
 800e550:	24000cd0 	.word	0x24000cd0
 800e554:	240011b8 	.word	0x240011b8
 800e558:	240011b4 	.word	0x240011b4
 800e55c:	e000ed04 	.word	0xe000ed04

0800e560 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e560:	b480      	push	{r7}
 800e562:	b083      	sub	sp, #12
 800e564:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e566:	4b05      	ldr	r3, [pc, #20]	@ (800e57c <xTaskGetTickCount+0x1c>)
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e56c:	687b      	ldr	r3, [r7, #4]
}
 800e56e:	4618      	mov	r0, r3
 800e570:	370c      	adds	r7, #12
 800e572:	46bd      	mov	sp, r7
 800e574:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e578:	4770      	bx	lr
 800e57a:	bf00      	nop
 800e57c:	240011a8 	.word	0x240011a8

0800e580 <pcTaskGetName>:
	return uxCurrentNumberOfTasks;
}
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 800e580:	b480      	push	{r7}
 800e582:	b085      	sub	sp, #20
 800e584:	af00      	add	r7, sp, #0
 800e586:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d102      	bne.n	800e594 <pcTaskGetName+0x14>
 800e58e:	4b0e      	ldr	r3, [pc, #56]	@ (800e5c8 <pcTaskGetName+0x48>)
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	e000      	b.n	800e596 <pcTaskGetName+0x16>
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	60fb      	str	r3, [r7, #12]
	configASSERT( pxTCB );
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	d10b      	bne.n	800e5b6 <pcTaskGetName+0x36>
	__asm volatile
 800e59e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5a2:	f383 8811 	msr	BASEPRI, r3
 800e5a6:	f3bf 8f6f 	isb	sy
 800e5aa:	f3bf 8f4f 	dsb	sy
 800e5ae:	60bb      	str	r3, [r7, #8]
}
 800e5b0:	bf00      	nop
 800e5b2:	bf00      	nop
 800e5b4:	e7fd      	b.n	800e5b2 <pcTaskGetName+0x32>
	return &( pxTCB->pcTaskName[ 0 ] );
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	3334      	adds	r3, #52	@ 0x34
}
 800e5ba:	4618      	mov	r0, r3
 800e5bc:	3714      	adds	r7, #20
 800e5be:	46bd      	mov	sp, r7
 800e5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5c4:	4770      	bx	lr
 800e5c6:	bf00      	nop
 800e5c8:	24000cd0 	.word	0x24000cd0

0800e5cc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e5cc:	b580      	push	{r7, lr}
 800e5ce:	b086      	sub	sp, #24
 800e5d0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e5d2:	2300      	movs	r3, #0
 800e5d4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e5d6:	4b4f      	ldr	r3, [pc, #316]	@ (800e714 <xTaskIncrementTick+0x148>)
 800e5d8:	681b      	ldr	r3, [r3, #0]
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	f040 8090 	bne.w	800e700 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e5e0:	4b4d      	ldr	r3, [pc, #308]	@ (800e718 <xTaskIncrementTick+0x14c>)
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	3301      	adds	r3, #1
 800e5e6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e5e8:	4a4b      	ldr	r2, [pc, #300]	@ (800e718 <xTaskIncrementTick+0x14c>)
 800e5ea:	693b      	ldr	r3, [r7, #16]
 800e5ec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e5ee:	693b      	ldr	r3, [r7, #16]
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	d121      	bne.n	800e638 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800e5f4:	4b49      	ldr	r3, [pc, #292]	@ (800e71c <xTaskIncrementTick+0x150>)
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d00b      	beq.n	800e616 <xTaskIncrementTick+0x4a>
	__asm volatile
 800e5fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e602:	f383 8811 	msr	BASEPRI, r3
 800e606:	f3bf 8f6f 	isb	sy
 800e60a:	f3bf 8f4f 	dsb	sy
 800e60e:	603b      	str	r3, [r7, #0]
}
 800e610:	bf00      	nop
 800e612:	bf00      	nop
 800e614:	e7fd      	b.n	800e612 <xTaskIncrementTick+0x46>
 800e616:	4b41      	ldr	r3, [pc, #260]	@ (800e71c <xTaskIncrementTick+0x150>)
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	60fb      	str	r3, [r7, #12]
 800e61c:	4b40      	ldr	r3, [pc, #256]	@ (800e720 <xTaskIncrementTick+0x154>)
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	4a3e      	ldr	r2, [pc, #248]	@ (800e71c <xTaskIncrementTick+0x150>)
 800e622:	6013      	str	r3, [r2, #0]
 800e624:	4a3e      	ldr	r2, [pc, #248]	@ (800e720 <xTaskIncrementTick+0x154>)
 800e626:	68fb      	ldr	r3, [r7, #12]
 800e628:	6013      	str	r3, [r2, #0]
 800e62a:	4b3e      	ldr	r3, [pc, #248]	@ (800e724 <xTaskIncrementTick+0x158>)
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	3301      	adds	r3, #1
 800e630:	4a3c      	ldr	r2, [pc, #240]	@ (800e724 <xTaskIncrementTick+0x158>)
 800e632:	6013      	str	r3, [r2, #0]
 800e634:	f000 fb0c 	bl	800ec50 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e638:	4b3b      	ldr	r3, [pc, #236]	@ (800e728 <xTaskIncrementTick+0x15c>)
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	693a      	ldr	r2, [r7, #16]
 800e63e:	429a      	cmp	r2, r3
 800e640:	d349      	bcc.n	800e6d6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e642:	4b36      	ldr	r3, [pc, #216]	@ (800e71c <xTaskIncrementTick+0x150>)
 800e644:	681b      	ldr	r3, [r3, #0]
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	2b00      	cmp	r3, #0
 800e64a:	d104      	bne.n	800e656 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e64c:	4b36      	ldr	r3, [pc, #216]	@ (800e728 <xTaskIncrementTick+0x15c>)
 800e64e:	f04f 32ff 	mov.w	r2, #4294967295
 800e652:	601a      	str	r2, [r3, #0]
					break;
 800e654:	e03f      	b.n	800e6d6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e656:	4b31      	ldr	r3, [pc, #196]	@ (800e71c <xTaskIncrementTick+0x150>)
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	68db      	ldr	r3, [r3, #12]
 800e65c:	68db      	ldr	r3, [r3, #12]
 800e65e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e660:	68bb      	ldr	r3, [r7, #8]
 800e662:	685b      	ldr	r3, [r3, #4]
 800e664:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e666:	693a      	ldr	r2, [r7, #16]
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	429a      	cmp	r2, r3
 800e66c:	d203      	bcs.n	800e676 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e66e:	4a2e      	ldr	r2, [pc, #184]	@ (800e728 <xTaskIncrementTick+0x15c>)
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e674:	e02f      	b.n	800e6d6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e676:	68bb      	ldr	r3, [r7, #8]
 800e678:	3304      	adds	r3, #4
 800e67a:	4618      	mov	r0, r3
 800e67c:	f7fe fee8 	bl	800d450 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e680:	68bb      	ldr	r3, [r7, #8]
 800e682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e684:	2b00      	cmp	r3, #0
 800e686:	d004      	beq.n	800e692 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e688:	68bb      	ldr	r3, [r7, #8]
 800e68a:	3318      	adds	r3, #24
 800e68c:	4618      	mov	r0, r3
 800e68e:	f7fe fedf 	bl	800d450 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e692:	68bb      	ldr	r3, [r7, #8]
 800e694:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e696:	4b25      	ldr	r3, [pc, #148]	@ (800e72c <xTaskIncrementTick+0x160>)
 800e698:	681b      	ldr	r3, [r3, #0]
 800e69a:	429a      	cmp	r2, r3
 800e69c:	d903      	bls.n	800e6a6 <xTaskIncrementTick+0xda>
 800e69e:	68bb      	ldr	r3, [r7, #8]
 800e6a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6a2:	4a22      	ldr	r2, [pc, #136]	@ (800e72c <xTaskIncrementTick+0x160>)
 800e6a4:	6013      	str	r3, [r2, #0]
 800e6a6:	68bb      	ldr	r3, [r7, #8]
 800e6a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e6aa:	4613      	mov	r3, r2
 800e6ac:	009b      	lsls	r3, r3, #2
 800e6ae:	4413      	add	r3, r2
 800e6b0:	009b      	lsls	r3, r3, #2
 800e6b2:	4a1f      	ldr	r2, [pc, #124]	@ (800e730 <xTaskIncrementTick+0x164>)
 800e6b4:	441a      	add	r2, r3
 800e6b6:	68bb      	ldr	r3, [r7, #8]
 800e6b8:	3304      	adds	r3, #4
 800e6ba:	4619      	mov	r1, r3
 800e6bc:	4610      	mov	r0, r2
 800e6be:	f7fe fe6a 	bl	800d396 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e6c2:	68bb      	ldr	r3, [r7, #8]
 800e6c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e6c6:	4b1b      	ldr	r3, [pc, #108]	@ (800e734 <xTaskIncrementTick+0x168>)
 800e6c8:	681b      	ldr	r3, [r3, #0]
 800e6ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6cc:	429a      	cmp	r2, r3
 800e6ce:	d3b8      	bcc.n	800e642 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800e6d0:	2301      	movs	r3, #1
 800e6d2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e6d4:	e7b5      	b.n	800e642 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e6d6:	4b17      	ldr	r3, [pc, #92]	@ (800e734 <xTaskIncrementTick+0x168>)
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e6dc:	4914      	ldr	r1, [pc, #80]	@ (800e730 <xTaskIncrementTick+0x164>)
 800e6de:	4613      	mov	r3, r2
 800e6e0:	009b      	lsls	r3, r3, #2
 800e6e2:	4413      	add	r3, r2
 800e6e4:	009b      	lsls	r3, r3, #2
 800e6e6:	440b      	add	r3, r1
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	2b01      	cmp	r3, #1
 800e6ec:	d901      	bls.n	800e6f2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800e6ee:	2301      	movs	r3, #1
 800e6f0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e6f2:	4b11      	ldr	r3, [pc, #68]	@ (800e738 <xTaskIncrementTick+0x16c>)
 800e6f4:	681b      	ldr	r3, [r3, #0]
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d007      	beq.n	800e70a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800e6fa:	2301      	movs	r3, #1
 800e6fc:	617b      	str	r3, [r7, #20]
 800e6fe:	e004      	b.n	800e70a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e700:	4b0e      	ldr	r3, [pc, #56]	@ (800e73c <xTaskIncrementTick+0x170>)
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	3301      	adds	r3, #1
 800e706:	4a0d      	ldr	r2, [pc, #52]	@ (800e73c <xTaskIncrementTick+0x170>)
 800e708:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e70a:	697b      	ldr	r3, [r7, #20]
}
 800e70c:	4618      	mov	r0, r3
 800e70e:	3718      	adds	r7, #24
 800e710:	46bd      	mov	sp, r7
 800e712:	bd80      	pop	{r7, pc}
 800e714:	240011cc 	.word	0x240011cc
 800e718:	240011a8 	.word	0x240011a8
 800e71c:	2400115c 	.word	0x2400115c
 800e720:	24001160 	.word	0x24001160
 800e724:	240011bc 	.word	0x240011bc
 800e728:	240011c4 	.word	0x240011c4
 800e72c:	240011ac 	.word	0x240011ac
 800e730:	24000cd4 	.word	0x24000cd4
 800e734:	24000cd0 	.word	0x24000cd0
 800e738:	240011b8 	.word	0x240011b8
 800e73c:	240011b4 	.word	0x240011b4

0800e740 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e740:	b480      	push	{r7}
 800e742:	b085      	sub	sp, #20
 800e744:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e746:	4b28      	ldr	r3, [pc, #160]	@ (800e7e8 <vTaskSwitchContext+0xa8>)
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	2b00      	cmp	r3, #0
 800e74c:	d003      	beq.n	800e756 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e74e:	4b27      	ldr	r3, [pc, #156]	@ (800e7ec <vTaskSwitchContext+0xac>)
 800e750:	2201      	movs	r2, #1
 800e752:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e754:	e042      	b.n	800e7dc <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800e756:	4b25      	ldr	r3, [pc, #148]	@ (800e7ec <vTaskSwitchContext+0xac>)
 800e758:	2200      	movs	r2, #0
 800e75a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e75c:	4b24      	ldr	r3, [pc, #144]	@ (800e7f0 <vTaskSwitchContext+0xb0>)
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	60fb      	str	r3, [r7, #12]
 800e762:	e011      	b.n	800e788 <vTaskSwitchContext+0x48>
 800e764:	68fb      	ldr	r3, [r7, #12]
 800e766:	2b00      	cmp	r3, #0
 800e768:	d10b      	bne.n	800e782 <vTaskSwitchContext+0x42>
	__asm volatile
 800e76a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e76e:	f383 8811 	msr	BASEPRI, r3
 800e772:	f3bf 8f6f 	isb	sy
 800e776:	f3bf 8f4f 	dsb	sy
 800e77a:	607b      	str	r3, [r7, #4]
}
 800e77c:	bf00      	nop
 800e77e:	bf00      	nop
 800e780:	e7fd      	b.n	800e77e <vTaskSwitchContext+0x3e>
 800e782:	68fb      	ldr	r3, [r7, #12]
 800e784:	3b01      	subs	r3, #1
 800e786:	60fb      	str	r3, [r7, #12]
 800e788:	491a      	ldr	r1, [pc, #104]	@ (800e7f4 <vTaskSwitchContext+0xb4>)
 800e78a:	68fa      	ldr	r2, [r7, #12]
 800e78c:	4613      	mov	r3, r2
 800e78e:	009b      	lsls	r3, r3, #2
 800e790:	4413      	add	r3, r2
 800e792:	009b      	lsls	r3, r3, #2
 800e794:	440b      	add	r3, r1
 800e796:	681b      	ldr	r3, [r3, #0]
 800e798:	2b00      	cmp	r3, #0
 800e79a:	d0e3      	beq.n	800e764 <vTaskSwitchContext+0x24>
 800e79c:	68fa      	ldr	r2, [r7, #12]
 800e79e:	4613      	mov	r3, r2
 800e7a0:	009b      	lsls	r3, r3, #2
 800e7a2:	4413      	add	r3, r2
 800e7a4:	009b      	lsls	r3, r3, #2
 800e7a6:	4a13      	ldr	r2, [pc, #76]	@ (800e7f4 <vTaskSwitchContext+0xb4>)
 800e7a8:	4413      	add	r3, r2
 800e7aa:	60bb      	str	r3, [r7, #8]
 800e7ac:	68bb      	ldr	r3, [r7, #8]
 800e7ae:	685b      	ldr	r3, [r3, #4]
 800e7b0:	685a      	ldr	r2, [r3, #4]
 800e7b2:	68bb      	ldr	r3, [r7, #8]
 800e7b4:	605a      	str	r2, [r3, #4]
 800e7b6:	68bb      	ldr	r3, [r7, #8]
 800e7b8:	685a      	ldr	r2, [r3, #4]
 800e7ba:	68bb      	ldr	r3, [r7, #8]
 800e7bc:	3308      	adds	r3, #8
 800e7be:	429a      	cmp	r2, r3
 800e7c0:	d104      	bne.n	800e7cc <vTaskSwitchContext+0x8c>
 800e7c2:	68bb      	ldr	r3, [r7, #8]
 800e7c4:	685b      	ldr	r3, [r3, #4]
 800e7c6:	685a      	ldr	r2, [r3, #4]
 800e7c8:	68bb      	ldr	r3, [r7, #8]
 800e7ca:	605a      	str	r2, [r3, #4]
 800e7cc:	68bb      	ldr	r3, [r7, #8]
 800e7ce:	685b      	ldr	r3, [r3, #4]
 800e7d0:	68db      	ldr	r3, [r3, #12]
 800e7d2:	4a09      	ldr	r2, [pc, #36]	@ (800e7f8 <vTaskSwitchContext+0xb8>)
 800e7d4:	6013      	str	r3, [r2, #0]
 800e7d6:	4a06      	ldr	r2, [pc, #24]	@ (800e7f0 <vTaskSwitchContext+0xb0>)
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	6013      	str	r3, [r2, #0]
}
 800e7dc:	bf00      	nop
 800e7de:	3714      	adds	r7, #20
 800e7e0:	46bd      	mov	sp, r7
 800e7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7e6:	4770      	bx	lr
 800e7e8:	240011cc 	.word	0x240011cc
 800e7ec:	240011b8 	.word	0x240011b8
 800e7f0:	240011ac 	.word	0x240011ac
 800e7f4:	24000cd4 	.word	0x24000cd4
 800e7f8:	24000cd0 	.word	0x24000cd0

0800e7fc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e7fc:	b580      	push	{r7, lr}
 800e7fe:	b084      	sub	sp, #16
 800e800:	af00      	add	r7, sp, #0
 800e802:	6078      	str	r0, [r7, #4]
 800e804:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d10b      	bne.n	800e824 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800e80c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e810:	f383 8811 	msr	BASEPRI, r3
 800e814:	f3bf 8f6f 	isb	sy
 800e818:	f3bf 8f4f 	dsb	sy
 800e81c:	60fb      	str	r3, [r7, #12]
}
 800e81e:	bf00      	nop
 800e820:	bf00      	nop
 800e822:	e7fd      	b.n	800e820 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e824:	4b07      	ldr	r3, [pc, #28]	@ (800e844 <vTaskPlaceOnEventList+0x48>)
 800e826:	681b      	ldr	r3, [r3, #0]
 800e828:	3318      	adds	r3, #24
 800e82a:	4619      	mov	r1, r3
 800e82c:	6878      	ldr	r0, [r7, #4]
 800e82e:	f7fe fdd6 	bl	800d3de <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e832:	2101      	movs	r1, #1
 800e834:	6838      	ldr	r0, [r7, #0]
 800e836:	f000 fab9 	bl	800edac <prvAddCurrentTaskToDelayedList>
}
 800e83a:	bf00      	nop
 800e83c:	3710      	adds	r7, #16
 800e83e:	46bd      	mov	sp, r7
 800e840:	bd80      	pop	{r7, pc}
 800e842:	bf00      	nop
 800e844:	24000cd0 	.word	0x24000cd0

0800e848 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e848:	b580      	push	{r7, lr}
 800e84a:	b086      	sub	sp, #24
 800e84c:	af00      	add	r7, sp, #0
 800e84e:	60f8      	str	r0, [r7, #12]
 800e850:	60b9      	str	r1, [r7, #8]
 800e852:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	2b00      	cmp	r3, #0
 800e858:	d10b      	bne.n	800e872 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800e85a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e85e:	f383 8811 	msr	BASEPRI, r3
 800e862:	f3bf 8f6f 	isb	sy
 800e866:	f3bf 8f4f 	dsb	sy
 800e86a:	617b      	str	r3, [r7, #20]
}
 800e86c:	bf00      	nop
 800e86e:	bf00      	nop
 800e870:	e7fd      	b.n	800e86e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e872:	4b0a      	ldr	r3, [pc, #40]	@ (800e89c <vTaskPlaceOnEventListRestricted+0x54>)
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	3318      	adds	r3, #24
 800e878:	4619      	mov	r1, r3
 800e87a:	68f8      	ldr	r0, [r7, #12]
 800e87c:	f7fe fd8b 	bl	800d396 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	2b00      	cmp	r3, #0
 800e884:	d002      	beq.n	800e88c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800e886:	f04f 33ff 	mov.w	r3, #4294967295
 800e88a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e88c:	6879      	ldr	r1, [r7, #4]
 800e88e:	68b8      	ldr	r0, [r7, #8]
 800e890:	f000 fa8c 	bl	800edac <prvAddCurrentTaskToDelayedList>
	}
 800e894:	bf00      	nop
 800e896:	3718      	adds	r7, #24
 800e898:	46bd      	mov	sp, r7
 800e89a:	bd80      	pop	{r7, pc}
 800e89c:	24000cd0 	.word	0x24000cd0

0800e8a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e8a0:	b580      	push	{r7, lr}
 800e8a2:	b086      	sub	sp, #24
 800e8a4:	af00      	add	r7, sp, #0
 800e8a6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	68db      	ldr	r3, [r3, #12]
 800e8ac:	68db      	ldr	r3, [r3, #12]
 800e8ae:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e8b0:	693b      	ldr	r3, [r7, #16]
 800e8b2:	2b00      	cmp	r3, #0
 800e8b4:	d10b      	bne.n	800e8ce <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800e8b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8ba:	f383 8811 	msr	BASEPRI, r3
 800e8be:	f3bf 8f6f 	isb	sy
 800e8c2:	f3bf 8f4f 	dsb	sy
 800e8c6:	60fb      	str	r3, [r7, #12]
}
 800e8c8:	bf00      	nop
 800e8ca:	bf00      	nop
 800e8cc:	e7fd      	b.n	800e8ca <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e8ce:	693b      	ldr	r3, [r7, #16]
 800e8d0:	3318      	adds	r3, #24
 800e8d2:	4618      	mov	r0, r3
 800e8d4:	f7fe fdbc 	bl	800d450 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e8d8:	4b1d      	ldr	r3, [pc, #116]	@ (800e950 <xTaskRemoveFromEventList+0xb0>)
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d11d      	bne.n	800e91c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e8e0:	693b      	ldr	r3, [r7, #16]
 800e8e2:	3304      	adds	r3, #4
 800e8e4:	4618      	mov	r0, r3
 800e8e6:	f7fe fdb3 	bl	800d450 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e8ea:	693b      	ldr	r3, [r7, #16]
 800e8ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e8ee:	4b19      	ldr	r3, [pc, #100]	@ (800e954 <xTaskRemoveFromEventList+0xb4>)
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	429a      	cmp	r2, r3
 800e8f4:	d903      	bls.n	800e8fe <xTaskRemoveFromEventList+0x5e>
 800e8f6:	693b      	ldr	r3, [r7, #16]
 800e8f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8fa:	4a16      	ldr	r2, [pc, #88]	@ (800e954 <xTaskRemoveFromEventList+0xb4>)
 800e8fc:	6013      	str	r3, [r2, #0]
 800e8fe:	693b      	ldr	r3, [r7, #16]
 800e900:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e902:	4613      	mov	r3, r2
 800e904:	009b      	lsls	r3, r3, #2
 800e906:	4413      	add	r3, r2
 800e908:	009b      	lsls	r3, r3, #2
 800e90a:	4a13      	ldr	r2, [pc, #76]	@ (800e958 <xTaskRemoveFromEventList+0xb8>)
 800e90c:	441a      	add	r2, r3
 800e90e:	693b      	ldr	r3, [r7, #16]
 800e910:	3304      	adds	r3, #4
 800e912:	4619      	mov	r1, r3
 800e914:	4610      	mov	r0, r2
 800e916:	f7fe fd3e 	bl	800d396 <vListInsertEnd>
 800e91a:	e005      	b.n	800e928 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e91c:	693b      	ldr	r3, [r7, #16]
 800e91e:	3318      	adds	r3, #24
 800e920:	4619      	mov	r1, r3
 800e922:	480e      	ldr	r0, [pc, #56]	@ (800e95c <xTaskRemoveFromEventList+0xbc>)
 800e924:	f7fe fd37 	bl	800d396 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e928:	693b      	ldr	r3, [r7, #16]
 800e92a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e92c:	4b0c      	ldr	r3, [pc, #48]	@ (800e960 <xTaskRemoveFromEventList+0xc0>)
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e932:	429a      	cmp	r2, r3
 800e934:	d905      	bls.n	800e942 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e936:	2301      	movs	r3, #1
 800e938:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e93a:	4b0a      	ldr	r3, [pc, #40]	@ (800e964 <xTaskRemoveFromEventList+0xc4>)
 800e93c:	2201      	movs	r2, #1
 800e93e:	601a      	str	r2, [r3, #0]
 800e940:	e001      	b.n	800e946 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800e942:	2300      	movs	r3, #0
 800e944:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e946:	697b      	ldr	r3, [r7, #20]
}
 800e948:	4618      	mov	r0, r3
 800e94a:	3718      	adds	r7, #24
 800e94c:	46bd      	mov	sp, r7
 800e94e:	bd80      	pop	{r7, pc}
 800e950:	240011cc 	.word	0x240011cc
 800e954:	240011ac 	.word	0x240011ac
 800e958:	24000cd4 	.word	0x24000cd4
 800e95c:	24001164 	.word	0x24001164
 800e960:	24000cd0 	.word	0x24000cd0
 800e964:	240011b8 	.word	0x240011b8

0800e968 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e968:	b480      	push	{r7}
 800e96a:	b083      	sub	sp, #12
 800e96c:	af00      	add	r7, sp, #0
 800e96e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e970:	4b06      	ldr	r3, [pc, #24]	@ (800e98c <vTaskInternalSetTimeOutState+0x24>)
 800e972:	681a      	ldr	r2, [r3, #0]
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e978:	4b05      	ldr	r3, [pc, #20]	@ (800e990 <vTaskInternalSetTimeOutState+0x28>)
 800e97a:	681a      	ldr	r2, [r3, #0]
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	605a      	str	r2, [r3, #4]
}
 800e980:	bf00      	nop
 800e982:	370c      	adds	r7, #12
 800e984:	46bd      	mov	sp, r7
 800e986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e98a:	4770      	bx	lr
 800e98c:	240011bc 	.word	0x240011bc
 800e990:	240011a8 	.word	0x240011a8

0800e994 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e994:	b580      	push	{r7, lr}
 800e996:	b088      	sub	sp, #32
 800e998:	af00      	add	r7, sp, #0
 800e99a:	6078      	str	r0, [r7, #4]
 800e99c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d10b      	bne.n	800e9bc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800e9a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9a8:	f383 8811 	msr	BASEPRI, r3
 800e9ac:	f3bf 8f6f 	isb	sy
 800e9b0:	f3bf 8f4f 	dsb	sy
 800e9b4:	613b      	str	r3, [r7, #16]
}
 800e9b6:	bf00      	nop
 800e9b8:	bf00      	nop
 800e9ba:	e7fd      	b.n	800e9b8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e9bc:	683b      	ldr	r3, [r7, #0]
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d10b      	bne.n	800e9da <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800e9c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9c6:	f383 8811 	msr	BASEPRI, r3
 800e9ca:	f3bf 8f6f 	isb	sy
 800e9ce:	f3bf 8f4f 	dsb	sy
 800e9d2:	60fb      	str	r3, [r7, #12]
}
 800e9d4:	bf00      	nop
 800e9d6:	bf00      	nop
 800e9d8:	e7fd      	b.n	800e9d6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800e9da:	f000 fec5 	bl	800f768 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e9de:	4b1d      	ldr	r3, [pc, #116]	@ (800ea54 <xTaskCheckForTimeOut+0xc0>)
 800e9e0:	681b      	ldr	r3, [r3, #0]
 800e9e2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	685b      	ldr	r3, [r3, #4]
 800e9e8:	69ba      	ldr	r2, [r7, #24]
 800e9ea:	1ad3      	subs	r3, r2, r3
 800e9ec:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e9ee:	683b      	ldr	r3, [r7, #0]
 800e9f0:	681b      	ldr	r3, [r3, #0]
 800e9f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9f6:	d102      	bne.n	800e9fe <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e9f8:	2300      	movs	r3, #0
 800e9fa:	61fb      	str	r3, [r7, #28]
 800e9fc:	e023      	b.n	800ea46 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	681a      	ldr	r2, [r3, #0]
 800ea02:	4b15      	ldr	r3, [pc, #84]	@ (800ea58 <xTaskCheckForTimeOut+0xc4>)
 800ea04:	681b      	ldr	r3, [r3, #0]
 800ea06:	429a      	cmp	r2, r3
 800ea08:	d007      	beq.n	800ea1a <xTaskCheckForTimeOut+0x86>
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	685b      	ldr	r3, [r3, #4]
 800ea0e:	69ba      	ldr	r2, [r7, #24]
 800ea10:	429a      	cmp	r2, r3
 800ea12:	d302      	bcc.n	800ea1a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ea14:	2301      	movs	r3, #1
 800ea16:	61fb      	str	r3, [r7, #28]
 800ea18:	e015      	b.n	800ea46 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ea1a:	683b      	ldr	r3, [r7, #0]
 800ea1c:	681b      	ldr	r3, [r3, #0]
 800ea1e:	697a      	ldr	r2, [r7, #20]
 800ea20:	429a      	cmp	r2, r3
 800ea22:	d20b      	bcs.n	800ea3c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ea24:	683b      	ldr	r3, [r7, #0]
 800ea26:	681a      	ldr	r2, [r3, #0]
 800ea28:	697b      	ldr	r3, [r7, #20]
 800ea2a:	1ad2      	subs	r2, r2, r3
 800ea2c:	683b      	ldr	r3, [r7, #0]
 800ea2e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ea30:	6878      	ldr	r0, [r7, #4]
 800ea32:	f7ff ff99 	bl	800e968 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ea36:	2300      	movs	r3, #0
 800ea38:	61fb      	str	r3, [r7, #28]
 800ea3a:	e004      	b.n	800ea46 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800ea3c:	683b      	ldr	r3, [r7, #0]
 800ea3e:	2200      	movs	r2, #0
 800ea40:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ea42:	2301      	movs	r3, #1
 800ea44:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ea46:	f000 fec1 	bl	800f7cc <vPortExitCritical>

	return xReturn;
 800ea4a:	69fb      	ldr	r3, [r7, #28]
}
 800ea4c:	4618      	mov	r0, r3
 800ea4e:	3720      	adds	r7, #32
 800ea50:	46bd      	mov	sp, r7
 800ea52:	bd80      	pop	{r7, pc}
 800ea54:	240011a8 	.word	0x240011a8
 800ea58:	240011bc 	.word	0x240011bc

0800ea5c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ea5c:	b480      	push	{r7}
 800ea5e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ea60:	4b03      	ldr	r3, [pc, #12]	@ (800ea70 <vTaskMissedYield+0x14>)
 800ea62:	2201      	movs	r2, #1
 800ea64:	601a      	str	r2, [r3, #0]
}
 800ea66:	bf00      	nop
 800ea68:	46bd      	mov	sp, r7
 800ea6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea6e:	4770      	bx	lr
 800ea70:	240011b8 	.word	0x240011b8

0800ea74 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ea74:	b580      	push	{r7, lr}
 800ea76:	b082      	sub	sp, #8
 800ea78:	af00      	add	r7, sp, #0
 800ea7a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ea7c:	f000 f852 	bl	800eb24 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ea80:	4b06      	ldr	r3, [pc, #24]	@ (800ea9c <prvIdleTask+0x28>)
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	2b01      	cmp	r3, #1
 800ea86:	d9f9      	bls.n	800ea7c <prvIdleTask+0x8>
			{
				taskYIELD();
 800ea88:	4b05      	ldr	r3, [pc, #20]	@ (800eaa0 <prvIdleTask+0x2c>)
 800ea8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ea8e:	601a      	str	r2, [r3, #0]
 800ea90:	f3bf 8f4f 	dsb	sy
 800ea94:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ea98:	e7f0      	b.n	800ea7c <prvIdleTask+0x8>
 800ea9a:	bf00      	nop
 800ea9c:	24000cd4 	.word	0x24000cd4
 800eaa0:	e000ed04 	.word	0xe000ed04

0800eaa4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800eaa4:	b580      	push	{r7, lr}
 800eaa6:	b082      	sub	sp, #8
 800eaa8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800eaaa:	2300      	movs	r3, #0
 800eaac:	607b      	str	r3, [r7, #4]
 800eaae:	e00c      	b.n	800eaca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800eab0:	687a      	ldr	r2, [r7, #4]
 800eab2:	4613      	mov	r3, r2
 800eab4:	009b      	lsls	r3, r3, #2
 800eab6:	4413      	add	r3, r2
 800eab8:	009b      	lsls	r3, r3, #2
 800eaba:	4a12      	ldr	r2, [pc, #72]	@ (800eb04 <prvInitialiseTaskLists+0x60>)
 800eabc:	4413      	add	r3, r2
 800eabe:	4618      	mov	r0, r3
 800eac0:	f7fe fc3c 	bl	800d33c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	3301      	adds	r3, #1
 800eac8:	607b      	str	r3, [r7, #4]
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	2b37      	cmp	r3, #55	@ 0x37
 800eace:	d9ef      	bls.n	800eab0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ead0:	480d      	ldr	r0, [pc, #52]	@ (800eb08 <prvInitialiseTaskLists+0x64>)
 800ead2:	f7fe fc33 	bl	800d33c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ead6:	480d      	ldr	r0, [pc, #52]	@ (800eb0c <prvInitialiseTaskLists+0x68>)
 800ead8:	f7fe fc30 	bl	800d33c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800eadc:	480c      	ldr	r0, [pc, #48]	@ (800eb10 <prvInitialiseTaskLists+0x6c>)
 800eade:	f7fe fc2d 	bl	800d33c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800eae2:	480c      	ldr	r0, [pc, #48]	@ (800eb14 <prvInitialiseTaskLists+0x70>)
 800eae4:	f7fe fc2a 	bl	800d33c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800eae8:	480b      	ldr	r0, [pc, #44]	@ (800eb18 <prvInitialiseTaskLists+0x74>)
 800eaea:	f7fe fc27 	bl	800d33c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800eaee:	4b0b      	ldr	r3, [pc, #44]	@ (800eb1c <prvInitialiseTaskLists+0x78>)
 800eaf0:	4a05      	ldr	r2, [pc, #20]	@ (800eb08 <prvInitialiseTaskLists+0x64>)
 800eaf2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800eaf4:	4b0a      	ldr	r3, [pc, #40]	@ (800eb20 <prvInitialiseTaskLists+0x7c>)
 800eaf6:	4a05      	ldr	r2, [pc, #20]	@ (800eb0c <prvInitialiseTaskLists+0x68>)
 800eaf8:	601a      	str	r2, [r3, #0]
}
 800eafa:	bf00      	nop
 800eafc:	3708      	adds	r7, #8
 800eafe:	46bd      	mov	sp, r7
 800eb00:	bd80      	pop	{r7, pc}
 800eb02:	bf00      	nop
 800eb04:	24000cd4 	.word	0x24000cd4
 800eb08:	24001134 	.word	0x24001134
 800eb0c:	24001148 	.word	0x24001148
 800eb10:	24001164 	.word	0x24001164
 800eb14:	24001178 	.word	0x24001178
 800eb18:	24001190 	.word	0x24001190
 800eb1c:	2400115c 	.word	0x2400115c
 800eb20:	24001160 	.word	0x24001160

0800eb24 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800eb24:	b580      	push	{r7, lr}
 800eb26:	b082      	sub	sp, #8
 800eb28:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800eb2a:	e019      	b.n	800eb60 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800eb2c:	f000 fe1c 	bl	800f768 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eb30:	4b10      	ldr	r3, [pc, #64]	@ (800eb74 <prvCheckTasksWaitingTermination+0x50>)
 800eb32:	68db      	ldr	r3, [r3, #12]
 800eb34:	68db      	ldr	r3, [r3, #12]
 800eb36:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	3304      	adds	r3, #4
 800eb3c:	4618      	mov	r0, r3
 800eb3e:	f7fe fc87 	bl	800d450 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800eb42:	4b0d      	ldr	r3, [pc, #52]	@ (800eb78 <prvCheckTasksWaitingTermination+0x54>)
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	3b01      	subs	r3, #1
 800eb48:	4a0b      	ldr	r2, [pc, #44]	@ (800eb78 <prvCheckTasksWaitingTermination+0x54>)
 800eb4a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800eb4c:	4b0b      	ldr	r3, [pc, #44]	@ (800eb7c <prvCheckTasksWaitingTermination+0x58>)
 800eb4e:	681b      	ldr	r3, [r3, #0]
 800eb50:	3b01      	subs	r3, #1
 800eb52:	4a0a      	ldr	r2, [pc, #40]	@ (800eb7c <prvCheckTasksWaitingTermination+0x58>)
 800eb54:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800eb56:	f000 fe39 	bl	800f7cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800eb5a:	6878      	ldr	r0, [r7, #4]
 800eb5c:	f000 f848 	bl	800ebf0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800eb60:	4b06      	ldr	r3, [pc, #24]	@ (800eb7c <prvCheckTasksWaitingTermination+0x58>)
 800eb62:	681b      	ldr	r3, [r3, #0]
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d1e1      	bne.n	800eb2c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800eb68:	bf00      	nop
 800eb6a:	bf00      	nop
 800eb6c:	3708      	adds	r7, #8
 800eb6e:	46bd      	mov	sp, r7
 800eb70:	bd80      	pop	{r7, pc}
 800eb72:	bf00      	nop
 800eb74:	24001178 	.word	0x24001178
 800eb78:	240011a4 	.word	0x240011a4
 800eb7c:	2400118c 	.word	0x2400118c

0800eb80 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800eb80:	b480      	push	{r7}
 800eb82:	b085      	sub	sp, #20
 800eb84:	af00      	add	r7, sp, #0
 800eb86:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800eb88:	2300      	movs	r3, #0
 800eb8a:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800eb8c:	e005      	b.n	800eb9a <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	3301      	adds	r3, #1
 800eb92:	607b      	str	r3, [r7, #4]
			ulCount++;
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	3301      	adds	r3, #1
 800eb98:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	781b      	ldrb	r3, [r3, #0]
 800eb9e:	2ba5      	cmp	r3, #165	@ 0xa5
 800eba0:	d0f5      	beq.n	800eb8e <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	089b      	lsrs	r3, r3, #2
 800eba6:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	b29b      	uxth	r3, r3
	}
 800ebac:	4618      	mov	r0, r3
 800ebae:	3714      	adds	r7, #20
 800ebb0:	46bd      	mov	sp, r7
 800ebb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebb6:	4770      	bx	lr

0800ebb8 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 800ebb8:	b580      	push	{r7, lr}
 800ebba:	b086      	sub	sp, #24
 800ebbc:	af00      	add	r7, sp, #0
 800ebbe:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	d102      	bne.n	800ebcc <uxTaskGetStackHighWaterMark+0x14>
 800ebc6:	4b09      	ldr	r3, [pc, #36]	@ (800ebec <uxTaskGetStackHighWaterMark+0x34>)
 800ebc8:	681b      	ldr	r3, [r3, #0]
 800ebca:	e000      	b.n	800ebce <uxTaskGetStackHighWaterMark+0x16>
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 800ebd0:	697b      	ldr	r3, [r7, #20]
 800ebd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ebd4:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800ebd6:	6938      	ldr	r0, [r7, #16]
 800ebd8:	f7ff ffd2 	bl	800eb80 <prvTaskCheckFreeStackSpace>
 800ebdc:	4603      	mov	r3, r0
 800ebde:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 800ebe0:	68fb      	ldr	r3, [r7, #12]
	}
 800ebe2:	4618      	mov	r0, r3
 800ebe4:	3718      	adds	r7, #24
 800ebe6:	46bd      	mov	sp, r7
 800ebe8:	bd80      	pop	{r7, pc}
 800ebea:	bf00      	nop
 800ebec:	24000cd0 	.word	0x24000cd0

0800ebf0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ebf0:	b580      	push	{r7, lr}
 800ebf2:	b084      	sub	sp, #16
 800ebf4:	af00      	add	r7, sp, #0
 800ebf6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800ebfe:	2b00      	cmp	r3, #0
 800ec00:	d108      	bne.n	800ec14 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec06:	4618      	mov	r0, r3
 800ec08:	f000 ff9e 	bl	800fb48 <vPortFree>
				vPortFree( pxTCB );
 800ec0c:	6878      	ldr	r0, [r7, #4]
 800ec0e:	f000 ff9b 	bl	800fb48 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ec12:	e019      	b.n	800ec48 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800ec1a:	2b01      	cmp	r3, #1
 800ec1c:	d103      	bne.n	800ec26 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800ec1e:	6878      	ldr	r0, [r7, #4]
 800ec20:	f000 ff92 	bl	800fb48 <vPortFree>
	}
 800ec24:	e010      	b.n	800ec48 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800ec2c:	2b02      	cmp	r3, #2
 800ec2e:	d00b      	beq.n	800ec48 <prvDeleteTCB+0x58>
	__asm volatile
 800ec30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec34:	f383 8811 	msr	BASEPRI, r3
 800ec38:	f3bf 8f6f 	isb	sy
 800ec3c:	f3bf 8f4f 	dsb	sy
 800ec40:	60fb      	str	r3, [r7, #12]
}
 800ec42:	bf00      	nop
 800ec44:	bf00      	nop
 800ec46:	e7fd      	b.n	800ec44 <prvDeleteTCB+0x54>
	}
 800ec48:	bf00      	nop
 800ec4a:	3710      	adds	r7, #16
 800ec4c:	46bd      	mov	sp, r7
 800ec4e:	bd80      	pop	{r7, pc}

0800ec50 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ec50:	b480      	push	{r7}
 800ec52:	b083      	sub	sp, #12
 800ec54:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ec56:	4b0c      	ldr	r3, [pc, #48]	@ (800ec88 <prvResetNextTaskUnblockTime+0x38>)
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	d104      	bne.n	800ec6a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ec60:	4b0a      	ldr	r3, [pc, #40]	@ (800ec8c <prvResetNextTaskUnblockTime+0x3c>)
 800ec62:	f04f 32ff 	mov.w	r2, #4294967295
 800ec66:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ec68:	e008      	b.n	800ec7c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ec6a:	4b07      	ldr	r3, [pc, #28]	@ (800ec88 <prvResetNextTaskUnblockTime+0x38>)
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	68db      	ldr	r3, [r3, #12]
 800ec70:	68db      	ldr	r3, [r3, #12]
 800ec72:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	685b      	ldr	r3, [r3, #4]
 800ec78:	4a04      	ldr	r2, [pc, #16]	@ (800ec8c <prvResetNextTaskUnblockTime+0x3c>)
 800ec7a:	6013      	str	r3, [r2, #0]
}
 800ec7c:	bf00      	nop
 800ec7e:	370c      	adds	r7, #12
 800ec80:	46bd      	mov	sp, r7
 800ec82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec86:	4770      	bx	lr
 800ec88:	2400115c 	.word	0x2400115c
 800ec8c:	240011c4 	.word	0x240011c4

0800ec90 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ec90:	b480      	push	{r7}
 800ec92:	b083      	sub	sp, #12
 800ec94:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ec96:	4b0b      	ldr	r3, [pc, #44]	@ (800ecc4 <xTaskGetSchedulerState+0x34>)
 800ec98:	681b      	ldr	r3, [r3, #0]
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d102      	bne.n	800eca4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ec9e:	2301      	movs	r3, #1
 800eca0:	607b      	str	r3, [r7, #4]
 800eca2:	e008      	b.n	800ecb6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800eca4:	4b08      	ldr	r3, [pc, #32]	@ (800ecc8 <xTaskGetSchedulerState+0x38>)
 800eca6:	681b      	ldr	r3, [r3, #0]
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d102      	bne.n	800ecb2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ecac:	2302      	movs	r3, #2
 800ecae:	607b      	str	r3, [r7, #4]
 800ecb0:	e001      	b.n	800ecb6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ecb2:	2300      	movs	r3, #0
 800ecb4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ecb6:	687b      	ldr	r3, [r7, #4]
	}
 800ecb8:	4618      	mov	r0, r3
 800ecba:	370c      	adds	r7, #12
 800ecbc:	46bd      	mov	sp, r7
 800ecbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecc2:	4770      	bx	lr
 800ecc4:	240011b0 	.word	0x240011b0
 800ecc8:	240011cc 	.word	0x240011cc

0800eccc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800eccc:	b580      	push	{r7, lr}
 800ecce:	b086      	sub	sp, #24
 800ecd0:	af00      	add	r7, sp, #0
 800ecd2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ecd8:	2300      	movs	r3, #0
 800ecda:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	2b00      	cmp	r3, #0
 800ece0:	d058      	beq.n	800ed94 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ece2:	4b2f      	ldr	r3, [pc, #188]	@ (800eda0 <xTaskPriorityDisinherit+0xd4>)
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	693a      	ldr	r2, [r7, #16]
 800ece8:	429a      	cmp	r2, r3
 800ecea:	d00b      	beq.n	800ed04 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800ecec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ecf0:	f383 8811 	msr	BASEPRI, r3
 800ecf4:	f3bf 8f6f 	isb	sy
 800ecf8:	f3bf 8f4f 	dsb	sy
 800ecfc:	60fb      	str	r3, [r7, #12]
}
 800ecfe:	bf00      	nop
 800ed00:	bf00      	nop
 800ed02:	e7fd      	b.n	800ed00 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ed04:	693b      	ldr	r3, [r7, #16]
 800ed06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d10b      	bne.n	800ed24 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800ed0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed10:	f383 8811 	msr	BASEPRI, r3
 800ed14:	f3bf 8f6f 	isb	sy
 800ed18:	f3bf 8f4f 	dsb	sy
 800ed1c:	60bb      	str	r3, [r7, #8]
}
 800ed1e:	bf00      	nop
 800ed20:	bf00      	nop
 800ed22:	e7fd      	b.n	800ed20 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800ed24:	693b      	ldr	r3, [r7, #16]
 800ed26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ed28:	1e5a      	subs	r2, r3, #1
 800ed2a:	693b      	ldr	r3, [r7, #16]
 800ed2c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ed2e:	693b      	ldr	r3, [r7, #16]
 800ed30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ed32:	693b      	ldr	r3, [r7, #16]
 800ed34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ed36:	429a      	cmp	r2, r3
 800ed38:	d02c      	beq.n	800ed94 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ed3a:	693b      	ldr	r3, [r7, #16]
 800ed3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d128      	bne.n	800ed94 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ed42:	693b      	ldr	r3, [r7, #16]
 800ed44:	3304      	adds	r3, #4
 800ed46:	4618      	mov	r0, r3
 800ed48:	f7fe fb82 	bl	800d450 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ed4c:	693b      	ldr	r3, [r7, #16]
 800ed4e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ed50:	693b      	ldr	r3, [r7, #16]
 800ed52:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ed54:	693b      	ldr	r3, [r7, #16]
 800ed56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed58:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ed5c:	693b      	ldr	r3, [r7, #16]
 800ed5e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ed60:	693b      	ldr	r3, [r7, #16]
 800ed62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ed64:	4b0f      	ldr	r3, [pc, #60]	@ (800eda4 <xTaskPriorityDisinherit+0xd8>)
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	429a      	cmp	r2, r3
 800ed6a:	d903      	bls.n	800ed74 <xTaskPriorityDisinherit+0xa8>
 800ed6c:	693b      	ldr	r3, [r7, #16]
 800ed6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed70:	4a0c      	ldr	r2, [pc, #48]	@ (800eda4 <xTaskPriorityDisinherit+0xd8>)
 800ed72:	6013      	str	r3, [r2, #0]
 800ed74:	693b      	ldr	r3, [r7, #16]
 800ed76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ed78:	4613      	mov	r3, r2
 800ed7a:	009b      	lsls	r3, r3, #2
 800ed7c:	4413      	add	r3, r2
 800ed7e:	009b      	lsls	r3, r3, #2
 800ed80:	4a09      	ldr	r2, [pc, #36]	@ (800eda8 <xTaskPriorityDisinherit+0xdc>)
 800ed82:	441a      	add	r2, r3
 800ed84:	693b      	ldr	r3, [r7, #16]
 800ed86:	3304      	adds	r3, #4
 800ed88:	4619      	mov	r1, r3
 800ed8a:	4610      	mov	r0, r2
 800ed8c:	f7fe fb03 	bl	800d396 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ed90:	2301      	movs	r3, #1
 800ed92:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ed94:	697b      	ldr	r3, [r7, #20]
	}
 800ed96:	4618      	mov	r0, r3
 800ed98:	3718      	adds	r7, #24
 800ed9a:	46bd      	mov	sp, r7
 800ed9c:	bd80      	pop	{r7, pc}
 800ed9e:	bf00      	nop
 800eda0:	24000cd0 	.word	0x24000cd0
 800eda4:	240011ac 	.word	0x240011ac
 800eda8:	24000cd4 	.word	0x24000cd4

0800edac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800edac:	b580      	push	{r7, lr}
 800edae:	b084      	sub	sp, #16
 800edb0:	af00      	add	r7, sp, #0
 800edb2:	6078      	str	r0, [r7, #4]
 800edb4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800edb6:	4b21      	ldr	r3, [pc, #132]	@ (800ee3c <prvAddCurrentTaskToDelayedList+0x90>)
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800edbc:	4b20      	ldr	r3, [pc, #128]	@ (800ee40 <prvAddCurrentTaskToDelayedList+0x94>)
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	3304      	adds	r3, #4
 800edc2:	4618      	mov	r0, r3
 800edc4:	f7fe fb44 	bl	800d450 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800edce:	d10a      	bne.n	800ede6 <prvAddCurrentTaskToDelayedList+0x3a>
 800edd0:	683b      	ldr	r3, [r7, #0]
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d007      	beq.n	800ede6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800edd6:	4b1a      	ldr	r3, [pc, #104]	@ (800ee40 <prvAddCurrentTaskToDelayedList+0x94>)
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	3304      	adds	r3, #4
 800eddc:	4619      	mov	r1, r3
 800edde:	4819      	ldr	r0, [pc, #100]	@ (800ee44 <prvAddCurrentTaskToDelayedList+0x98>)
 800ede0:	f7fe fad9 	bl	800d396 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ede4:	e026      	b.n	800ee34 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ede6:	68fa      	ldr	r2, [r7, #12]
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	4413      	add	r3, r2
 800edec:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800edee:	4b14      	ldr	r3, [pc, #80]	@ (800ee40 <prvAddCurrentTaskToDelayedList+0x94>)
 800edf0:	681b      	ldr	r3, [r3, #0]
 800edf2:	68ba      	ldr	r2, [r7, #8]
 800edf4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800edf6:	68ba      	ldr	r2, [r7, #8]
 800edf8:	68fb      	ldr	r3, [r7, #12]
 800edfa:	429a      	cmp	r2, r3
 800edfc:	d209      	bcs.n	800ee12 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800edfe:	4b12      	ldr	r3, [pc, #72]	@ (800ee48 <prvAddCurrentTaskToDelayedList+0x9c>)
 800ee00:	681a      	ldr	r2, [r3, #0]
 800ee02:	4b0f      	ldr	r3, [pc, #60]	@ (800ee40 <prvAddCurrentTaskToDelayedList+0x94>)
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	3304      	adds	r3, #4
 800ee08:	4619      	mov	r1, r3
 800ee0a:	4610      	mov	r0, r2
 800ee0c:	f7fe fae7 	bl	800d3de <vListInsert>
}
 800ee10:	e010      	b.n	800ee34 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ee12:	4b0e      	ldr	r3, [pc, #56]	@ (800ee4c <prvAddCurrentTaskToDelayedList+0xa0>)
 800ee14:	681a      	ldr	r2, [r3, #0]
 800ee16:	4b0a      	ldr	r3, [pc, #40]	@ (800ee40 <prvAddCurrentTaskToDelayedList+0x94>)
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	3304      	adds	r3, #4
 800ee1c:	4619      	mov	r1, r3
 800ee1e:	4610      	mov	r0, r2
 800ee20:	f7fe fadd 	bl	800d3de <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ee24:	4b0a      	ldr	r3, [pc, #40]	@ (800ee50 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	68ba      	ldr	r2, [r7, #8]
 800ee2a:	429a      	cmp	r2, r3
 800ee2c:	d202      	bcs.n	800ee34 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ee2e:	4a08      	ldr	r2, [pc, #32]	@ (800ee50 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ee30:	68bb      	ldr	r3, [r7, #8]
 800ee32:	6013      	str	r3, [r2, #0]
}
 800ee34:	bf00      	nop
 800ee36:	3710      	adds	r7, #16
 800ee38:	46bd      	mov	sp, r7
 800ee3a:	bd80      	pop	{r7, pc}
 800ee3c:	240011a8 	.word	0x240011a8
 800ee40:	24000cd0 	.word	0x24000cd0
 800ee44:	24001190 	.word	0x24001190
 800ee48:	24001160 	.word	0x24001160
 800ee4c:	2400115c 	.word	0x2400115c
 800ee50:	240011c4 	.word	0x240011c4

0800ee54 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ee54:	b580      	push	{r7, lr}
 800ee56:	b08a      	sub	sp, #40	@ 0x28
 800ee58:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ee5a:	2300      	movs	r3, #0
 800ee5c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ee5e:	f000 fb13 	bl	800f488 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ee62:	4b1d      	ldr	r3, [pc, #116]	@ (800eed8 <xTimerCreateTimerTask+0x84>)
 800ee64:	681b      	ldr	r3, [r3, #0]
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	d021      	beq.n	800eeae <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ee6a:	2300      	movs	r3, #0
 800ee6c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ee6e:	2300      	movs	r3, #0
 800ee70:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ee72:	1d3a      	adds	r2, r7, #4
 800ee74:	f107 0108 	add.w	r1, r7, #8
 800ee78:	f107 030c 	add.w	r3, r7, #12
 800ee7c:	4618      	mov	r0, r3
 800ee7e:	f7fe fa43 	bl	800d308 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ee82:	6879      	ldr	r1, [r7, #4]
 800ee84:	68bb      	ldr	r3, [r7, #8]
 800ee86:	68fa      	ldr	r2, [r7, #12]
 800ee88:	9202      	str	r2, [sp, #8]
 800ee8a:	9301      	str	r3, [sp, #4]
 800ee8c:	2302      	movs	r3, #2
 800ee8e:	9300      	str	r3, [sp, #0]
 800ee90:	2300      	movs	r3, #0
 800ee92:	460a      	mov	r2, r1
 800ee94:	4911      	ldr	r1, [pc, #68]	@ (800eedc <xTimerCreateTimerTask+0x88>)
 800ee96:	4812      	ldr	r0, [pc, #72]	@ (800eee0 <xTimerCreateTimerTask+0x8c>)
 800ee98:	f7fe fffe 	bl	800de98 <xTaskCreateStatic>
 800ee9c:	4603      	mov	r3, r0
 800ee9e:	4a11      	ldr	r2, [pc, #68]	@ (800eee4 <xTimerCreateTimerTask+0x90>)
 800eea0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800eea2:	4b10      	ldr	r3, [pc, #64]	@ (800eee4 <xTimerCreateTimerTask+0x90>)
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d001      	beq.n	800eeae <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800eeaa:	2301      	movs	r3, #1
 800eeac:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800eeae:	697b      	ldr	r3, [r7, #20]
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	d10b      	bne.n	800eecc <xTimerCreateTimerTask+0x78>
	__asm volatile
 800eeb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eeb8:	f383 8811 	msr	BASEPRI, r3
 800eebc:	f3bf 8f6f 	isb	sy
 800eec0:	f3bf 8f4f 	dsb	sy
 800eec4:	613b      	str	r3, [r7, #16]
}
 800eec6:	bf00      	nop
 800eec8:	bf00      	nop
 800eeca:	e7fd      	b.n	800eec8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800eecc:	697b      	ldr	r3, [r7, #20]
}
 800eece:	4618      	mov	r0, r3
 800eed0:	3718      	adds	r7, #24
 800eed2:	46bd      	mov	sp, r7
 800eed4:	bd80      	pop	{r7, pc}
 800eed6:	bf00      	nop
 800eed8:	24001200 	.word	0x24001200
 800eedc:	080155a4 	.word	0x080155a4
 800eee0:	0800f021 	.word	0x0800f021
 800eee4:	24001204 	.word	0x24001204

0800eee8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800eee8:	b580      	push	{r7, lr}
 800eeea:	b08a      	sub	sp, #40	@ 0x28
 800eeec:	af00      	add	r7, sp, #0
 800eeee:	60f8      	str	r0, [r7, #12]
 800eef0:	60b9      	str	r1, [r7, #8]
 800eef2:	607a      	str	r2, [r7, #4]
 800eef4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800eef6:	2300      	movs	r3, #0
 800eef8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800eefa:	68fb      	ldr	r3, [r7, #12]
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d10b      	bne.n	800ef18 <xTimerGenericCommand+0x30>
	__asm volatile
 800ef00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef04:	f383 8811 	msr	BASEPRI, r3
 800ef08:	f3bf 8f6f 	isb	sy
 800ef0c:	f3bf 8f4f 	dsb	sy
 800ef10:	623b      	str	r3, [r7, #32]
}
 800ef12:	bf00      	nop
 800ef14:	bf00      	nop
 800ef16:	e7fd      	b.n	800ef14 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ef18:	4b19      	ldr	r3, [pc, #100]	@ (800ef80 <xTimerGenericCommand+0x98>)
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d02a      	beq.n	800ef76 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ef20:	68bb      	ldr	r3, [r7, #8]
 800ef22:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ef2c:	68bb      	ldr	r3, [r7, #8]
 800ef2e:	2b05      	cmp	r3, #5
 800ef30:	dc18      	bgt.n	800ef64 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800ef32:	f7ff fead 	bl	800ec90 <xTaskGetSchedulerState>
 800ef36:	4603      	mov	r3, r0
 800ef38:	2b02      	cmp	r3, #2
 800ef3a:	d109      	bne.n	800ef50 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ef3c:	4b10      	ldr	r3, [pc, #64]	@ (800ef80 <xTimerGenericCommand+0x98>)
 800ef3e:	6818      	ldr	r0, [r3, #0]
 800ef40:	f107 0110 	add.w	r1, r7, #16
 800ef44:	2300      	movs	r3, #0
 800ef46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef48:	f7fe fbb6 	bl	800d6b8 <xQueueGenericSend>
 800ef4c:	6278      	str	r0, [r7, #36]	@ 0x24
 800ef4e:	e012      	b.n	800ef76 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ef50:	4b0b      	ldr	r3, [pc, #44]	@ (800ef80 <xTimerGenericCommand+0x98>)
 800ef52:	6818      	ldr	r0, [r3, #0]
 800ef54:	f107 0110 	add.w	r1, r7, #16
 800ef58:	2300      	movs	r3, #0
 800ef5a:	2200      	movs	r2, #0
 800ef5c:	f7fe fbac 	bl	800d6b8 <xQueueGenericSend>
 800ef60:	6278      	str	r0, [r7, #36]	@ 0x24
 800ef62:	e008      	b.n	800ef76 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ef64:	4b06      	ldr	r3, [pc, #24]	@ (800ef80 <xTimerGenericCommand+0x98>)
 800ef66:	6818      	ldr	r0, [r3, #0]
 800ef68:	f107 0110 	add.w	r1, r7, #16
 800ef6c:	2300      	movs	r3, #0
 800ef6e:	683a      	ldr	r2, [r7, #0]
 800ef70:	f7fe fca4 	bl	800d8bc <xQueueGenericSendFromISR>
 800ef74:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ef76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ef78:	4618      	mov	r0, r3
 800ef7a:	3728      	adds	r7, #40	@ 0x28
 800ef7c:	46bd      	mov	sp, r7
 800ef7e:	bd80      	pop	{r7, pc}
 800ef80:	24001200 	.word	0x24001200

0800ef84 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ef84:	b580      	push	{r7, lr}
 800ef86:	b088      	sub	sp, #32
 800ef88:	af02      	add	r7, sp, #8
 800ef8a:	6078      	str	r0, [r7, #4]
 800ef8c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ef8e:	4b23      	ldr	r3, [pc, #140]	@ (800f01c <prvProcessExpiredTimer+0x98>)
 800ef90:	681b      	ldr	r3, [r3, #0]
 800ef92:	68db      	ldr	r3, [r3, #12]
 800ef94:	68db      	ldr	r3, [r3, #12]
 800ef96:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ef98:	697b      	ldr	r3, [r7, #20]
 800ef9a:	3304      	adds	r3, #4
 800ef9c:	4618      	mov	r0, r3
 800ef9e:	f7fe fa57 	bl	800d450 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800efa2:	697b      	ldr	r3, [r7, #20]
 800efa4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800efa8:	f003 0304 	and.w	r3, r3, #4
 800efac:	2b00      	cmp	r3, #0
 800efae:	d023      	beq.n	800eff8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800efb0:	697b      	ldr	r3, [r7, #20]
 800efb2:	699a      	ldr	r2, [r3, #24]
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	18d1      	adds	r1, r2, r3
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	683a      	ldr	r2, [r7, #0]
 800efbc:	6978      	ldr	r0, [r7, #20]
 800efbe:	f000 f8d5 	bl	800f16c <prvInsertTimerInActiveList>
 800efc2:	4603      	mov	r3, r0
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	d020      	beq.n	800f00a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800efc8:	2300      	movs	r3, #0
 800efca:	9300      	str	r3, [sp, #0]
 800efcc:	2300      	movs	r3, #0
 800efce:	687a      	ldr	r2, [r7, #4]
 800efd0:	2100      	movs	r1, #0
 800efd2:	6978      	ldr	r0, [r7, #20]
 800efd4:	f7ff ff88 	bl	800eee8 <xTimerGenericCommand>
 800efd8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800efda:	693b      	ldr	r3, [r7, #16]
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d114      	bne.n	800f00a <prvProcessExpiredTimer+0x86>
	__asm volatile
 800efe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efe4:	f383 8811 	msr	BASEPRI, r3
 800efe8:	f3bf 8f6f 	isb	sy
 800efec:	f3bf 8f4f 	dsb	sy
 800eff0:	60fb      	str	r3, [r7, #12]
}
 800eff2:	bf00      	nop
 800eff4:	bf00      	nop
 800eff6:	e7fd      	b.n	800eff4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800eff8:	697b      	ldr	r3, [r7, #20]
 800effa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800effe:	f023 0301 	bic.w	r3, r3, #1
 800f002:	b2da      	uxtb	r2, r3
 800f004:	697b      	ldr	r3, [r7, #20]
 800f006:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f00a:	697b      	ldr	r3, [r7, #20]
 800f00c:	6a1b      	ldr	r3, [r3, #32]
 800f00e:	6978      	ldr	r0, [r7, #20]
 800f010:	4798      	blx	r3
}
 800f012:	bf00      	nop
 800f014:	3718      	adds	r7, #24
 800f016:	46bd      	mov	sp, r7
 800f018:	bd80      	pop	{r7, pc}
 800f01a:	bf00      	nop
 800f01c:	240011f8 	.word	0x240011f8

0800f020 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800f020:	b580      	push	{r7, lr}
 800f022:	b084      	sub	sp, #16
 800f024:	af00      	add	r7, sp, #0
 800f026:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f028:	f107 0308 	add.w	r3, r7, #8
 800f02c:	4618      	mov	r0, r3
 800f02e:	f000 f859 	bl	800f0e4 <prvGetNextExpireTime>
 800f032:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800f034:	68bb      	ldr	r3, [r7, #8]
 800f036:	4619      	mov	r1, r3
 800f038:	68f8      	ldr	r0, [r7, #12]
 800f03a:	f000 f805 	bl	800f048 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800f03e:	f000 f8d7 	bl	800f1f0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f042:	bf00      	nop
 800f044:	e7f0      	b.n	800f028 <prvTimerTask+0x8>
	...

0800f048 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800f048:	b580      	push	{r7, lr}
 800f04a:	b084      	sub	sp, #16
 800f04c:	af00      	add	r7, sp, #0
 800f04e:	6078      	str	r0, [r7, #4]
 800f050:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800f052:	f7ff f9d9 	bl	800e408 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f056:	f107 0308 	add.w	r3, r7, #8
 800f05a:	4618      	mov	r0, r3
 800f05c:	f000 f866 	bl	800f12c <prvSampleTimeNow>
 800f060:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800f062:	68bb      	ldr	r3, [r7, #8]
 800f064:	2b00      	cmp	r3, #0
 800f066:	d130      	bne.n	800f0ca <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f068:	683b      	ldr	r3, [r7, #0]
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d10a      	bne.n	800f084 <prvProcessTimerOrBlockTask+0x3c>
 800f06e:	687a      	ldr	r2, [r7, #4]
 800f070:	68fb      	ldr	r3, [r7, #12]
 800f072:	429a      	cmp	r2, r3
 800f074:	d806      	bhi.n	800f084 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800f076:	f7ff f9d5 	bl	800e424 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800f07a:	68f9      	ldr	r1, [r7, #12]
 800f07c:	6878      	ldr	r0, [r7, #4]
 800f07e:	f7ff ff81 	bl	800ef84 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800f082:	e024      	b.n	800f0ce <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800f084:	683b      	ldr	r3, [r7, #0]
 800f086:	2b00      	cmp	r3, #0
 800f088:	d008      	beq.n	800f09c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f08a:	4b13      	ldr	r3, [pc, #76]	@ (800f0d8 <prvProcessTimerOrBlockTask+0x90>)
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	681b      	ldr	r3, [r3, #0]
 800f090:	2b00      	cmp	r3, #0
 800f092:	d101      	bne.n	800f098 <prvProcessTimerOrBlockTask+0x50>
 800f094:	2301      	movs	r3, #1
 800f096:	e000      	b.n	800f09a <prvProcessTimerOrBlockTask+0x52>
 800f098:	2300      	movs	r3, #0
 800f09a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800f09c:	4b0f      	ldr	r3, [pc, #60]	@ (800f0dc <prvProcessTimerOrBlockTask+0x94>)
 800f09e:	6818      	ldr	r0, [r3, #0]
 800f0a0:	687a      	ldr	r2, [r7, #4]
 800f0a2:	68fb      	ldr	r3, [r7, #12]
 800f0a4:	1ad3      	subs	r3, r2, r3
 800f0a6:	683a      	ldr	r2, [r7, #0]
 800f0a8:	4619      	mov	r1, r3
 800f0aa:	f7fe fec1 	bl	800de30 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800f0ae:	f7ff f9b9 	bl	800e424 <xTaskResumeAll>
 800f0b2:	4603      	mov	r3, r0
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d10a      	bne.n	800f0ce <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800f0b8:	4b09      	ldr	r3, [pc, #36]	@ (800f0e0 <prvProcessTimerOrBlockTask+0x98>)
 800f0ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f0be:	601a      	str	r2, [r3, #0]
 800f0c0:	f3bf 8f4f 	dsb	sy
 800f0c4:	f3bf 8f6f 	isb	sy
}
 800f0c8:	e001      	b.n	800f0ce <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800f0ca:	f7ff f9ab 	bl	800e424 <xTaskResumeAll>
}
 800f0ce:	bf00      	nop
 800f0d0:	3710      	adds	r7, #16
 800f0d2:	46bd      	mov	sp, r7
 800f0d4:	bd80      	pop	{r7, pc}
 800f0d6:	bf00      	nop
 800f0d8:	240011fc 	.word	0x240011fc
 800f0dc:	24001200 	.word	0x24001200
 800f0e0:	e000ed04 	.word	0xe000ed04

0800f0e4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800f0e4:	b480      	push	{r7}
 800f0e6:	b085      	sub	sp, #20
 800f0e8:	af00      	add	r7, sp, #0
 800f0ea:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800f0ec:	4b0e      	ldr	r3, [pc, #56]	@ (800f128 <prvGetNextExpireTime+0x44>)
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	2b00      	cmp	r3, #0
 800f0f4:	d101      	bne.n	800f0fa <prvGetNextExpireTime+0x16>
 800f0f6:	2201      	movs	r2, #1
 800f0f8:	e000      	b.n	800f0fc <prvGetNextExpireTime+0x18>
 800f0fa:	2200      	movs	r2, #0
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	681b      	ldr	r3, [r3, #0]
 800f104:	2b00      	cmp	r3, #0
 800f106:	d105      	bne.n	800f114 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f108:	4b07      	ldr	r3, [pc, #28]	@ (800f128 <prvGetNextExpireTime+0x44>)
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	68db      	ldr	r3, [r3, #12]
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	60fb      	str	r3, [r7, #12]
 800f112:	e001      	b.n	800f118 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800f114:	2300      	movs	r3, #0
 800f116:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800f118:	68fb      	ldr	r3, [r7, #12]
}
 800f11a:	4618      	mov	r0, r3
 800f11c:	3714      	adds	r7, #20
 800f11e:	46bd      	mov	sp, r7
 800f120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f124:	4770      	bx	lr
 800f126:	bf00      	nop
 800f128:	240011f8 	.word	0x240011f8

0800f12c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800f12c:	b580      	push	{r7, lr}
 800f12e:	b084      	sub	sp, #16
 800f130:	af00      	add	r7, sp, #0
 800f132:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800f134:	f7ff fa14 	bl	800e560 <xTaskGetTickCount>
 800f138:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800f13a:	4b0b      	ldr	r3, [pc, #44]	@ (800f168 <prvSampleTimeNow+0x3c>)
 800f13c:	681b      	ldr	r3, [r3, #0]
 800f13e:	68fa      	ldr	r2, [r7, #12]
 800f140:	429a      	cmp	r2, r3
 800f142:	d205      	bcs.n	800f150 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800f144:	f000 f93a 	bl	800f3bc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	2201      	movs	r2, #1
 800f14c:	601a      	str	r2, [r3, #0]
 800f14e:	e002      	b.n	800f156 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	2200      	movs	r2, #0
 800f154:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800f156:	4a04      	ldr	r2, [pc, #16]	@ (800f168 <prvSampleTimeNow+0x3c>)
 800f158:	68fb      	ldr	r3, [r7, #12]
 800f15a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800f15c:	68fb      	ldr	r3, [r7, #12]
}
 800f15e:	4618      	mov	r0, r3
 800f160:	3710      	adds	r7, #16
 800f162:	46bd      	mov	sp, r7
 800f164:	bd80      	pop	{r7, pc}
 800f166:	bf00      	nop
 800f168:	24001208 	.word	0x24001208

0800f16c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800f16c:	b580      	push	{r7, lr}
 800f16e:	b086      	sub	sp, #24
 800f170:	af00      	add	r7, sp, #0
 800f172:	60f8      	str	r0, [r7, #12]
 800f174:	60b9      	str	r1, [r7, #8]
 800f176:	607a      	str	r2, [r7, #4]
 800f178:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800f17a:	2300      	movs	r3, #0
 800f17c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	68ba      	ldr	r2, [r7, #8]
 800f182:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f184:	68fb      	ldr	r3, [r7, #12]
 800f186:	68fa      	ldr	r2, [r7, #12]
 800f188:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800f18a:	68ba      	ldr	r2, [r7, #8]
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	429a      	cmp	r2, r3
 800f190:	d812      	bhi.n	800f1b8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f192:	687a      	ldr	r2, [r7, #4]
 800f194:	683b      	ldr	r3, [r7, #0]
 800f196:	1ad2      	subs	r2, r2, r3
 800f198:	68fb      	ldr	r3, [r7, #12]
 800f19a:	699b      	ldr	r3, [r3, #24]
 800f19c:	429a      	cmp	r2, r3
 800f19e:	d302      	bcc.n	800f1a6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800f1a0:	2301      	movs	r3, #1
 800f1a2:	617b      	str	r3, [r7, #20]
 800f1a4:	e01b      	b.n	800f1de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f1a6:	4b10      	ldr	r3, [pc, #64]	@ (800f1e8 <prvInsertTimerInActiveList+0x7c>)
 800f1a8:	681a      	ldr	r2, [r3, #0]
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	3304      	adds	r3, #4
 800f1ae:	4619      	mov	r1, r3
 800f1b0:	4610      	mov	r0, r2
 800f1b2:	f7fe f914 	bl	800d3de <vListInsert>
 800f1b6:	e012      	b.n	800f1de <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800f1b8:	687a      	ldr	r2, [r7, #4]
 800f1ba:	683b      	ldr	r3, [r7, #0]
 800f1bc:	429a      	cmp	r2, r3
 800f1be:	d206      	bcs.n	800f1ce <prvInsertTimerInActiveList+0x62>
 800f1c0:	68ba      	ldr	r2, [r7, #8]
 800f1c2:	683b      	ldr	r3, [r7, #0]
 800f1c4:	429a      	cmp	r2, r3
 800f1c6:	d302      	bcc.n	800f1ce <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800f1c8:	2301      	movs	r3, #1
 800f1ca:	617b      	str	r3, [r7, #20]
 800f1cc:	e007      	b.n	800f1de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f1ce:	4b07      	ldr	r3, [pc, #28]	@ (800f1ec <prvInsertTimerInActiveList+0x80>)
 800f1d0:	681a      	ldr	r2, [r3, #0]
 800f1d2:	68fb      	ldr	r3, [r7, #12]
 800f1d4:	3304      	adds	r3, #4
 800f1d6:	4619      	mov	r1, r3
 800f1d8:	4610      	mov	r0, r2
 800f1da:	f7fe f900 	bl	800d3de <vListInsert>
		}
	}

	return xProcessTimerNow;
 800f1de:	697b      	ldr	r3, [r7, #20]
}
 800f1e0:	4618      	mov	r0, r3
 800f1e2:	3718      	adds	r7, #24
 800f1e4:	46bd      	mov	sp, r7
 800f1e6:	bd80      	pop	{r7, pc}
 800f1e8:	240011fc 	.word	0x240011fc
 800f1ec:	240011f8 	.word	0x240011f8

0800f1f0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800f1f0:	b580      	push	{r7, lr}
 800f1f2:	b08e      	sub	sp, #56	@ 0x38
 800f1f4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f1f6:	e0ce      	b.n	800f396 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	da19      	bge.n	800f232 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800f1fe:	1d3b      	adds	r3, r7, #4
 800f200:	3304      	adds	r3, #4
 800f202:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800f204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f206:	2b00      	cmp	r3, #0
 800f208:	d10b      	bne.n	800f222 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800f20a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f20e:	f383 8811 	msr	BASEPRI, r3
 800f212:	f3bf 8f6f 	isb	sy
 800f216:	f3bf 8f4f 	dsb	sy
 800f21a:	61fb      	str	r3, [r7, #28]
}
 800f21c:	bf00      	nop
 800f21e:	bf00      	nop
 800f220:	e7fd      	b.n	800f21e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800f222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f228:	6850      	ldr	r0, [r2, #4]
 800f22a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f22c:	6892      	ldr	r2, [r2, #8]
 800f22e:	4611      	mov	r1, r2
 800f230:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	2b00      	cmp	r3, #0
 800f236:	f2c0 80ae 	blt.w	800f396 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800f23e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f240:	695b      	ldr	r3, [r3, #20]
 800f242:	2b00      	cmp	r3, #0
 800f244:	d004      	beq.n	800f250 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f248:	3304      	adds	r3, #4
 800f24a:	4618      	mov	r0, r3
 800f24c:	f7fe f900 	bl	800d450 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f250:	463b      	mov	r3, r7
 800f252:	4618      	mov	r0, r3
 800f254:	f7ff ff6a 	bl	800f12c <prvSampleTimeNow>
 800f258:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	2b09      	cmp	r3, #9
 800f25e:	f200 8097 	bhi.w	800f390 <prvProcessReceivedCommands+0x1a0>
 800f262:	a201      	add	r2, pc, #4	@ (adr r2, 800f268 <prvProcessReceivedCommands+0x78>)
 800f264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f268:	0800f291 	.word	0x0800f291
 800f26c:	0800f291 	.word	0x0800f291
 800f270:	0800f291 	.word	0x0800f291
 800f274:	0800f307 	.word	0x0800f307
 800f278:	0800f31b 	.word	0x0800f31b
 800f27c:	0800f367 	.word	0x0800f367
 800f280:	0800f291 	.word	0x0800f291
 800f284:	0800f291 	.word	0x0800f291
 800f288:	0800f307 	.word	0x0800f307
 800f28c:	0800f31b 	.word	0x0800f31b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f292:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f296:	f043 0301 	orr.w	r3, r3, #1
 800f29a:	b2da      	uxtb	r2, r3
 800f29c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f29e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f2a2:	68ba      	ldr	r2, [r7, #8]
 800f2a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2a6:	699b      	ldr	r3, [r3, #24]
 800f2a8:	18d1      	adds	r1, r2, r3
 800f2aa:	68bb      	ldr	r3, [r7, #8]
 800f2ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f2ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f2b0:	f7ff ff5c 	bl	800f16c <prvInsertTimerInActiveList>
 800f2b4:	4603      	mov	r3, r0
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d06c      	beq.n	800f394 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f2ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2bc:	6a1b      	ldr	r3, [r3, #32]
 800f2be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f2c0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f2c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f2c8:	f003 0304 	and.w	r3, r3, #4
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d061      	beq.n	800f394 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800f2d0:	68ba      	ldr	r2, [r7, #8]
 800f2d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2d4:	699b      	ldr	r3, [r3, #24]
 800f2d6:	441a      	add	r2, r3
 800f2d8:	2300      	movs	r3, #0
 800f2da:	9300      	str	r3, [sp, #0]
 800f2dc:	2300      	movs	r3, #0
 800f2de:	2100      	movs	r1, #0
 800f2e0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f2e2:	f7ff fe01 	bl	800eee8 <xTimerGenericCommand>
 800f2e6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800f2e8:	6a3b      	ldr	r3, [r7, #32]
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	d152      	bne.n	800f394 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800f2ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2f2:	f383 8811 	msr	BASEPRI, r3
 800f2f6:	f3bf 8f6f 	isb	sy
 800f2fa:	f3bf 8f4f 	dsb	sy
 800f2fe:	61bb      	str	r3, [r7, #24]
}
 800f300:	bf00      	nop
 800f302:	bf00      	nop
 800f304:	e7fd      	b.n	800f302 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f308:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f30c:	f023 0301 	bic.w	r3, r3, #1
 800f310:	b2da      	uxtb	r2, r3
 800f312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f314:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800f318:	e03d      	b.n	800f396 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f31a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f31c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f320:	f043 0301 	orr.w	r3, r3, #1
 800f324:	b2da      	uxtb	r2, r3
 800f326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f328:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f32c:	68ba      	ldr	r2, [r7, #8]
 800f32e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f330:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f334:	699b      	ldr	r3, [r3, #24]
 800f336:	2b00      	cmp	r3, #0
 800f338:	d10b      	bne.n	800f352 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800f33a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f33e:	f383 8811 	msr	BASEPRI, r3
 800f342:	f3bf 8f6f 	isb	sy
 800f346:	f3bf 8f4f 	dsb	sy
 800f34a:	617b      	str	r3, [r7, #20]
}
 800f34c:	bf00      	nop
 800f34e:	bf00      	nop
 800f350:	e7fd      	b.n	800f34e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f354:	699a      	ldr	r2, [r3, #24]
 800f356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f358:	18d1      	adds	r1, r2, r3
 800f35a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f35c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f35e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f360:	f7ff ff04 	bl	800f16c <prvInsertTimerInActiveList>
					break;
 800f364:	e017      	b.n	800f396 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800f366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f368:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f36c:	f003 0302 	and.w	r3, r3, #2
 800f370:	2b00      	cmp	r3, #0
 800f372:	d103      	bne.n	800f37c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800f374:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f376:	f000 fbe7 	bl	800fb48 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800f37a:	e00c      	b.n	800f396 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f37c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f37e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f382:	f023 0301 	bic.w	r3, r3, #1
 800f386:	b2da      	uxtb	r2, r3
 800f388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f38a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800f38e:	e002      	b.n	800f396 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800f390:	bf00      	nop
 800f392:	e000      	b.n	800f396 <prvProcessReceivedCommands+0x1a6>
					break;
 800f394:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f396:	4b08      	ldr	r3, [pc, #32]	@ (800f3b8 <prvProcessReceivedCommands+0x1c8>)
 800f398:	681b      	ldr	r3, [r3, #0]
 800f39a:	1d39      	adds	r1, r7, #4
 800f39c:	2200      	movs	r2, #0
 800f39e:	4618      	mov	r0, r3
 800f3a0:	f7fe fb2a 	bl	800d9f8 <xQueueReceive>
 800f3a4:	4603      	mov	r3, r0
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	f47f af26 	bne.w	800f1f8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800f3ac:	bf00      	nop
 800f3ae:	bf00      	nop
 800f3b0:	3730      	adds	r7, #48	@ 0x30
 800f3b2:	46bd      	mov	sp, r7
 800f3b4:	bd80      	pop	{r7, pc}
 800f3b6:	bf00      	nop
 800f3b8:	24001200 	.word	0x24001200

0800f3bc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800f3bc:	b580      	push	{r7, lr}
 800f3be:	b088      	sub	sp, #32
 800f3c0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f3c2:	e049      	b.n	800f458 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f3c4:	4b2e      	ldr	r3, [pc, #184]	@ (800f480 <prvSwitchTimerLists+0xc4>)
 800f3c6:	681b      	ldr	r3, [r3, #0]
 800f3c8:	68db      	ldr	r3, [r3, #12]
 800f3ca:	681b      	ldr	r3, [r3, #0]
 800f3cc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f3ce:	4b2c      	ldr	r3, [pc, #176]	@ (800f480 <prvSwitchTimerLists+0xc4>)
 800f3d0:	681b      	ldr	r3, [r3, #0]
 800f3d2:	68db      	ldr	r3, [r3, #12]
 800f3d4:	68db      	ldr	r3, [r3, #12]
 800f3d6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f3d8:	68fb      	ldr	r3, [r7, #12]
 800f3da:	3304      	adds	r3, #4
 800f3dc:	4618      	mov	r0, r3
 800f3de:	f7fe f837 	bl	800d450 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f3e2:	68fb      	ldr	r3, [r7, #12]
 800f3e4:	6a1b      	ldr	r3, [r3, #32]
 800f3e6:	68f8      	ldr	r0, [r7, #12]
 800f3e8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f3ea:	68fb      	ldr	r3, [r7, #12]
 800f3ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f3f0:	f003 0304 	and.w	r3, r3, #4
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d02f      	beq.n	800f458 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800f3f8:	68fb      	ldr	r3, [r7, #12]
 800f3fa:	699b      	ldr	r3, [r3, #24]
 800f3fc:	693a      	ldr	r2, [r7, #16]
 800f3fe:	4413      	add	r3, r2
 800f400:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800f402:	68ba      	ldr	r2, [r7, #8]
 800f404:	693b      	ldr	r3, [r7, #16]
 800f406:	429a      	cmp	r2, r3
 800f408:	d90e      	bls.n	800f428 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800f40a:	68fb      	ldr	r3, [r7, #12]
 800f40c:	68ba      	ldr	r2, [r7, #8]
 800f40e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f410:	68fb      	ldr	r3, [r7, #12]
 800f412:	68fa      	ldr	r2, [r7, #12]
 800f414:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f416:	4b1a      	ldr	r3, [pc, #104]	@ (800f480 <prvSwitchTimerLists+0xc4>)
 800f418:	681a      	ldr	r2, [r3, #0]
 800f41a:	68fb      	ldr	r3, [r7, #12]
 800f41c:	3304      	adds	r3, #4
 800f41e:	4619      	mov	r1, r3
 800f420:	4610      	mov	r0, r2
 800f422:	f7fd ffdc 	bl	800d3de <vListInsert>
 800f426:	e017      	b.n	800f458 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f428:	2300      	movs	r3, #0
 800f42a:	9300      	str	r3, [sp, #0]
 800f42c:	2300      	movs	r3, #0
 800f42e:	693a      	ldr	r2, [r7, #16]
 800f430:	2100      	movs	r1, #0
 800f432:	68f8      	ldr	r0, [r7, #12]
 800f434:	f7ff fd58 	bl	800eee8 <xTimerGenericCommand>
 800f438:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	2b00      	cmp	r3, #0
 800f43e:	d10b      	bne.n	800f458 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800f440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f444:	f383 8811 	msr	BASEPRI, r3
 800f448:	f3bf 8f6f 	isb	sy
 800f44c:	f3bf 8f4f 	dsb	sy
 800f450:	603b      	str	r3, [r7, #0]
}
 800f452:	bf00      	nop
 800f454:	bf00      	nop
 800f456:	e7fd      	b.n	800f454 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f458:	4b09      	ldr	r3, [pc, #36]	@ (800f480 <prvSwitchTimerLists+0xc4>)
 800f45a:	681b      	ldr	r3, [r3, #0]
 800f45c:	681b      	ldr	r3, [r3, #0]
 800f45e:	2b00      	cmp	r3, #0
 800f460:	d1b0      	bne.n	800f3c4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800f462:	4b07      	ldr	r3, [pc, #28]	@ (800f480 <prvSwitchTimerLists+0xc4>)
 800f464:	681b      	ldr	r3, [r3, #0]
 800f466:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800f468:	4b06      	ldr	r3, [pc, #24]	@ (800f484 <prvSwitchTimerLists+0xc8>)
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	4a04      	ldr	r2, [pc, #16]	@ (800f480 <prvSwitchTimerLists+0xc4>)
 800f46e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800f470:	4a04      	ldr	r2, [pc, #16]	@ (800f484 <prvSwitchTimerLists+0xc8>)
 800f472:	697b      	ldr	r3, [r7, #20]
 800f474:	6013      	str	r3, [r2, #0]
}
 800f476:	bf00      	nop
 800f478:	3718      	adds	r7, #24
 800f47a:	46bd      	mov	sp, r7
 800f47c:	bd80      	pop	{r7, pc}
 800f47e:	bf00      	nop
 800f480:	240011f8 	.word	0x240011f8
 800f484:	240011fc 	.word	0x240011fc

0800f488 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800f488:	b580      	push	{r7, lr}
 800f48a:	b082      	sub	sp, #8
 800f48c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800f48e:	f000 f96b 	bl	800f768 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800f492:	4b15      	ldr	r3, [pc, #84]	@ (800f4e8 <prvCheckForValidListAndQueue+0x60>)
 800f494:	681b      	ldr	r3, [r3, #0]
 800f496:	2b00      	cmp	r3, #0
 800f498:	d120      	bne.n	800f4dc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800f49a:	4814      	ldr	r0, [pc, #80]	@ (800f4ec <prvCheckForValidListAndQueue+0x64>)
 800f49c:	f7fd ff4e 	bl	800d33c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800f4a0:	4813      	ldr	r0, [pc, #76]	@ (800f4f0 <prvCheckForValidListAndQueue+0x68>)
 800f4a2:	f7fd ff4b 	bl	800d33c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800f4a6:	4b13      	ldr	r3, [pc, #76]	@ (800f4f4 <prvCheckForValidListAndQueue+0x6c>)
 800f4a8:	4a10      	ldr	r2, [pc, #64]	@ (800f4ec <prvCheckForValidListAndQueue+0x64>)
 800f4aa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800f4ac:	4b12      	ldr	r3, [pc, #72]	@ (800f4f8 <prvCheckForValidListAndQueue+0x70>)
 800f4ae:	4a10      	ldr	r2, [pc, #64]	@ (800f4f0 <prvCheckForValidListAndQueue+0x68>)
 800f4b0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f4b2:	2300      	movs	r3, #0
 800f4b4:	9300      	str	r3, [sp, #0]
 800f4b6:	4b11      	ldr	r3, [pc, #68]	@ (800f4fc <prvCheckForValidListAndQueue+0x74>)
 800f4b8:	4a11      	ldr	r2, [pc, #68]	@ (800f500 <prvCheckForValidListAndQueue+0x78>)
 800f4ba:	2110      	movs	r1, #16
 800f4bc:	200a      	movs	r0, #10
 800f4be:	f7fe f85b 	bl	800d578 <xQueueGenericCreateStatic>
 800f4c2:	4603      	mov	r3, r0
 800f4c4:	4a08      	ldr	r2, [pc, #32]	@ (800f4e8 <prvCheckForValidListAndQueue+0x60>)
 800f4c6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800f4c8:	4b07      	ldr	r3, [pc, #28]	@ (800f4e8 <prvCheckForValidListAndQueue+0x60>)
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	2b00      	cmp	r3, #0
 800f4ce:	d005      	beq.n	800f4dc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800f4d0:	4b05      	ldr	r3, [pc, #20]	@ (800f4e8 <prvCheckForValidListAndQueue+0x60>)
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	490b      	ldr	r1, [pc, #44]	@ (800f504 <prvCheckForValidListAndQueue+0x7c>)
 800f4d6:	4618      	mov	r0, r3
 800f4d8:	f7fe fc80 	bl	800dddc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f4dc:	f000 f976 	bl	800f7cc <vPortExitCritical>
}
 800f4e0:	bf00      	nop
 800f4e2:	46bd      	mov	sp, r7
 800f4e4:	bd80      	pop	{r7, pc}
 800f4e6:	bf00      	nop
 800f4e8:	24001200 	.word	0x24001200
 800f4ec:	240011d0 	.word	0x240011d0
 800f4f0:	240011e4 	.word	0x240011e4
 800f4f4:	240011f8 	.word	0x240011f8
 800f4f8:	240011fc 	.word	0x240011fc
 800f4fc:	240012ac 	.word	0x240012ac
 800f500:	2400120c 	.word	0x2400120c
 800f504:	080155ac 	.word	0x080155ac

0800f508 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f508:	b480      	push	{r7}
 800f50a:	b085      	sub	sp, #20
 800f50c:	af00      	add	r7, sp, #0
 800f50e:	60f8      	str	r0, [r7, #12]
 800f510:	60b9      	str	r1, [r7, #8]
 800f512:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f514:	68fb      	ldr	r3, [r7, #12]
 800f516:	3b04      	subs	r3, #4
 800f518:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f51a:	68fb      	ldr	r3, [r7, #12]
 800f51c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800f520:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	3b04      	subs	r3, #4
 800f526:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f528:	68bb      	ldr	r3, [r7, #8]
 800f52a:	f023 0201 	bic.w	r2, r3, #1
 800f52e:	68fb      	ldr	r3, [r7, #12]
 800f530:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f532:	68fb      	ldr	r3, [r7, #12]
 800f534:	3b04      	subs	r3, #4
 800f536:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f538:	4a0c      	ldr	r2, [pc, #48]	@ (800f56c <pxPortInitialiseStack+0x64>)
 800f53a:	68fb      	ldr	r3, [r7, #12]
 800f53c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f53e:	68fb      	ldr	r3, [r7, #12]
 800f540:	3b14      	subs	r3, #20
 800f542:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f544:	687a      	ldr	r2, [r7, #4]
 800f546:	68fb      	ldr	r3, [r7, #12]
 800f548:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	3b04      	subs	r3, #4
 800f54e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f550:	68fb      	ldr	r3, [r7, #12]
 800f552:	f06f 0202 	mvn.w	r2, #2
 800f556:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f558:	68fb      	ldr	r3, [r7, #12]
 800f55a:	3b20      	subs	r3, #32
 800f55c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f55e:	68fb      	ldr	r3, [r7, #12]
}
 800f560:	4618      	mov	r0, r3
 800f562:	3714      	adds	r7, #20
 800f564:	46bd      	mov	sp, r7
 800f566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f56a:	4770      	bx	lr
 800f56c:	0800f571 	.word	0x0800f571

0800f570 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f570:	b480      	push	{r7}
 800f572:	b085      	sub	sp, #20
 800f574:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f576:	2300      	movs	r3, #0
 800f578:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f57a:	4b13      	ldr	r3, [pc, #76]	@ (800f5c8 <prvTaskExitError+0x58>)
 800f57c:	681b      	ldr	r3, [r3, #0]
 800f57e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f582:	d00b      	beq.n	800f59c <prvTaskExitError+0x2c>
	__asm volatile
 800f584:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f588:	f383 8811 	msr	BASEPRI, r3
 800f58c:	f3bf 8f6f 	isb	sy
 800f590:	f3bf 8f4f 	dsb	sy
 800f594:	60fb      	str	r3, [r7, #12]
}
 800f596:	bf00      	nop
 800f598:	bf00      	nop
 800f59a:	e7fd      	b.n	800f598 <prvTaskExitError+0x28>
	__asm volatile
 800f59c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5a0:	f383 8811 	msr	BASEPRI, r3
 800f5a4:	f3bf 8f6f 	isb	sy
 800f5a8:	f3bf 8f4f 	dsb	sy
 800f5ac:	60bb      	str	r3, [r7, #8]
}
 800f5ae:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f5b0:	bf00      	nop
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	2b00      	cmp	r3, #0
 800f5b6:	d0fc      	beq.n	800f5b2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f5b8:	bf00      	nop
 800f5ba:	bf00      	nop
 800f5bc:	3714      	adds	r7, #20
 800f5be:	46bd      	mov	sp, r7
 800f5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5c4:	4770      	bx	lr
 800f5c6:	bf00      	nop
 800f5c8:	2400009c 	.word	0x2400009c
 800f5cc:	00000000 	.word	0x00000000

0800f5d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f5d0:	4b07      	ldr	r3, [pc, #28]	@ (800f5f0 <pxCurrentTCBConst2>)
 800f5d2:	6819      	ldr	r1, [r3, #0]
 800f5d4:	6808      	ldr	r0, [r1, #0]
 800f5d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5da:	f380 8809 	msr	PSP, r0
 800f5de:	f3bf 8f6f 	isb	sy
 800f5e2:	f04f 0000 	mov.w	r0, #0
 800f5e6:	f380 8811 	msr	BASEPRI, r0
 800f5ea:	4770      	bx	lr
 800f5ec:	f3af 8000 	nop.w

0800f5f0 <pxCurrentTCBConst2>:
 800f5f0:	24000cd0 	.word	0x24000cd0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f5f4:	bf00      	nop
 800f5f6:	bf00      	nop

0800f5f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f5f8:	4808      	ldr	r0, [pc, #32]	@ (800f61c <prvPortStartFirstTask+0x24>)
 800f5fa:	6800      	ldr	r0, [r0, #0]
 800f5fc:	6800      	ldr	r0, [r0, #0]
 800f5fe:	f380 8808 	msr	MSP, r0
 800f602:	f04f 0000 	mov.w	r0, #0
 800f606:	f380 8814 	msr	CONTROL, r0
 800f60a:	b662      	cpsie	i
 800f60c:	b661      	cpsie	f
 800f60e:	f3bf 8f4f 	dsb	sy
 800f612:	f3bf 8f6f 	isb	sy
 800f616:	df00      	svc	0
 800f618:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f61a:	bf00      	nop
 800f61c:	e000ed08 	.word	0xe000ed08

0800f620 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f620:	b580      	push	{r7, lr}
 800f622:	b086      	sub	sp, #24
 800f624:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f626:	4b47      	ldr	r3, [pc, #284]	@ (800f744 <xPortStartScheduler+0x124>)
 800f628:	681b      	ldr	r3, [r3, #0]
 800f62a:	4a47      	ldr	r2, [pc, #284]	@ (800f748 <xPortStartScheduler+0x128>)
 800f62c:	4293      	cmp	r3, r2
 800f62e:	d10b      	bne.n	800f648 <xPortStartScheduler+0x28>
	__asm volatile
 800f630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f634:	f383 8811 	msr	BASEPRI, r3
 800f638:	f3bf 8f6f 	isb	sy
 800f63c:	f3bf 8f4f 	dsb	sy
 800f640:	613b      	str	r3, [r7, #16]
}
 800f642:	bf00      	nop
 800f644:	bf00      	nop
 800f646:	e7fd      	b.n	800f644 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f648:	4b3e      	ldr	r3, [pc, #248]	@ (800f744 <xPortStartScheduler+0x124>)
 800f64a:	681b      	ldr	r3, [r3, #0]
 800f64c:	4a3f      	ldr	r2, [pc, #252]	@ (800f74c <xPortStartScheduler+0x12c>)
 800f64e:	4293      	cmp	r3, r2
 800f650:	d10b      	bne.n	800f66a <xPortStartScheduler+0x4a>
	__asm volatile
 800f652:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f656:	f383 8811 	msr	BASEPRI, r3
 800f65a:	f3bf 8f6f 	isb	sy
 800f65e:	f3bf 8f4f 	dsb	sy
 800f662:	60fb      	str	r3, [r7, #12]
}
 800f664:	bf00      	nop
 800f666:	bf00      	nop
 800f668:	e7fd      	b.n	800f666 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f66a:	4b39      	ldr	r3, [pc, #228]	@ (800f750 <xPortStartScheduler+0x130>)
 800f66c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f66e:	697b      	ldr	r3, [r7, #20]
 800f670:	781b      	ldrb	r3, [r3, #0]
 800f672:	b2db      	uxtb	r3, r3
 800f674:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f676:	697b      	ldr	r3, [r7, #20]
 800f678:	22ff      	movs	r2, #255	@ 0xff
 800f67a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f67c:	697b      	ldr	r3, [r7, #20]
 800f67e:	781b      	ldrb	r3, [r3, #0]
 800f680:	b2db      	uxtb	r3, r3
 800f682:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f684:	78fb      	ldrb	r3, [r7, #3]
 800f686:	b2db      	uxtb	r3, r3
 800f688:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800f68c:	b2da      	uxtb	r2, r3
 800f68e:	4b31      	ldr	r3, [pc, #196]	@ (800f754 <xPortStartScheduler+0x134>)
 800f690:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f692:	4b31      	ldr	r3, [pc, #196]	@ (800f758 <xPortStartScheduler+0x138>)
 800f694:	2207      	movs	r2, #7
 800f696:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f698:	e009      	b.n	800f6ae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800f69a:	4b2f      	ldr	r3, [pc, #188]	@ (800f758 <xPortStartScheduler+0x138>)
 800f69c:	681b      	ldr	r3, [r3, #0]
 800f69e:	3b01      	subs	r3, #1
 800f6a0:	4a2d      	ldr	r2, [pc, #180]	@ (800f758 <xPortStartScheduler+0x138>)
 800f6a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f6a4:	78fb      	ldrb	r3, [r7, #3]
 800f6a6:	b2db      	uxtb	r3, r3
 800f6a8:	005b      	lsls	r3, r3, #1
 800f6aa:	b2db      	uxtb	r3, r3
 800f6ac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f6ae:	78fb      	ldrb	r3, [r7, #3]
 800f6b0:	b2db      	uxtb	r3, r3
 800f6b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f6b6:	2b80      	cmp	r3, #128	@ 0x80
 800f6b8:	d0ef      	beq.n	800f69a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f6ba:	4b27      	ldr	r3, [pc, #156]	@ (800f758 <xPortStartScheduler+0x138>)
 800f6bc:	681b      	ldr	r3, [r3, #0]
 800f6be:	f1c3 0307 	rsb	r3, r3, #7
 800f6c2:	2b04      	cmp	r3, #4
 800f6c4:	d00b      	beq.n	800f6de <xPortStartScheduler+0xbe>
	__asm volatile
 800f6c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6ca:	f383 8811 	msr	BASEPRI, r3
 800f6ce:	f3bf 8f6f 	isb	sy
 800f6d2:	f3bf 8f4f 	dsb	sy
 800f6d6:	60bb      	str	r3, [r7, #8]
}
 800f6d8:	bf00      	nop
 800f6da:	bf00      	nop
 800f6dc:	e7fd      	b.n	800f6da <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f6de:	4b1e      	ldr	r3, [pc, #120]	@ (800f758 <xPortStartScheduler+0x138>)
 800f6e0:	681b      	ldr	r3, [r3, #0]
 800f6e2:	021b      	lsls	r3, r3, #8
 800f6e4:	4a1c      	ldr	r2, [pc, #112]	@ (800f758 <xPortStartScheduler+0x138>)
 800f6e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f6e8:	4b1b      	ldr	r3, [pc, #108]	@ (800f758 <xPortStartScheduler+0x138>)
 800f6ea:	681b      	ldr	r3, [r3, #0]
 800f6ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800f6f0:	4a19      	ldr	r2, [pc, #100]	@ (800f758 <xPortStartScheduler+0x138>)
 800f6f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	b2da      	uxtb	r2, r3
 800f6f8:	697b      	ldr	r3, [r7, #20]
 800f6fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f6fc:	4b17      	ldr	r3, [pc, #92]	@ (800f75c <xPortStartScheduler+0x13c>)
 800f6fe:	681b      	ldr	r3, [r3, #0]
 800f700:	4a16      	ldr	r2, [pc, #88]	@ (800f75c <xPortStartScheduler+0x13c>)
 800f702:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800f706:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f708:	4b14      	ldr	r3, [pc, #80]	@ (800f75c <xPortStartScheduler+0x13c>)
 800f70a:	681b      	ldr	r3, [r3, #0]
 800f70c:	4a13      	ldr	r2, [pc, #76]	@ (800f75c <xPortStartScheduler+0x13c>)
 800f70e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800f712:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f714:	f000 f8da 	bl	800f8cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f718:	4b11      	ldr	r3, [pc, #68]	@ (800f760 <xPortStartScheduler+0x140>)
 800f71a:	2200      	movs	r2, #0
 800f71c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f71e:	f000 f8f9 	bl	800f914 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f722:	4b10      	ldr	r3, [pc, #64]	@ (800f764 <xPortStartScheduler+0x144>)
 800f724:	681b      	ldr	r3, [r3, #0]
 800f726:	4a0f      	ldr	r2, [pc, #60]	@ (800f764 <xPortStartScheduler+0x144>)
 800f728:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800f72c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f72e:	f7ff ff63 	bl	800f5f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f732:	f7ff f805 	bl	800e740 <vTaskSwitchContext>
	prvTaskExitError();
 800f736:	f7ff ff1b 	bl	800f570 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f73a:	2300      	movs	r3, #0
}
 800f73c:	4618      	mov	r0, r3
 800f73e:	3718      	adds	r7, #24
 800f740:	46bd      	mov	sp, r7
 800f742:	bd80      	pop	{r7, pc}
 800f744:	e000ed00 	.word	0xe000ed00
 800f748:	410fc271 	.word	0x410fc271
 800f74c:	410fc270 	.word	0x410fc270
 800f750:	e000e400 	.word	0xe000e400
 800f754:	240012fc 	.word	0x240012fc
 800f758:	24001300 	.word	0x24001300
 800f75c:	e000ed20 	.word	0xe000ed20
 800f760:	2400009c 	.word	0x2400009c
 800f764:	e000ef34 	.word	0xe000ef34

0800f768 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f768:	b480      	push	{r7}
 800f76a:	b083      	sub	sp, #12
 800f76c:	af00      	add	r7, sp, #0
	__asm volatile
 800f76e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f772:	f383 8811 	msr	BASEPRI, r3
 800f776:	f3bf 8f6f 	isb	sy
 800f77a:	f3bf 8f4f 	dsb	sy
 800f77e:	607b      	str	r3, [r7, #4]
}
 800f780:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f782:	4b10      	ldr	r3, [pc, #64]	@ (800f7c4 <vPortEnterCritical+0x5c>)
 800f784:	681b      	ldr	r3, [r3, #0]
 800f786:	3301      	adds	r3, #1
 800f788:	4a0e      	ldr	r2, [pc, #56]	@ (800f7c4 <vPortEnterCritical+0x5c>)
 800f78a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f78c:	4b0d      	ldr	r3, [pc, #52]	@ (800f7c4 <vPortEnterCritical+0x5c>)
 800f78e:	681b      	ldr	r3, [r3, #0]
 800f790:	2b01      	cmp	r3, #1
 800f792:	d110      	bne.n	800f7b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f794:	4b0c      	ldr	r3, [pc, #48]	@ (800f7c8 <vPortEnterCritical+0x60>)
 800f796:	681b      	ldr	r3, [r3, #0]
 800f798:	b2db      	uxtb	r3, r3
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	d00b      	beq.n	800f7b6 <vPortEnterCritical+0x4e>
	__asm volatile
 800f79e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7a2:	f383 8811 	msr	BASEPRI, r3
 800f7a6:	f3bf 8f6f 	isb	sy
 800f7aa:	f3bf 8f4f 	dsb	sy
 800f7ae:	603b      	str	r3, [r7, #0]
}
 800f7b0:	bf00      	nop
 800f7b2:	bf00      	nop
 800f7b4:	e7fd      	b.n	800f7b2 <vPortEnterCritical+0x4a>
	}
}
 800f7b6:	bf00      	nop
 800f7b8:	370c      	adds	r7, #12
 800f7ba:	46bd      	mov	sp, r7
 800f7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7c0:	4770      	bx	lr
 800f7c2:	bf00      	nop
 800f7c4:	2400009c 	.word	0x2400009c
 800f7c8:	e000ed04 	.word	0xe000ed04

0800f7cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f7cc:	b480      	push	{r7}
 800f7ce:	b083      	sub	sp, #12
 800f7d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f7d2:	4b12      	ldr	r3, [pc, #72]	@ (800f81c <vPortExitCritical+0x50>)
 800f7d4:	681b      	ldr	r3, [r3, #0]
 800f7d6:	2b00      	cmp	r3, #0
 800f7d8:	d10b      	bne.n	800f7f2 <vPortExitCritical+0x26>
	__asm volatile
 800f7da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7de:	f383 8811 	msr	BASEPRI, r3
 800f7e2:	f3bf 8f6f 	isb	sy
 800f7e6:	f3bf 8f4f 	dsb	sy
 800f7ea:	607b      	str	r3, [r7, #4]
}
 800f7ec:	bf00      	nop
 800f7ee:	bf00      	nop
 800f7f0:	e7fd      	b.n	800f7ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f7f2:	4b0a      	ldr	r3, [pc, #40]	@ (800f81c <vPortExitCritical+0x50>)
 800f7f4:	681b      	ldr	r3, [r3, #0]
 800f7f6:	3b01      	subs	r3, #1
 800f7f8:	4a08      	ldr	r2, [pc, #32]	@ (800f81c <vPortExitCritical+0x50>)
 800f7fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f7fc:	4b07      	ldr	r3, [pc, #28]	@ (800f81c <vPortExitCritical+0x50>)
 800f7fe:	681b      	ldr	r3, [r3, #0]
 800f800:	2b00      	cmp	r3, #0
 800f802:	d105      	bne.n	800f810 <vPortExitCritical+0x44>
 800f804:	2300      	movs	r3, #0
 800f806:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f808:	683b      	ldr	r3, [r7, #0]
 800f80a:	f383 8811 	msr	BASEPRI, r3
}
 800f80e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f810:	bf00      	nop
 800f812:	370c      	adds	r7, #12
 800f814:	46bd      	mov	sp, r7
 800f816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f81a:	4770      	bx	lr
 800f81c:	2400009c 	.word	0x2400009c

0800f820 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f820:	f3ef 8009 	mrs	r0, PSP
 800f824:	f3bf 8f6f 	isb	sy
 800f828:	4b15      	ldr	r3, [pc, #84]	@ (800f880 <pxCurrentTCBConst>)
 800f82a:	681a      	ldr	r2, [r3, #0]
 800f82c:	f01e 0f10 	tst.w	lr, #16
 800f830:	bf08      	it	eq
 800f832:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f836:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f83a:	6010      	str	r0, [r2, #0]
 800f83c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f840:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800f844:	f380 8811 	msr	BASEPRI, r0
 800f848:	f3bf 8f4f 	dsb	sy
 800f84c:	f3bf 8f6f 	isb	sy
 800f850:	f7fe ff76 	bl	800e740 <vTaskSwitchContext>
 800f854:	f04f 0000 	mov.w	r0, #0
 800f858:	f380 8811 	msr	BASEPRI, r0
 800f85c:	bc09      	pop	{r0, r3}
 800f85e:	6819      	ldr	r1, [r3, #0]
 800f860:	6808      	ldr	r0, [r1, #0]
 800f862:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f866:	f01e 0f10 	tst.w	lr, #16
 800f86a:	bf08      	it	eq
 800f86c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f870:	f380 8809 	msr	PSP, r0
 800f874:	f3bf 8f6f 	isb	sy
 800f878:	4770      	bx	lr
 800f87a:	bf00      	nop
 800f87c:	f3af 8000 	nop.w

0800f880 <pxCurrentTCBConst>:
 800f880:	24000cd0 	.word	0x24000cd0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f884:	bf00      	nop
 800f886:	bf00      	nop

0800f888 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f888:	b580      	push	{r7, lr}
 800f88a:	b082      	sub	sp, #8
 800f88c:	af00      	add	r7, sp, #0
	__asm volatile
 800f88e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f892:	f383 8811 	msr	BASEPRI, r3
 800f896:	f3bf 8f6f 	isb	sy
 800f89a:	f3bf 8f4f 	dsb	sy
 800f89e:	607b      	str	r3, [r7, #4]
}
 800f8a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f8a2:	f7fe fe93 	bl	800e5cc <xTaskIncrementTick>
 800f8a6:	4603      	mov	r3, r0
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	d003      	beq.n	800f8b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f8ac:	4b06      	ldr	r3, [pc, #24]	@ (800f8c8 <xPortSysTickHandler+0x40>)
 800f8ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f8b2:	601a      	str	r2, [r3, #0]
 800f8b4:	2300      	movs	r3, #0
 800f8b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f8b8:	683b      	ldr	r3, [r7, #0]
 800f8ba:	f383 8811 	msr	BASEPRI, r3
}
 800f8be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f8c0:	bf00      	nop
 800f8c2:	3708      	adds	r7, #8
 800f8c4:	46bd      	mov	sp, r7
 800f8c6:	bd80      	pop	{r7, pc}
 800f8c8:	e000ed04 	.word	0xe000ed04

0800f8cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f8cc:	b480      	push	{r7}
 800f8ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f8d0:	4b0b      	ldr	r3, [pc, #44]	@ (800f900 <vPortSetupTimerInterrupt+0x34>)
 800f8d2:	2200      	movs	r2, #0
 800f8d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f8d6:	4b0b      	ldr	r3, [pc, #44]	@ (800f904 <vPortSetupTimerInterrupt+0x38>)
 800f8d8:	2200      	movs	r2, #0
 800f8da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f8dc:	4b0a      	ldr	r3, [pc, #40]	@ (800f908 <vPortSetupTimerInterrupt+0x3c>)
 800f8de:	681b      	ldr	r3, [r3, #0]
 800f8e0:	4a0a      	ldr	r2, [pc, #40]	@ (800f90c <vPortSetupTimerInterrupt+0x40>)
 800f8e2:	fba2 2303 	umull	r2, r3, r2, r3
 800f8e6:	099b      	lsrs	r3, r3, #6
 800f8e8:	4a09      	ldr	r2, [pc, #36]	@ (800f910 <vPortSetupTimerInterrupt+0x44>)
 800f8ea:	3b01      	subs	r3, #1
 800f8ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f8ee:	4b04      	ldr	r3, [pc, #16]	@ (800f900 <vPortSetupTimerInterrupt+0x34>)
 800f8f0:	2207      	movs	r2, #7
 800f8f2:	601a      	str	r2, [r3, #0]
}
 800f8f4:	bf00      	nop
 800f8f6:	46bd      	mov	sp, r7
 800f8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8fc:	4770      	bx	lr
 800f8fe:	bf00      	nop
 800f900:	e000e010 	.word	0xe000e010
 800f904:	e000e018 	.word	0xe000e018
 800f908:	24000000 	.word	0x24000000
 800f90c:	10624dd3 	.word	0x10624dd3
 800f910:	e000e014 	.word	0xe000e014

0800f914 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f914:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800f924 <vPortEnableVFP+0x10>
 800f918:	6801      	ldr	r1, [r0, #0]
 800f91a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800f91e:	6001      	str	r1, [r0, #0]
 800f920:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f922:	bf00      	nop
 800f924:	e000ed88 	.word	0xe000ed88

0800f928 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f928:	b480      	push	{r7}
 800f92a:	b085      	sub	sp, #20
 800f92c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f92e:	f3ef 8305 	mrs	r3, IPSR
 800f932:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f934:	68fb      	ldr	r3, [r7, #12]
 800f936:	2b0f      	cmp	r3, #15
 800f938:	d915      	bls.n	800f966 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f93a:	4a18      	ldr	r2, [pc, #96]	@ (800f99c <vPortValidateInterruptPriority+0x74>)
 800f93c:	68fb      	ldr	r3, [r7, #12]
 800f93e:	4413      	add	r3, r2
 800f940:	781b      	ldrb	r3, [r3, #0]
 800f942:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f944:	4b16      	ldr	r3, [pc, #88]	@ (800f9a0 <vPortValidateInterruptPriority+0x78>)
 800f946:	781b      	ldrb	r3, [r3, #0]
 800f948:	7afa      	ldrb	r2, [r7, #11]
 800f94a:	429a      	cmp	r2, r3
 800f94c:	d20b      	bcs.n	800f966 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800f94e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f952:	f383 8811 	msr	BASEPRI, r3
 800f956:	f3bf 8f6f 	isb	sy
 800f95a:	f3bf 8f4f 	dsb	sy
 800f95e:	607b      	str	r3, [r7, #4]
}
 800f960:	bf00      	nop
 800f962:	bf00      	nop
 800f964:	e7fd      	b.n	800f962 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f966:	4b0f      	ldr	r3, [pc, #60]	@ (800f9a4 <vPortValidateInterruptPriority+0x7c>)
 800f968:	681b      	ldr	r3, [r3, #0]
 800f96a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800f96e:	4b0e      	ldr	r3, [pc, #56]	@ (800f9a8 <vPortValidateInterruptPriority+0x80>)
 800f970:	681b      	ldr	r3, [r3, #0]
 800f972:	429a      	cmp	r2, r3
 800f974:	d90b      	bls.n	800f98e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800f976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f97a:	f383 8811 	msr	BASEPRI, r3
 800f97e:	f3bf 8f6f 	isb	sy
 800f982:	f3bf 8f4f 	dsb	sy
 800f986:	603b      	str	r3, [r7, #0]
}
 800f988:	bf00      	nop
 800f98a:	bf00      	nop
 800f98c:	e7fd      	b.n	800f98a <vPortValidateInterruptPriority+0x62>
	}
 800f98e:	bf00      	nop
 800f990:	3714      	adds	r7, #20
 800f992:	46bd      	mov	sp, r7
 800f994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f998:	4770      	bx	lr
 800f99a:	bf00      	nop
 800f99c:	e000e3f0 	.word	0xe000e3f0
 800f9a0:	240012fc 	.word	0x240012fc
 800f9a4:	e000ed0c 	.word	0xe000ed0c
 800f9a8:	24001300 	.word	0x24001300

0800f9ac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f9ac:	b580      	push	{r7, lr}
 800f9ae:	b08a      	sub	sp, #40	@ 0x28
 800f9b0:	af00      	add	r7, sp, #0
 800f9b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f9b4:	2300      	movs	r3, #0
 800f9b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f9b8:	f7fe fd26 	bl	800e408 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f9bc:	4b5c      	ldr	r3, [pc, #368]	@ (800fb30 <pvPortMalloc+0x184>)
 800f9be:	681b      	ldr	r3, [r3, #0]
 800f9c0:	2b00      	cmp	r3, #0
 800f9c2:	d101      	bne.n	800f9c8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f9c4:	f000 f924 	bl	800fc10 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f9c8:	4b5a      	ldr	r3, [pc, #360]	@ (800fb34 <pvPortMalloc+0x188>)
 800f9ca:	681a      	ldr	r2, [r3, #0]
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	4013      	ands	r3, r2
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	f040 8095 	bne.w	800fb00 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	2b00      	cmp	r3, #0
 800f9da:	d01e      	beq.n	800fa1a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800f9dc:	2208      	movs	r2, #8
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	4413      	add	r3, r2
 800f9e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	f003 0307 	and.w	r3, r3, #7
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d015      	beq.n	800fa1a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	f023 0307 	bic.w	r3, r3, #7
 800f9f4:	3308      	adds	r3, #8
 800f9f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	f003 0307 	and.w	r3, r3, #7
 800f9fe:	2b00      	cmp	r3, #0
 800fa00:	d00b      	beq.n	800fa1a <pvPortMalloc+0x6e>
	__asm volatile
 800fa02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa06:	f383 8811 	msr	BASEPRI, r3
 800fa0a:	f3bf 8f6f 	isb	sy
 800fa0e:	f3bf 8f4f 	dsb	sy
 800fa12:	617b      	str	r3, [r7, #20]
}
 800fa14:	bf00      	nop
 800fa16:	bf00      	nop
 800fa18:	e7fd      	b.n	800fa16 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	2b00      	cmp	r3, #0
 800fa1e:	d06f      	beq.n	800fb00 <pvPortMalloc+0x154>
 800fa20:	4b45      	ldr	r3, [pc, #276]	@ (800fb38 <pvPortMalloc+0x18c>)
 800fa22:	681b      	ldr	r3, [r3, #0]
 800fa24:	687a      	ldr	r2, [r7, #4]
 800fa26:	429a      	cmp	r2, r3
 800fa28:	d86a      	bhi.n	800fb00 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800fa2a:	4b44      	ldr	r3, [pc, #272]	@ (800fb3c <pvPortMalloc+0x190>)
 800fa2c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800fa2e:	4b43      	ldr	r3, [pc, #268]	@ (800fb3c <pvPortMalloc+0x190>)
 800fa30:	681b      	ldr	r3, [r3, #0]
 800fa32:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fa34:	e004      	b.n	800fa40 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800fa36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa38:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800fa3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa3c:	681b      	ldr	r3, [r3, #0]
 800fa3e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fa40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa42:	685b      	ldr	r3, [r3, #4]
 800fa44:	687a      	ldr	r2, [r7, #4]
 800fa46:	429a      	cmp	r2, r3
 800fa48:	d903      	bls.n	800fa52 <pvPortMalloc+0xa6>
 800fa4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	2b00      	cmp	r3, #0
 800fa50:	d1f1      	bne.n	800fa36 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800fa52:	4b37      	ldr	r3, [pc, #220]	@ (800fb30 <pvPortMalloc+0x184>)
 800fa54:	681b      	ldr	r3, [r3, #0]
 800fa56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fa58:	429a      	cmp	r2, r3
 800fa5a:	d051      	beq.n	800fb00 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800fa5c:	6a3b      	ldr	r3, [r7, #32]
 800fa5e:	681b      	ldr	r3, [r3, #0]
 800fa60:	2208      	movs	r2, #8
 800fa62:	4413      	add	r3, r2
 800fa64:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800fa66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa68:	681a      	ldr	r2, [r3, #0]
 800fa6a:	6a3b      	ldr	r3, [r7, #32]
 800fa6c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800fa6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa70:	685a      	ldr	r2, [r3, #4]
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	1ad2      	subs	r2, r2, r3
 800fa76:	2308      	movs	r3, #8
 800fa78:	005b      	lsls	r3, r3, #1
 800fa7a:	429a      	cmp	r2, r3
 800fa7c:	d920      	bls.n	800fac0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800fa7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	4413      	add	r3, r2
 800fa84:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fa86:	69bb      	ldr	r3, [r7, #24]
 800fa88:	f003 0307 	and.w	r3, r3, #7
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	d00b      	beq.n	800faa8 <pvPortMalloc+0xfc>
	__asm volatile
 800fa90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa94:	f383 8811 	msr	BASEPRI, r3
 800fa98:	f3bf 8f6f 	isb	sy
 800fa9c:	f3bf 8f4f 	dsb	sy
 800faa0:	613b      	str	r3, [r7, #16]
}
 800faa2:	bf00      	nop
 800faa4:	bf00      	nop
 800faa6:	e7fd      	b.n	800faa4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800faa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800faaa:	685a      	ldr	r2, [r3, #4]
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	1ad2      	subs	r2, r2, r3
 800fab0:	69bb      	ldr	r3, [r7, #24]
 800fab2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800fab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fab6:	687a      	ldr	r2, [r7, #4]
 800fab8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800faba:	69b8      	ldr	r0, [r7, #24]
 800fabc:	f000 f90a 	bl	800fcd4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800fac0:	4b1d      	ldr	r3, [pc, #116]	@ (800fb38 <pvPortMalloc+0x18c>)
 800fac2:	681a      	ldr	r2, [r3, #0]
 800fac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fac6:	685b      	ldr	r3, [r3, #4]
 800fac8:	1ad3      	subs	r3, r2, r3
 800faca:	4a1b      	ldr	r2, [pc, #108]	@ (800fb38 <pvPortMalloc+0x18c>)
 800facc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800face:	4b1a      	ldr	r3, [pc, #104]	@ (800fb38 <pvPortMalloc+0x18c>)
 800fad0:	681a      	ldr	r2, [r3, #0]
 800fad2:	4b1b      	ldr	r3, [pc, #108]	@ (800fb40 <pvPortMalloc+0x194>)
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	429a      	cmp	r2, r3
 800fad8:	d203      	bcs.n	800fae2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800fada:	4b17      	ldr	r3, [pc, #92]	@ (800fb38 <pvPortMalloc+0x18c>)
 800fadc:	681b      	ldr	r3, [r3, #0]
 800fade:	4a18      	ldr	r2, [pc, #96]	@ (800fb40 <pvPortMalloc+0x194>)
 800fae0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800fae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fae4:	685a      	ldr	r2, [r3, #4]
 800fae6:	4b13      	ldr	r3, [pc, #76]	@ (800fb34 <pvPortMalloc+0x188>)
 800fae8:	681b      	ldr	r3, [r3, #0]
 800faea:	431a      	orrs	r2, r3
 800faec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800faee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800faf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800faf2:	2200      	movs	r2, #0
 800faf4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800faf6:	4b13      	ldr	r3, [pc, #76]	@ (800fb44 <pvPortMalloc+0x198>)
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	3301      	adds	r3, #1
 800fafc:	4a11      	ldr	r2, [pc, #68]	@ (800fb44 <pvPortMalloc+0x198>)
 800fafe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800fb00:	f7fe fc90 	bl	800e424 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800fb04:	69fb      	ldr	r3, [r7, #28]
 800fb06:	f003 0307 	and.w	r3, r3, #7
 800fb0a:	2b00      	cmp	r3, #0
 800fb0c:	d00b      	beq.n	800fb26 <pvPortMalloc+0x17a>
	__asm volatile
 800fb0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb12:	f383 8811 	msr	BASEPRI, r3
 800fb16:	f3bf 8f6f 	isb	sy
 800fb1a:	f3bf 8f4f 	dsb	sy
 800fb1e:	60fb      	str	r3, [r7, #12]
}
 800fb20:	bf00      	nop
 800fb22:	bf00      	nop
 800fb24:	e7fd      	b.n	800fb22 <pvPortMalloc+0x176>
	return pvReturn;
 800fb26:	69fb      	ldr	r3, [r7, #28]
}
 800fb28:	4618      	mov	r0, r3
 800fb2a:	3728      	adds	r7, #40	@ 0x28
 800fb2c:	46bd      	mov	sp, r7
 800fb2e:	bd80      	pop	{r7, pc}
 800fb30:	24004f0c 	.word	0x24004f0c
 800fb34:	24004f20 	.word	0x24004f20
 800fb38:	24004f10 	.word	0x24004f10
 800fb3c:	24004f04 	.word	0x24004f04
 800fb40:	24004f14 	.word	0x24004f14
 800fb44:	24004f18 	.word	0x24004f18

0800fb48 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800fb48:	b580      	push	{r7, lr}
 800fb4a:	b086      	sub	sp, #24
 800fb4c:	af00      	add	r7, sp, #0
 800fb4e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	d04f      	beq.n	800fbfa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800fb5a:	2308      	movs	r3, #8
 800fb5c:	425b      	negs	r3, r3
 800fb5e:	697a      	ldr	r2, [r7, #20]
 800fb60:	4413      	add	r3, r2
 800fb62:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800fb64:	697b      	ldr	r3, [r7, #20]
 800fb66:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800fb68:	693b      	ldr	r3, [r7, #16]
 800fb6a:	685a      	ldr	r2, [r3, #4]
 800fb6c:	4b25      	ldr	r3, [pc, #148]	@ (800fc04 <vPortFree+0xbc>)
 800fb6e:	681b      	ldr	r3, [r3, #0]
 800fb70:	4013      	ands	r3, r2
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	d10b      	bne.n	800fb8e <vPortFree+0x46>
	__asm volatile
 800fb76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb7a:	f383 8811 	msr	BASEPRI, r3
 800fb7e:	f3bf 8f6f 	isb	sy
 800fb82:	f3bf 8f4f 	dsb	sy
 800fb86:	60fb      	str	r3, [r7, #12]
}
 800fb88:	bf00      	nop
 800fb8a:	bf00      	nop
 800fb8c:	e7fd      	b.n	800fb8a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800fb8e:	693b      	ldr	r3, [r7, #16]
 800fb90:	681b      	ldr	r3, [r3, #0]
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d00b      	beq.n	800fbae <vPortFree+0x66>
	__asm volatile
 800fb96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb9a:	f383 8811 	msr	BASEPRI, r3
 800fb9e:	f3bf 8f6f 	isb	sy
 800fba2:	f3bf 8f4f 	dsb	sy
 800fba6:	60bb      	str	r3, [r7, #8]
}
 800fba8:	bf00      	nop
 800fbaa:	bf00      	nop
 800fbac:	e7fd      	b.n	800fbaa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800fbae:	693b      	ldr	r3, [r7, #16]
 800fbb0:	685a      	ldr	r2, [r3, #4]
 800fbb2:	4b14      	ldr	r3, [pc, #80]	@ (800fc04 <vPortFree+0xbc>)
 800fbb4:	681b      	ldr	r3, [r3, #0]
 800fbb6:	4013      	ands	r3, r2
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d01e      	beq.n	800fbfa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800fbbc:	693b      	ldr	r3, [r7, #16]
 800fbbe:	681b      	ldr	r3, [r3, #0]
 800fbc0:	2b00      	cmp	r3, #0
 800fbc2:	d11a      	bne.n	800fbfa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800fbc4:	693b      	ldr	r3, [r7, #16]
 800fbc6:	685a      	ldr	r2, [r3, #4]
 800fbc8:	4b0e      	ldr	r3, [pc, #56]	@ (800fc04 <vPortFree+0xbc>)
 800fbca:	681b      	ldr	r3, [r3, #0]
 800fbcc:	43db      	mvns	r3, r3
 800fbce:	401a      	ands	r2, r3
 800fbd0:	693b      	ldr	r3, [r7, #16]
 800fbd2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800fbd4:	f7fe fc18 	bl	800e408 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800fbd8:	693b      	ldr	r3, [r7, #16]
 800fbda:	685a      	ldr	r2, [r3, #4]
 800fbdc:	4b0a      	ldr	r3, [pc, #40]	@ (800fc08 <vPortFree+0xc0>)
 800fbde:	681b      	ldr	r3, [r3, #0]
 800fbe0:	4413      	add	r3, r2
 800fbe2:	4a09      	ldr	r2, [pc, #36]	@ (800fc08 <vPortFree+0xc0>)
 800fbe4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800fbe6:	6938      	ldr	r0, [r7, #16]
 800fbe8:	f000 f874 	bl	800fcd4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800fbec:	4b07      	ldr	r3, [pc, #28]	@ (800fc0c <vPortFree+0xc4>)
 800fbee:	681b      	ldr	r3, [r3, #0]
 800fbf0:	3301      	adds	r3, #1
 800fbf2:	4a06      	ldr	r2, [pc, #24]	@ (800fc0c <vPortFree+0xc4>)
 800fbf4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800fbf6:	f7fe fc15 	bl	800e424 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800fbfa:	bf00      	nop
 800fbfc:	3718      	adds	r7, #24
 800fbfe:	46bd      	mov	sp, r7
 800fc00:	bd80      	pop	{r7, pc}
 800fc02:	bf00      	nop
 800fc04:	24004f20 	.word	0x24004f20
 800fc08:	24004f10 	.word	0x24004f10
 800fc0c:	24004f1c 	.word	0x24004f1c

0800fc10 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800fc10:	b480      	push	{r7}
 800fc12:	b085      	sub	sp, #20
 800fc14:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800fc16:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800fc1a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800fc1c:	4b27      	ldr	r3, [pc, #156]	@ (800fcbc <prvHeapInit+0xac>)
 800fc1e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	f003 0307 	and.w	r3, r3, #7
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d00c      	beq.n	800fc44 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800fc2a:	68fb      	ldr	r3, [r7, #12]
 800fc2c:	3307      	adds	r3, #7
 800fc2e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fc30:	68fb      	ldr	r3, [r7, #12]
 800fc32:	f023 0307 	bic.w	r3, r3, #7
 800fc36:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800fc38:	68ba      	ldr	r2, [r7, #8]
 800fc3a:	68fb      	ldr	r3, [r7, #12]
 800fc3c:	1ad3      	subs	r3, r2, r3
 800fc3e:	4a1f      	ldr	r2, [pc, #124]	@ (800fcbc <prvHeapInit+0xac>)
 800fc40:	4413      	add	r3, r2
 800fc42:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800fc44:	68fb      	ldr	r3, [r7, #12]
 800fc46:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800fc48:	4a1d      	ldr	r2, [pc, #116]	@ (800fcc0 <prvHeapInit+0xb0>)
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800fc4e:	4b1c      	ldr	r3, [pc, #112]	@ (800fcc0 <prvHeapInit+0xb0>)
 800fc50:	2200      	movs	r2, #0
 800fc52:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	68ba      	ldr	r2, [r7, #8]
 800fc58:	4413      	add	r3, r2
 800fc5a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800fc5c:	2208      	movs	r2, #8
 800fc5e:	68fb      	ldr	r3, [r7, #12]
 800fc60:	1a9b      	subs	r3, r3, r2
 800fc62:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fc64:	68fb      	ldr	r3, [r7, #12]
 800fc66:	f023 0307 	bic.w	r3, r3, #7
 800fc6a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800fc6c:	68fb      	ldr	r3, [r7, #12]
 800fc6e:	4a15      	ldr	r2, [pc, #84]	@ (800fcc4 <prvHeapInit+0xb4>)
 800fc70:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800fc72:	4b14      	ldr	r3, [pc, #80]	@ (800fcc4 <prvHeapInit+0xb4>)
 800fc74:	681b      	ldr	r3, [r3, #0]
 800fc76:	2200      	movs	r2, #0
 800fc78:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800fc7a:	4b12      	ldr	r3, [pc, #72]	@ (800fcc4 <prvHeapInit+0xb4>)
 800fc7c:	681b      	ldr	r3, [r3, #0]
 800fc7e:	2200      	movs	r2, #0
 800fc80:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800fc86:	683b      	ldr	r3, [r7, #0]
 800fc88:	68fa      	ldr	r2, [r7, #12]
 800fc8a:	1ad2      	subs	r2, r2, r3
 800fc8c:	683b      	ldr	r3, [r7, #0]
 800fc8e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800fc90:	4b0c      	ldr	r3, [pc, #48]	@ (800fcc4 <prvHeapInit+0xb4>)
 800fc92:	681a      	ldr	r2, [r3, #0]
 800fc94:	683b      	ldr	r3, [r7, #0]
 800fc96:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fc98:	683b      	ldr	r3, [r7, #0]
 800fc9a:	685b      	ldr	r3, [r3, #4]
 800fc9c:	4a0a      	ldr	r2, [pc, #40]	@ (800fcc8 <prvHeapInit+0xb8>)
 800fc9e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fca0:	683b      	ldr	r3, [r7, #0]
 800fca2:	685b      	ldr	r3, [r3, #4]
 800fca4:	4a09      	ldr	r2, [pc, #36]	@ (800fccc <prvHeapInit+0xbc>)
 800fca6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800fca8:	4b09      	ldr	r3, [pc, #36]	@ (800fcd0 <prvHeapInit+0xc0>)
 800fcaa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800fcae:	601a      	str	r2, [r3, #0]
}
 800fcb0:	bf00      	nop
 800fcb2:	3714      	adds	r7, #20
 800fcb4:	46bd      	mov	sp, r7
 800fcb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcba:	4770      	bx	lr
 800fcbc:	24001304 	.word	0x24001304
 800fcc0:	24004f04 	.word	0x24004f04
 800fcc4:	24004f0c 	.word	0x24004f0c
 800fcc8:	24004f14 	.word	0x24004f14
 800fccc:	24004f10 	.word	0x24004f10
 800fcd0:	24004f20 	.word	0x24004f20

0800fcd4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800fcd4:	b480      	push	{r7}
 800fcd6:	b085      	sub	sp, #20
 800fcd8:	af00      	add	r7, sp, #0
 800fcda:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800fcdc:	4b28      	ldr	r3, [pc, #160]	@ (800fd80 <prvInsertBlockIntoFreeList+0xac>)
 800fcde:	60fb      	str	r3, [r7, #12]
 800fce0:	e002      	b.n	800fce8 <prvInsertBlockIntoFreeList+0x14>
 800fce2:	68fb      	ldr	r3, [r7, #12]
 800fce4:	681b      	ldr	r3, [r3, #0]
 800fce6:	60fb      	str	r3, [r7, #12]
 800fce8:	68fb      	ldr	r3, [r7, #12]
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	687a      	ldr	r2, [r7, #4]
 800fcee:	429a      	cmp	r2, r3
 800fcf0:	d8f7      	bhi.n	800fce2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800fcf2:	68fb      	ldr	r3, [r7, #12]
 800fcf4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800fcf6:	68fb      	ldr	r3, [r7, #12]
 800fcf8:	685b      	ldr	r3, [r3, #4]
 800fcfa:	68ba      	ldr	r2, [r7, #8]
 800fcfc:	4413      	add	r3, r2
 800fcfe:	687a      	ldr	r2, [r7, #4]
 800fd00:	429a      	cmp	r2, r3
 800fd02:	d108      	bne.n	800fd16 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800fd04:	68fb      	ldr	r3, [r7, #12]
 800fd06:	685a      	ldr	r2, [r3, #4]
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	685b      	ldr	r3, [r3, #4]
 800fd0c:	441a      	add	r2, r3
 800fd0e:	68fb      	ldr	r3, [r7, #12]
 800fd10:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800fd12:	68fb      	ldr	r3, [r7, #12]
 800fd14:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	685b      	ldr	r3, [r3, #4]
 800fd1e:	68ba      	ldr	r2, [r7, #8]
 800fd20:	441a      	add	r2, r3
 800fd22:	68fb      	ldr	r3, [r7, #12]
 800fd24:	681b      	ldr	r3, [r3, #0]
 800fd26:	429a      	cmp	r2, r3
 800fd28:	d118      	bne.n	800fd5c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800fd2a:	68fb      	ldr	r3, [r7, #12]
 800fd2c:	681a      	ldr	r2, [r3, #0]
 800fd2e:	4b15      	ldr	r3, [pc, #84]	@ (800fd84 <prvInsertBlockIntoFreeList+0xb0>)
 800fd30:	681b      	ldr	r3, [r3, #0]
 800fd32:	429a      	cmp	r2, r3
 800fd34:	d00d      	beq.n	800fd52 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	685a      	ldr	r2, [r3, #4]
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	681b      	ldr	r3, [r3, #0]
 800fd3e:	685b      	ldr	r3, [r3, #4]
 800fd40:	441a      	add	r2, r3
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	681a      	ldr	r2, [r3, #0]
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	601a      	str	r2, [r3, #0]
 800fd50:	e008      	b.n	800fd64 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800fd52:	4b0c      	ldr	r3, [pc, #48]	@ (800fd84 <prvInsertBlockIntoFreeList+0xb0>)
 800fd54:	681a      	ldr	r2, [r3, #0]
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	601a      	str	r2, [r3, #0]
 800fd5a:	e003      	b.n	800fd64 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800fd5c:	68fb      	ldr	r3, [r7, #12]
 800fd5e:	681a      	ldr	r2, [r3, #0]
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800fd64:	68fa      	ldr	r2, [r7, #12]
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	429a      	cmp	r2, r3
 800fd6a:	d002      	beq.n	800fd72 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800fd6c:	68fb      	ldr	r3, [r7, #12]
 800fd6e:	687a      	ldr	r2, [r7, #4]
 800fd70:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fd72:	bf00      	nop
 800fd74:	3714      	adds	r7, #20
 800fd76:	46bd      	mov	sp, r7
 800fd78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd7c:	4770      	bx	lr
 800fd7e:	bf00      	nop
 800fd80:	24004f04 	.word	0x24004f04
 800fd84:	24004f0c 	.word	0x24004f0c

0800fd88 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800fd88:	b580      	push	{r7, lr}
 800fd8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800fd8c:	2200      	movs	r2, #0
 800fd8e:	4913      	ldr	r1, [pc, #76]	@ (800fddc <MX_USB_DEVICE_Init+0x54>)
 800fd90:	4813      	ldr	r0, [pc, #76]	@ (800fde0 <MX_USB_DEVICE_Init+0x58>)
 800fd92:	f7fb fe37 	bl	800ba04 <USBD_Init>
 800fd96:	4603      	mov	r3, r0
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	d001      	beq.n	800fda0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800fd9c:	f7f1 fbc4 	bl	8001528 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800fda0:	4910      	ldr	r1, [pc, #64]	@ (800fde4 <MX_USB_DEVICE_Init+0x5c>)
 800fda2:	480f      	ldr	r0, [pc, #60]	@ (800fde0 <MX_USB_DEVICE_Init+0x58>)
 800fda4:	f7fb fe5e 	bl	800ba64 <USBD_RegisterClass>
 800fda8:	4603      	mov	r3, r0
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d001      	beq.n	800fdb2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800fdae:	f7f1 fbbb 	bl	8001528 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800fdb2:	490d      	ldr	r1, [pc, #52]	@ (800fde8 <MX_USB_DEVICE_Init+0x60>)
 800fdb4:	480a      	ldr	r0, [pc, #40]	@ (800fde0 <MX_USB_DEVICE_Init+0x58>)
 800fdb6:	f7fb fd55 	bl	800b864 <USBD_CDC_RegisterInterface>
 800fdba:	4603      	mov	r3, r0
 800fdbc:	2b00      	cmp	r3, #0
 800fdbe:	d001      	beq.n	800fdc4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800fdc0:	f7f1 fbb2 	bl	8001528 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800fdc4:	4806      	ldr	r0, [pc, #24]	@ (800fde0 <MX_USB_DEVICE_Init+0x58>)
 800fdc6:	f7fb fe83 	bl	800bad0 <USBD_Start>
 800fdca:	4603      	mov	r3, r0
 800fdcc:	2b00      	cmp	r3, #0
 800fdce:	d001      	beq.n	800fdd4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800fdd0:	f7f1 fbaa 	bl	8001528 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800fdd4:	f7f5 f828 	bl	8004e28 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800fdd8:	bf00      	nop
 800fdda:	bd80      	pop	{r7, pc}
 800fddc:	240000b4 	.word	0x240000b4
 800fde0:	24004f24 	.word	0x24004f24
 800fde4:	2400001c 	.word	0x2400001c
 800fde8:	240000a0 	.word	0x240000a0

0800fdec <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800fdec:	b580      	push	{r7, lr}
 800fdee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800fdf0:	2200      	movs	r2, #0
 800fdf2:	4905      	ldr	r1, [pc, #20]	@ (800fe08 <CDC_Init_FS+0x1c>)
 800fdf4:	4805      	ldr	r0, [pc, #20]	@ (800fe0c <CDC_Init_FS+0x20>)
 800fdf6:	f7fb fd4f 	bl	800b898 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800fdfa:	4905      	ldr	r1, [pc, #20]	@ (800fe10 <CDC_Init_FS+0x24>)
 800fdfc:	4803      	ldr	r0, [pc, #12]	@ (800fe0c <CDC_Init_FS+0x20>)
 800fdfe:	f7fb fd6d 	bl	800b8dc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800fe02:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800fe04:	4618      	mov	r0, r3
 800fe06:	bd80      	pop	{r7, pc}
 800fe08:	24005a00 	.word	0x24005a00
 800fe0c:	24004f24 	.word	0x24004f24
 800fe10:	24005200 	.word	0x24005200

0800fe14 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800fe14:	b480      	push	{r7}
 800fe16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800fe18:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800fe1a:	4618      	mov	r0, r3
 800fe1c:	46bd      	mov	sp, r7
 800fe1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe22:	4770      	bx	lr

0800fe24 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800fe24:	b480      	push	{r7}
 800fe26:	b083      	sub	sp, #12
 800fe28:	af00      	add	r7, sp, #0
 800fe2a:	4603      	mov	r3, r0
 800fe2c:	6039      	str	r1, [r7, #0]
 800fe2e:	71fb      	strb	r3, [r7, #7]
 800fe30:	4613      	mov	r3, r2
 800fe32:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800fe34:	79fb      	ldrb	r3, [r7, #7]
 800fe36:	2b23      	cmp	r3, #35	@ 0x23
 800fe38:	d84a      	bhi.n	800fed0 <CDC_Control_FS+0xac>
 800fe3a:	a201      	add	r2, pc, #4	@ (adr r2, 800fe40 <CDC_Control_FS+0x1c>)
 800fe3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe40:	0800fed1 	.word	0x0800fed1
 800fe44:	0800fed1 	.word	0x0800fed1
 800fe48:	0800fed1 	.word	0x0800fed1
 800fe4c:	0800fed1 	.word	0x0800fed1
 800fe50:	0800fed1 	.word	0x0800fed1
 800fe54:	0800fed1 	.word	0x0800fed1
 800fe58:	0800fed1 	.word	0x0800fed1
 800fe5c:	0800fed1 	.word	0x0800fed1
 800fe60:	0800fed1 	.word	0x0800fed1
 800fe64:	0800fed1 	.word	0x0800fed1
 800fe68:	0800fed1 	.word	0x0800fed1
 800fe6c:	0800fed1 	.word	0x0800fed1
 800fe70:	0800fed1 	.word	0x0800fed1
 800fe74:	0800fed1 	.word	0x0800fed1
 800fe78:	0800fed1 	.word	0x0800fed1
 800fe7c:	0800fed1 	.word	0x0800fed1
 800fe80:	0800fed1 	.word	0x0800fed1
 800fe84:	0800fed1 	.word	0x0800fed1
 800fe88:	0800fed1 	.word	0x0800fed1
 800fe8c:	0800fed1 	.word	0x0800fed1
 800fe90:	0800fed1 	.word	0x0800fed1
 800fe94:	0800fed1 	.word	0x0800fed1
 800fe98:	0800fed1 	.word	0x0800fed1
 800fe9c:	0800fed1 	.word	0x0800fed1
 800fea0:	0800fed1 	.word	0x0800fed1
 800fea4:	0800fed1 	.word	0x0800fed1
 800fea8:	0800fed1 	.word	0x0800fed1
 800feac:	0800fed1 	.word	0x0800fed1
 800feb0:	0800fed1 	.word	0x0800fed1
 800feb4:	0800fed1 	.word	0x0800fed1
 800feb8:	0800fed1 	.word	0x0800fed1
 800febc:	0800fed1 	.word	0x0800fed1
 800fec0:	0800fed1 	.word	0x0800fed1
 800fec4:	0800fed1 	.word	0x0800fed1
 800fec8:	0800fed1 	.word	0x0800fed1
 800fecc:	0800fed1 	.word	0x0800fed1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800fed0:	bf00      	nop
  }

  return (USBD_OK);
 800fed2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800fed4:	4618      	mov	r0, r3
 800fed6:	370c      	adds	r7, #12
 800fed8:	46bd      	mov	sp, r7
 800feda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fede:	4770      	bx	lr

0800fee0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800fee0:	b580      	push	{r7, lr}
 800fee2:	b082      	sub	sp, #8
 800fee4:	af00      	add	r7, sp, #0
 800fee6:	6078      	str	r0, [r7, #4]
 800fee8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800feea:	6879      	ldr	r1, [r7, #4]
 800feec:	4805      	ldr	r0, [pc, #20]	@ (800ff04 <CDC_Receive_FS+0x24>)
 800feee:	f7fb fcf5 	bl	800b8dc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800fef2:	4804      	ldr	r0, [pc, #16]	@ (800ff04 <CDC_Receive_FS+0x24>)
 800fef4:	f7fb fd50 	bl	800b998 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800fef8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800fefa:	4618      	mov	r0, r3
 800fefc:	3708      	adds	r7, #8
 800fefe:	46bd      	mov	sp, r7
 800ff00:	bd80      	pop	{r7, pc}
 800ff02:	bf00      	nop
 800ff04:	24004f24 	.word	0x24004f24

0800ff08 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800ff08:	b580      	push	{r7, lr}
 800ff0a:	b084      	sub	sp, #16
 800ff0c:	af00      	add	r7, sp, #0
 800ff0e:	6078      	str	r0, [r7, #4]
 800ff10:	460b      	mov	r3, r1
 800ff12:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800ff14:	2300      	movs	r3, #0
 800ff16:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800ff18:	4b0d      	ldr	r3, [pc, #52]	@ (800ff50 <CDC_Transmit_FS+0x48>)
 800ff1a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ff1e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800ff20:	68bb      	ldr	r3, [r7, #8]
 800ff22:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d001      	beq.n	800ff2e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800ff2a:	2301      	movs	r3, #1
 800ff2c:	e00b      	b.n	800ff46 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800ff2e:	887b      	ldrh	r3, [r7, #2]
 800ff30:	461a      	mov	r2, r3
 800ff32:	6879      	ldr	r1, [r7, #4]
 800ff34:	4806      	ldr	r0, [pc, #24]	@ (800ff50 <CDC_Transmit_FS+0x48>)
 800ff36:	f7fb fcaf 	bl	800b898 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800ff3a:	4805      	ldr	r0, [pc, #20]	@ (800ff50 <CDC_Transmit_FS+0x48>)
 800ff3c:	f7fb fcec 	bl	800b918 <USBD_CDC_TransmitPacket>
 800ff40:	4603      	mov	r3, r0
 800ff42:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800ff44:	7bfb      	ldrb	r3, [r7, #15]
}
 800ff46:	4618      	mov	r0, r3
 800ff48:	3710      	adds	r7, #16
 800ff4a:	46bd      	mov	sp, r7
 800ff4c:	bd80      	pop	{r7, pc}
 800ff4e:	bf00      	nop
 800ff50:	24004f24 	.word	0x24004f24

0800ff54 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800ff54:	b480      	push	{r7}
 800ff56:	b087      	sub	sp, #28
 800ff58:	af00      	add	r7, sp, #0
 800ff5a:	60f8      	str	r0, [r7, #12]
 800ff5c:	60b9      	str	r1, [r7, #8]
 800ff5e:	4613      	mov	r3, r2
 800ff60:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800ff62:	2300      	movs	r3, #0
 800ff64:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800ff66:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ff6a:	4618      	mov	r0, r3
 800ff6c:	371c      	adds	r7, #28
 800ff6e:	46bd      	mov	sp, r7
 800ff70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff74:	4770      	bx	lr
	...

0800ff78 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ff78:	b480      	push	{r7}
 800ff7a:	b083      	sub	sp, #12
 800ff7c:	af00      	add	r7, sp, #0
 800ff7e:	4603      	mov	r3, r0
 800ff80:	6039      	str	r1, [r7, #0]
 800ff82:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ff84:	683b      	ldr	r3, [r7, #0]
 800ff86:	2212      	movs	r2, #18
 800ff88:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ff8a:	4b03      	ldr	r3, [pc, #12]	@ (800ff98 <USBD_FS_DeviceDescriptor+0x20>)
}
 800ff8c:	4618      	mov	r0, r3
 800ff8e:	370c      	adds	r7, #12
 800ff90:	46bd      	mov	sp, r7
 800ff92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff96:	4770      	bx	lr
 800ff98:	240000d4 	.word	0x240000d4

0800ff9c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ff9c:	b480      	push	{r7}
 800ff9e:	b083      	sub	sp, #12
 800ffa0:	af00      	add	r7, sp, #0
 800ffa2:	4603      	mov	r3, r0
 800ffa4:	6039      	str	r1, [r7, #0]
 800ffa6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ffa8:	683b      	ldr	r3, [r7, #0]
 800ffaa:	2204      	movs	r2, #4
 800ffac:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ffae:	4b03      	ldr	r3, [pc, #12]	@ (800ffbc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ffb0:	4618      	mov	r0, r3
 800ffb2:	370c      	adds	r7, #12
 800ffb4:	46bd      	mov	sp, r7
 800ffb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffba:	4770      	bx	lr
 800ffbc:	240000e8 	.word	0x240000e8

0800ffc0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ffc0:	b580      	push	{r7, lr}
 800ffc2:	b082      	sub	sp, #8
 800ffc4:	af00      	add	r7, sp, #0
 800ffc6:	4603      	mov	r3, r0
 800ffc8:	6039      	str	r1, [r7, #0]
 800ffca:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ffcc:	79fb      	ldrb	r3, [r7, #7]
 800ffce:	2b00      	cmp	r3, #0
 800ffd0:	d105      	bne.n	800ffde <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ffd2:	683a      	ldr	r2, [r7, #0]
 800ffd4:	4907      	ldr	r1, [pc, #28]	@ (800fff4 <USBD_FS_ProductStrDescriptor+0x34>)
 800ffd6:	4808      	ldr	r0, [pc, #32]	@ (800fff8 <USBD_FS_ProductStrDescriptor+0x38>)
 800ffd8:	f7fc ff54 	bl	800ce84 <USBD_GetString>
 800ffdc:	e004      	b.n	800ffe8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ffde:	683a      	ldr	r2, [r7, #0]
 800ffe0:	4904      	ldr	r1, [pc, #16]	@ (800fff4 <USBD_FS_ProductStrDescriptor+0x34>)
 800ffe2:	4805      	ldr	r0, [pc, #20]	@ (800fff8 <USBD_FS_ProductStrDescriptor+0x38>)
 800ffe4:	f7fc ff4e 	bl	800ce84 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ffe8:	4b02      	ldr	r3, [pc, #8]	@ (800fff4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ffea:	4618      	mov	r0, r3
 800ffec:	3708      	adds	r7, #8
 800ffee:	46bd      	mov	sp, r7
 800fff0:	bd80      	pop	{r7, pc}
 800fff2:	bf00      	nop
 800fff4:	24006200 	.word	0x24006200
 800fff8:	080155b4 	.word	0x080155b4

0800fffc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fffc:	b580      	push	{r7, lr}
 800fffe:	b082      	sub	sp, #8
 8010000:	af00      	add	r7, sp, #0
 8010002:	4603      	mov	r3, r0
 8010004:	6039      	str	r1, [r7, #0]
 8010006:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8010008:	683a      	ldr	r2, [r7, #0]
 801000a:	4904      	ldr	r1, [pc, #16]	@ (801001c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 801000c:	4804      	ldr	r0, [pc, #16]	@ (8010020 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801000e:	f7fc ff39 	bl	800ce84 <USBD_GetString>
  return USBD_StrDesc;
 8010012:	4b02      	ldr	r3, [pc, #8]	@ (801001c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8010014:	4618      	mov	r0, r3
 8010016:	3708      	adds	r7, #8
 8010018:	46bd      	mov	sp, r7
 801001a:	bd80      	pop	{r7, pc}
 801001c:	24006200 	.word	0x24006200
 8010020:	080155cc 	.word	0x080155cc

08010024 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010024:	b580      	push	{r7, lr}
 8010026:	b082      	sub	sp, #8
 8010028:	af00      	add	r7, sp, #0
 801002a:	4603      	mov	r3, r0
 801002c:	6039      	str	r1, [r7, #0]
 801002e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8010030:	683b      	ldr	r3, [r7, #0]
 8010032:	221a      	movs	r2, #26
 8010034:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8010036:	f000 f843 	bl	80100c0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801003a:	4b02      	ldr	r3, [pc, #8]	@ (8010044 <USBD_FS_SerialStrDescriptor+0x20>)
}
 801003c:	4618      	mov	r0, r3
 801003e:	3708      	adds	r7, #8
 8010040:	46bd      	mov	sp, r7
 8010042:	bd80      	pop	{r7, pc}
 8010044:	240000ec 	.word	0x240000ec

08010048 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010048:	b580      	push	{r7, lr}
 801004a:	b082      	sub	sp, #8
 801004c:	af00      	add	r7, sp, #0
 801004e:	4603      	mov	r3, r0
 8010050:	6039      	str	r1, [r7, #0]
 8010052:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8010054:	79fb      	ldrb	r3, [r7, #7]
 8010056:	2b00      	cmp	r3, #0
 8010058:	d105      	bne.n	8010066 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801005a:	683a      	ldr	r2, [r7, #0]
 801005c:	4907      	ldr	r1, [pc, #28]	@ (801007c <USBD_FS_ConfigStrDescriptor+0x34>)
 801005e:	4808      	ldr	r0, [pc, #32]	@ (8010080 <USBD_FS_ConfigStrDescriptor+0x38>)
 8010060:	f7fc ff10 	bl	800ce84 <USBD_GetString>
 8010064:	e004      	b.n	8010070 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010066:	683a      	ldr	r2, [r7, #0]
 8010068:	4904      	ldr	r1, [pc, #16]	@ (801007c <USBD_FS_ConfigStrDescriptor+0x34>)
 801006a:	4805      	ldr	r0, [pc, #20]	@ (8010080 <USBD_FS_ConfigStrDescriptor+0x38>)
 801006c:	f7fc ff0a 	bl	800ce84 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010070:	4b02      	ldr	r3, [pc, #8]	@ (801007c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8010072:	4618      	mov	r0, r3
 8010074:	3708      	adds	r7, #8
 8010076:	46bd      	mov	sp, r7
 8010078:	bd80      	pop	{r7, pc}
 801007a:	bf00      	nop
 801007c:	24006200 	.word	0x24006200
 8010080:	080155e0 	.word	0x080155e0

08010084 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010084:	b580      	push	{r7, lr}
 8010086:	b082      	sub	sp, #8
 8010088:	af00      	add	r7, sp, #0
 801008a:	4603      	mov	r3, r0
 801008c:	6039      	str	r1, [r7, #0]
 801008e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010090:	79fb      	ldrb	r3, [r7, #7]
 8010092:	2b00      	cmp	r3, #0
 8010094:	d105      	bne.n	80100a2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010096:	683a      	ldr	r2, [r7, #0]
 8010098:	4907      	ldr	r1, [pc, #28]	@ (80100b8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801009a:	4808      	ldr	r0, [pc, #32]	@ (80100bc <USBD_FS_InterfaceStrDescriptor+0x38>)
 801009c:	f7fc fef2 	bl	800ce84 <USBD_GetString>
 80100a0:	e004      	b.n	80100ac <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80100a2:	683a      	ldr	r2, [r7, #0]
 80100a4:	4904      	ldr	r1, [pc, #16]	@ (80100b8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80100a6:	4805      	ldr	r0, [pc, #20]	@ (80100bc <USBD_FS_InterfaceStrDescriptor+0x38>)
 80100a8:	f7fc feec 	bl	800ce84 <USBD_GetString>
  }
  return USBD_StrDesc;
 80100ac:	4b02      	ldr	r3, [pc, #8]	@ (80100b8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80100ae:	4618      	mov	r0, r3
 80100b0:	3708      	adds	r7, #8
 80100b2:	46bd      	mov	sp, r7
 80100b4:	bd80      	pop	{r7, pc}
 80100b6:	bf00      	nop
 80100b8:	24006200 	.word	0x24006200
 80100bc:	080155ec 	.word	0x080155ec

080100c0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80100c0:	b580      	push	{r7, lr}
 80100c2:	b084      	sub	sp, #16
 80100c4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80100c6:	4b0f      	ldr	r3, [pc, #60]	@ (8010104 <Get_SerialNum+0x44>)
 80100c8:	681b      	ldr	r3, [r3, #0]
 80100ca:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80100cc:	4b0e      	ldr	r3, [pc, #56]	@ (8010108 <Get_SerialNum+0x48>)
 80100ce:	681b      	ldr	r3, [r3, #0]
 80100d0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80100d2:	4b0e      	ldr	r3, [pc, #56]	@ (801010c <Get_SerialNum+0x4c>)
 80100d4:	681b      	ldr	r3, [r3, #0]
 80100d6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80100d8:	68fa      	ldr	r2, [r7, #12]
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	4413      	add	r3, r2
 80100de:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80100e0:	68fb      	ldr	r3, [r7, #12]
 80100e2:	2b00      	cmp	r3, #0
 80100e4:	d009      	beq.n	80100fa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80100e6:	2208      	movs	r2, #8
 80100e8:	4909      	ldr	r1, [pc, #36]	@ (8010110 <Get_SerialNum+0x50>)
 80100ea:	68f8      	ldr	r0, [r7, #12]
 80100ec:	f000 f814 	bl	8010118 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80100f0:	2204      	movs	r2, #4
 80100f2:	4908      	ldr	r1, [pc, #32]	@ (8010114 <Get_SerialNum+0x54>)
 80100f4:	68b8      	ldr	r0, [r7, #8]
 80100f6:	f000 f80f 	bl	8010118 <IntToUnicode>
  }
}
 80100fa:	bf00      	nop
 80100fc:	3710      	adds	r7, #16
 80100fe:	46bd      	mov	sp, r7
 8010100:	bd80      	pop	{r7, pc}
 8010102:	bf00      	nop
 8010104:	1ff1e800 	.word	0x1ff1e800
 8010108:	1ff1e804 	.word	0x1ff1e804
 801010c:	1ff1e808 	.word	0x1ff1e808
 8010110:	240000ee 	.word	0x240000ee
 8010114:	240000fe 	.word	0x240000fe

08010118 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8010118:	b480      	push	{r7}
 801011a:	b087      	sub	sp, #28
 801011c:	af00      	add	r7, sp, #0
 801011e:	60f8      	str	r0, [r7, #12]
 8010120:	60b9      	str	r1, [r7, #8]
 8010122:	4613      	mov	r3, r2
 8010124:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8010126:	2300      	movs	r3, #0
 8010128:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801012a:	2300      	movs	r3, #0
 801012c:	75fb      	strb	r3, [r7, #23]
 801012e:	e027      	b.n	8010180 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8010130:	68fb      	ldr	r3, [r7, #12]
 8010132:	0f1b      	lsrs	r3, r3, #28
 8010134:	2b09      	cmp	r3, #9
 8010136:	d80b      	bhi.n	8010150 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8010138:	68fb      	ldr	r3, [r7, #12]
 801013a:	0f1b      	lsrs	r3, r3, #28
 801013c:	b2da      	uxtb	r2, r3
 801013e:	7dfb      	ldrb	r3, [r7, #23]
 8010140:	005b      	lsls	r3, r3, #1
 8010142:	4619      	mov	r1, r3
 8010144:	68bb      	ldr	r3, [r7, #8]
 8010146:	440b      	add	r3, r1
 8010148:	3230      	adds	r2, #48	@ 0x30
 801014a:	b2d2      	uxtb	r2, r2
 801014c:	701a      	strb	r2, [r3, #0]
 801014e:	e00a      	b.n	8010166 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010150:	68fb      	ldr	r3, [r7, #12]
 8010152:	0f1b      	lsrs	r3, r3, #28
 8010154:	b2da      	uxtb	r2, r3
 8010156:	7dfb      	ldrb	r3, [r7, #23]
 8010158:	005b      	lsls	r3, r3, #1
 801015a:	4619      	mov	r1, r3
 801015c:	68bb      	ldr	r3, [r7, #8]
 801015e:	440b      	add	r3, r1
 8010160:	3237      	adds	r2, #55	@ 0x37
 8010162:	b2d2      	uxtb	r2, r2
 8010164:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	011b      	lsls	r3, r3, #4
 801016a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801016c:	7dfb      	ldrb	r3, [r7, #23]
 801016e:	005b      	lsls	r3, r3, #1
 8010170:	3301      	adds	r3, #1
 8010172:	68ba      	ldr	r2, [r7, #8]
 8010174:	4413      	add	r3, r2
 8010176:	2200      	movs	r2, #0
 8010178:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801017a:	7dfb      	ldrb	r3, [r7, #23]
 801017c:	3301      	adds	r3, #1
 801017e:	75fb      	strb	r3, [r7, #23]
 8010180:	7dfa      	ldrb	r2, [r7, #23]
 8010182:	79fb      	ldrb	r3, [r7, #7]
 8010184:	429a      	cmp	r2, r3
 8010186:	d3d3      	bcc.n	8010130 <IntToUnicode+0x18>
  }
}
 8010188:	bf00      	nop
 801018a:	bf00      	nop
 801018c:	371c      	adds	r7, #28
 801018e:	46bd      	mov	sp, r7
 8010190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010194:	4770      	bx	lr
	...

08010198 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8010198:	b580      	push	{r7, lr}
 801019a:	b0ba      	sub	sp, #232	@ 0xe8
 801019c:	af00      	add	r7, sp, #0
 801019e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80101a0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80101a4:	2200      	movs	r2, #0
 80101a6:	601a      	str	r2, [r3, #0]
 80101a8:	605a      	str	r2, [r3, #4]
 80101aa:	609a      	str	r2, [r3, #8]
 80101ac:	60da      	str	r2, [r3, #12]
 80101ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80101b0:	f107 0310 	add.w	r3, r7, #16
 80101b4:	22c0      	movs	r2, #192	@ 0xc0
 80101b6:	2100      	movs	r1, #0
 80101b8:	4618      	mov	r0, r3
 80101ba:	f002 feea 	bl	8012f92 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	681b      	ldr	r3, [r3, #0]
 80101c2:	4a2c      	ldr	r2, [pc, #176]	@ (8010274 <HAL_PCD_MspInit+0xdc>)
 80101c4:	4293      	cmp	r3, r2
 80101c6:	d151      	bne.n	801026c <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80101c8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80101cc:	f04f 0300 	mov.w	r3, #0
 80101d0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80101d4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80101d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80101dc:	f107 0310 	add.w	r3, r7, #16
 80101e0:	4618      	mov	r0, r3
 80101e2:	f7f5 fe43 	bl	8005e6c <HAL_RCCEx_PeriphCLKConfig>
 80101e6:	4603      	mov	r3, r0
 80101e8:	2b00      	cmp	r3, #0
 80101ea:	d001      	beq.n	80101f0 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 80101ec:	f7f1 f99c 	bl	8001528 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80101f0:	f7f4 fe1a 	bl	8004e28 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80101f4:	4b20      	ldr	r3, [pc, #128]	@ (8010278 <HAL_PCD_MspInit+0xe0>)
 80101f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80101fa:	4a1f      	ldr	r2, [pc, #124]	@ (8010278 <HAL_PCD_MspInit+0xe0>)
 80101fc:	f043 0301 	orr.w	r3, r3, #1
 8010200:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8010204:	4b1c      	ldr	r3, [pc, #112]	@ (8010278 <HAL_PCD_MspInit+0xe0>)
 8010206:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801020a:	f003 0301 	and.w	r3, r3, #1
 801020e:	60fb      	str	r3, [r7, #12]
 8010210:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8010212:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8010216:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801021a:	2302      	movs	r3, #2
 801021c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010220:	2300      	movs	r3, #0
 8010222:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010226:	2300      	movs	r3, #0
 8010228:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 801022c:	230a      	movs	r3, #10
 801022e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010232:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8010236:	4619      	mov	r1, r3
 8010238:	4810      	ldr	r0, [pc, #64]	@ (801027c <HAL_PCD_MspInit+0xe4>)
 801023a:	f7f2 fafb 	bl	8002834 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801023e:	4b0e      	ldr	r3, [pc, #56]	@ (8010278 <HAL_PCD_MspInit+0xe0>)
 8010240:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8010244:	4a0c      	ldr	r2, [pc, #48]	@ (8010278 <HAL_PCD_MspInit+0xe0>)
 8010246:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801024a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 801024e:	4b0a      	ldr	r3, [pc, #40]	@ (8010278 <HAL_PCD_MspInit+0xe0>)
 8010250:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8010254:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010258:	60bb      	str	r3, [r7, #8]
 801025a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 801025c:	2200      	movs	r2, #0
 801025e:	2105      	movs	r1, #5
 8010260:	2065      	movs	r0, #101	@ 0x65
 8010262:	f7f1 fff7 	bl	8002254 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8010266:	2065      	movs	r0, #101	@ 0x65
 8010268:	f7f2 f80e 	bl	8002288 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801026c:	bf00      	nop
 801026e:	37e8      	adds	r7, #232	@ 0xe8
 8010270:	46bd      	mov	sp, r7
 8010272:	bd80      	pop	{r7, pc}
 8010274:	40080000 	.word	0x40080000
 8010278:	58024400 	.word	0x58024400
 801027c:	58020000 	.word	0x58020000

08010280 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010280:	b580      	push	{r7, lr}
 8010282:	b082      	sub	sp, #8
 8010284:	af00      	add	r7, sp, #0
 8010286:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8010294:	4619      	mov	r1, r3
 8010296:	4610      	mov	r0, r2
 8010298:	f7fb fc67 	bl	800bb6a <USBD_LL_SetupStage>
}
 801029c:	bf00      	nop
 801029e:	3708      	adds	r7, #8
 80102a0:	46bd      	mov	sp, r7
 80102a2:	bd80      	pop	{r7, pc}

080102a4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80102a4:	b580      	push	{r7, lr}
 80102a6:	b082      	sub	sp, #8
 80102a8:	af00      	add	r7, sp, #0
 80102aa:	6078      	str	r0, [r7, #4]
 80102ac:	460b      	mov	r3, r1
 80102ae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80102b6:	78fa      	ldrb	r2, [r7, #3]
 80102b8:	6879      	ldr	r1, [r7, #4]
 80102ba:	4613      	mov	r3, r2
 80102bc:	00db      	lsls	r3, r3, #3
 80102be:	4413      	add	r3, r2
 80102c0:	009b      	lsls	r3, r3, #2
 80102c2:	440b      	add	r3, r1
 80102c4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80102c8:	681a      	ldr	r2, [r3, #0]
 80102ca:	78fb      	ldrb	r3, [r7, #3]
 80102cc:	4619      	mov	r1, r3
 80102ce:	f7fb fca1 	bl	800bc14 <USBD_LL_DataOutStage>
}
 80102d2:	bf00      	nop
 80102d4:	3708      	adds	r7, #8
 80102d6:	46bd      	mov	sp, r7
 80102d8:	bd80      	pop	{r7, pc}

080102da <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80102da:	b580      	push	{r7, lr}
 80102dc:	b082      	sub	sp, #8
 80102de:	af00      	add	r7, sp, #0
 80102e0:	6078      	str	r0, [r7, #4]
 80102e2:	460b      	mov	r3, r1
 80102e4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80102ec:	78fa      	ldrb	r2, [r7, #3]
 80102ee:	6879      	ldr	r1, [r7, #4]
 80102f0:	4613      	mov	r3, r2
 80102f2:	00db      	lsls	r3, r3, #3
 80102f4:	4413      	add	r3, r2
 80102f6:	009b      	lsls	r3, r3, #2
 80102f8:	440b      	add	r3, r1
 80102fa:	3320      	adds	r3, #32
 80102fc:	681a      	ldr	r2, [r3, #0]
 80102fe:	78fb      	ldrb	r3, [r7, #3]
 8010300:	4619      	mov	r1, r3
 8010302:	f7fb fd3a 	bl	800bd7a <USBD_LL_DataInStage>
}
 8010306:	bf00      	nop
 8010308:	3708      	adds	r7, #8
 801030a:	46bd      	mov	sp, r7
 801030c:	bd80      	pop	{r7, pc}

0801030e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801030e:	b580      	push	{r7, lr}
 8010310:	b082      	sub	sp, #8
 8010312:	af00      	add	r7, sp, #0
 8010314:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010316:	687b      	ldr	r3, [r7, #4]
 8010318:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801031c:	4618      	mov	r0, r3
 801031e:	f7fb fe74 	bl	800c00a <USBD_LL_SOF>
}
 8010322:	bf00      	nop
 8010324:	3708      	adds	r7, #8
 8010326:	46bd      	mov	sp, r7
 8010328:	bd80      	pop	{r7, pc}

0801032a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801032a:	b580      	push	{r7, lr}
 801032c:	b084      	sub	sp, #16
 801032e:	af00      	add	r7, sp, #0
 8010330:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010332:	2301      	movs	r3, #1
 8010334:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	79db      	ldrb	r3, [r3, #7]
 801033a:	2b00      	cmp	r3, #0
 801033c:	d102      	bne.n	8010344 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801033e:	2300      	movs	r3, #0
 8010340:	73fb      	strb	r3, [r7, #15]
 8010342:	e008      	b.n	8010356 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	79db      	ldrb	r3, [r3, #7]
 8010348:	2b02      	cmp	r3, #2
 801034a:	d102      	bne.n	8010352 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 801034c:	2301      	movs	r3, #1
 801034e:	73fb      	strb	r3, [r7, #15]
 8010350:	e001      	b.n	8010356 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8010352:	f7f1 f8e9 	bl	8001528 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801035c:	7bfa      	ldrb	r2, [r7, #15]
 801035e:	4611      	mov	r1, r2
 8010360:	4618      	mov	r0, r3
 8010362:	f7fb fe0e 	bl	800bf82 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801036c:	4618      	mov	r0, r3
 801036e:	f7fb fdb6 	bl	800bede <USBD_LL_Reset>
}
 8010372:	bf00      	nop
 8010374:	3710      	adds	r7, #16
 8010376:	46bd      	mov	sp, r7
 8010378:	bd80      	pop	{r7, pc}
	...

0801037c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801037c:	b580      	push	{r7, lr}
 801037e:	b082      	sub	sp, #8
 8010380:	af00      	add	r7, sp, #0
 8010382:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801038a:	4618      	mov	r0, r3
 801038c:	f7fb fe09 	bl	800bfa2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	681b      	ldr	r3, [r3, #0]
 8010394:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8010398:	681b      	ldr	r3, [r3, #0]
 801039a:	687a      	ldr	r2, [r7, #4]
 801039c:	6812      	ldr	r2, [r2, #0]
 801039e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80103a2:	f043 0301 	orr.w	r3, r3, #1
 80103a6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	7adb      	ldrb	r3, [r3, #11]
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	d005      	beq.n	80103bc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80103b0:	4b04      	ldr	r3, [pc, #16]	@ (80103c4 <HAL_PCD_SuspendCallback+0x48>)
 80103b2:	691b      	ldr	r3, [r3, #16]
 80103b4:	4a03      	ldr	r2, [pc, #12]	@ (80103c4 <HAL_PCD_SuspendCallback+0x48>)
 80103b6:	f043 0306 	orr.w	r3, r3, #6
 80103ba:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80103bc:	bf00      	nop
 80103be:	3708      	adds	r7, #8
 80103c0:	46bd      	mov	sp, r7
 80103c2:	bd80      	pop	{r7, pc}
 80103c4:	e000ed00 	.word	0xe000ed00

080103c8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80103c8:	b580      	push	{r7, lr}
 80103ca:	b082      	sub	sp, #8
 80103cc:	af00      	add	r7, sp, #0
 80103ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80103d6:	4618      	mov	r0, r3
 80103d8:	f7fb fdff 	bl	800bfda <USBD_LL_Resume>
}
 80103dc:	bf00      	nop
 80103de:	3708      	adds	r7, #8
 80103e0:	46bd      	mov	sp, r7
 80103e2:	bd80      	pop	{r7, pc}

080103e4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80103e4:	b580      	push	{r7, lr}
 80103e6:	b082      	sub	sp, #8
 80103e8:	af00      	add	r7, sp, #0
 80103ea:	6078      	str	r0, [r7, #4]
 80103ec:	460b      	mov	r3, r1
 80103ee:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80103f6:	78fa      	ldrb	r2, [r7, #3]
 80103f8:	4611      	mov	r1, r2
 80103fa:	4618      	mov	r0, r3
 80103fc:	f7fb fe57 	bl	800c0ae <USBD_LL_IsoOUTIncomplete>
}
 8010400:	bf00      	nop
 8010402:	3708      	adds	r7, #8
 8010404:	46bd      	mov	sp, r7
 8010406:	bd80      	pop	{r7, pc}

08010408 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010408:	b580      	push	{r7, lr}
 801040a:	b082      	sub	sp, #8
 801040c:	af00      	add	r7, sp, #0
 801040e:	6078      	str	r0, [r7, #4]
 8010410:	460b      	mov	r3, r1
 8010412:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801041a:	78fa      	ldrb	r2, [r7, #3]
 801041c:	4611      	mov	r1, r2
 801041e:	4618      	mov	r0, r3
 8010420:	f7fb fe13 	bl	800c04a <USBD_LL_IsoINIncomplete>
}
 8010424:	bf00      	nop
 8010426:	3708      	adds	r7, #8
 8010428:	46bd      	mov	sp, r7
 801042a:	bd80      	pop	{r7, pc}

0801042c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801042c:	b580      	push	{r7, lr}
 801042e:	b082      	sub	sp, #8
 8010430:	af00      	add	r7, sp, #0
 8010432:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801043a:	4618      	mov	r0, r3
 801043c:	f7fb fe69 	bl	800c112 <USBD_LL_DevConnected>
}
 8010440:	bf00      	nop
 8010442:	3708      	adds	r7, #8
 8010444:	46bd      	mov	sp, r7
 8010446:	bd80      	pop	{r7, pc}

08010448 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010448:	b580      	push	{r7, lr}
 801044a:	b082      	sub	sp, #8
 801044c:	af00      	add	r7, sp, #0
 801044e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010456:	4618      	mov	r0, r3
 8010458:	f7fb fe66 	bl	800c128 <USBD_LL_DevDisconnected>
}
 801045c:	bf00      	nop
 801045e:	3708      	adds	r7, #8
 8010460:	46bd      	mov	sp, r7
 8010462:	bd80      	pop	{r7, pc}

08010464 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8010464:	b580      	push	{r7, lr}
 8010466:	b082      	sub	sp, #8
 8010468:	af00      	add	r7, sp, #0
 801046a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	781b      	ldrb	r3, [r3, #0]
 8010470:	2b00      	cmp	r3, #0
 8010472:	d13e      	bne.n	80104f2 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8010474:	4a21      	ldr	r2, [pc, #132]	@ (80104fc <USBD_LL_Init+0x98>)
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	4a1f      	ldr	r2, [pc, #124]	@ (80104fc <USBD_LL_Init+0x98>)
 8010480:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8010484:	4b1d      	ldr	r3, [pc, #116]	@ (80104fc <USBD_LL_Init+0x98>)
 8010486:	4a1e      	ldr	r2, [pc, #120]	@ (8010500 <USBD_LL_Init+0x9c>)
 8010488:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 801048a:	4b1c      	ldr	r3, [pc, #112]	@ (80104fc <USBD_LL_Init+0x98>)
 801048c:	2209      	movs	r2, #9
 801048e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8010490:	4b1a      	ldr	r3, [pc, #104]	@ (80104fc <USBD_LL_Init+0x98>)
 8010492:	2202      	movs	r2, #2
 8010494:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8010496:	4b19      	ldr	r3, [pc, #100]	@ (80104fc <USBD_LL_Init+0x98>)
 8010498:	2200      	movs	r2, #0
 801049a:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801049c:	4b17      	ldr	r3, [pc, #92]	@ (80104fc <USBD_LL_Init+0x98>)
 801049e:	2202      	movs	r2, #2
 80104a0:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80104a2:	4b16      	ldr	r3, [pc, #88]	@ (80104fc <USBD_LL_Init+0x98>)
 80104a4:	2200      	movs	r2, #0
 80104a6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80104a8:	4b14      	ldr	r3, [pc, #80]	@ (80104fc <USBD_LL_Init+0x98>)
 80104aa:	2200      	movs	r2, #0
 80104ac:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80104ae:	4b13      	ldr	r3, [pc, #76]	@ (80104fc <USBD_LL_Init+0x98>)
 80104b0:	2200      	movs	r2, #0
 80104b2:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80104b4:	4b11      	ldr	r3, [pc, #68]	@ (80104fc <USBD_LL_Init+0x98>)
 80104b6:	2200      	movs	r2, #0
 80104b8:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80104ba:	4b10      	ldr	r3, [pc, #64]	@ (80104fc <USBD_LL_Init+0x98>)
 80104bc:	2200      	movs	r2, #0
 80104be:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80104c0:	4b0e      	ldr	r3, [pc, #56]	@ (80104fc <USBD_LL_Init+0x98>)
 80104c2:	2200      	movs	r2, #0
 80104c4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80104c6:	480d      	ldr	r0, [pc, #52]	@ (80104fc <USBD_LL_Init+0x98>)
 80104c8:	f7f3 f9d5 	bl	8003876 <HAL_PCD_Init>
 80104cc:	4603      	mov	r3, r0
 80104ce:	2b00      	cmp	r3, #0
 80104d0:	d001      	beq.n	80104d6 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 80104d2:	f7f1 f829 	bl	8001528 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80104d6:	2180      	movs	r1, #128	@ 0x80
 80104d8:	4808      	ldr	r0, [pc, #32]	@ (80104fc <USBD_LL_Init+0x98>)
 80104da:	f7f4 fc2a 	bl	8004d32 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80104de:	2240      	movs	r2, #64	@ 0x40
 80104e0:	2100      	movs	r1, #0
 80104e2:	4806      	ldr	r0, [pc, #24]	@ (80104fc <USBD_LL_Init+0x98>)
 80104e4:	f7f4 fbde 	bl	8004ca4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80104e8:	2280      	movs	r2, #128	@ 0x80
 80104ea:	2101      	movs	r1, #1
 80104ec:	4803      	ldr	r0, [pc, #12]	@ (80104fc <USBD_LL_Init+0x98>)
 80104ee:	f7f4 fbd9 	bl	8004ca4 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 80104f2:	2300      	movs	r3, #0
}
 80104f4:	4618      	mov	r0, r3
 80104f6:	3708      	adds	r7, #8
 80104f8:	46bd      	mov	sp, r7
 80104fa:	bd80      	pop	{r7, pc}
 80104fc:	24006400 	.word	0x24006400
 8010500:	40080000 	.word	0x40080000

08010504 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8010504:	b580      	push	{r7, lr}
 8010506:	b084      	sub	sp, #16
 8010508:	af00      	add	r7, sp, #0
 801050a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801050c:	2300      	movs	r3, #0
 801050e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010510:	2300      	movs	r3, #0
 8010512:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801051a:	4618      	mov	r0, r3
 801051c:	f7f3 fab7 	bl	8003a8e <HAL_PCD_Start>
 8010520:	4603      	mov	r3, r0
 8010522:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010524:	7bfb      	ldrb	r3, [r7, #15]
 8010526:	4618      	mov	r0, r3
 8010528:	f000 f942 	bl	80107b0 <USBD_Get_USB_Status>
 801052c:	4603      	mov	r3, r0
 801052e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010530:	7bbb      	ldrb	r3, [r7, #14]
}
 8010532:	4618      	mov	r0, r3
 8010534:	3710      	adds	r7, #16
 8010536:	46bd      	mov	sp, r7
 8010538:	bd80      	pop	{r7, pc}

0801053a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801053a:	b580      	push	{r7, lr}
 801053c:	b084      	sub	sp, #16
 801053e:	af00      	add	r7, sp, #0
 8010540:	6078      	str	r0, [r7, #4]
 8010542:	4608      	mov	r0, r1
 8010544:	4611      	mov	r1, r2
 8010546:	461a      	mov	r2, r3
 8010548:	4603      	mov	r3, r0
 801054a:	70fb      	strb	r3, [r7, #3]
 801054c:	460b      	mov	r3, r1
 801054e:	70bb      	strb	r3, [r7, #2]
 8010550:	4613      	mov	r3, r2
 8010552:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010554:	2300      	movs	r3, #0
 8010556:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010558:	2300      	movs	r3, #0
 801055a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8010562:	78bb      	ldrb	r3, [r7, #2]
 8010564:	883a      	ldrh	r2, [r7, #0]
 8010566:	78f9      	ldrb	r1, [r7, #3]
 8010568:	f7f3 ffb8 	bl	80044dc <HAL_PCD_EP_Open>
 801056c:	4603      	mov	r3, r0
 801056e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010570:	7bfb      	ldrb	r3, [r7, #15]
 8010572:	4618      	mov	r0, r3
 8010574:	f000 f91c 	bl	80107b0 <USBD_Get_USB_Status>
 8010578:	4603      	mov	r3, r0
 801057a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801057c:	7bbb      	ldrb	r3, [r7, #14]
}
 801057e:	4618      	mov	r0, r3
 8010580:	3710      	adds	r7, #16
 8010582:	46bd      	mov	sp, r7
 8010584:	bd80      	pop	{r7, pc}

08010586 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010586:	b580      	push	{r7, lr}
 8010588:	b084      	sub	sp, #16
 801058a:	af00      	add	r7, sp, #0
 801058c:	6078      	str	r0, [r7, #4]
 801058e:	460b      	mov	r3, r1
 8010590:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010592:	2300      	movs	r3, #0
 8010594:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010596:	2300      	movs	r3, #0
 8010598:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80105a0:	78fa      	ldrb	r2, [r7, #3]
 80105a2:	4611      	mov	r1, r2
 80105a4:	4618      	mov	r0, r3
 80105a6:	f7f4 f801 	bl	80045ac <HAL_PCD_EP_Close>
 80105aa:	4603      	mov	r3, r0
 80105ac:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80105ae:	7bfb      	ldrb	r3, [r7, #15]
 80105b0:	4618      	mov	r0, r3
 80105b2:	f000 f8fd 	bl	80107b0 <USBD_Get_USB_Status>
 80105b6:	4603      	mov	r3, r0
 80105b8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80105ba:	7bbb      	ldrb	r3, [r7, #14]
}
 80105bc:	4618      	mov	r0, r3
 80105be:	3710      	adds	r7, #16
 80105c0:	46bd      	mov	sp, r7
 80105c2:	bd80      	pop	{r7, pc}

080105c4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80105c4:	b580      	push	{r7, lr}
 80105c6:	b084      	sub	sp, #16
 80105c8:	af00      	add	r7, sp, #0
 80105ca:	6078      	str	r0, [r7, #4]
 80105cc:	460b      	mov	r3, r1
 80105ce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80105d0:	2300      	movs	r3, #0
 80105d2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80105d4:	2300      	movs	r3, #0
 80105d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80105de:	78fa      	ldrb	r2, [r7, #3]
 80105e0:	4611      	mov	r1, r2
 80105e2:	4618      	mov	r0, r3
 80105e4:	f7f4 f8b9 	bl	800475a <HAL_PCD_EP_SetStall>
 80105e8:	4603      	mov	r3, r0
 80105ea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80105ec:	7bfb      	ldrb	r3, [r7, #15]
 80105ee:	4618      	mov	r0, r3
 80105f0:	f000 f8de 	bl	80107b0 <USBD_Get_USB_Status>
 80105f4:	4603      	mov	r3, r0
 80105f6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80105f8:	7bbb      	ldrb	r3, [r7, #14]
}
 80105fa:	4618      	mov	r0, r3
 80105fc:	3710      	adds	r7, #16
 80105fe:	46bd      	mov	sp, r7
 8010600:	bd80      	pop	{r7, pc}

08010602 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010602:	b580      	push	{r7, lr}
 8010604:	b084      	sub	sp, #16
 8010606:	af00      	add	r7, sp, #0
 8010608:	6078      	str	r0, [r7, #4]
 801060a:	460b      	mov	r3, r1
 801060c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801060e:	2300      	movs	r3, #0
 8010610:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010612:	2300      	movs	r3, #0
 8010614:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801061c:	78fa      	ldrb	r2, [r7, #3]
 801061e:	4611      	mov	r1, r2
 8010620:	4618      	mov	r0, r3
 8010622:	f7f4 f8fd 	bl	8004820 <HAL_PCD_EP_ClrStall>
 8010626:	4603      	mov	r3, r0
 8010628:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801062a:	7bfb      	ldrb	r3, [r7, #15]
 801062c:	4618      	mov	r0, r3
 801062e:	f000 f8bf 	bl	80107b0 <USBD_Get_USB_Status>
 8010632:	4603      	mov	r3, r0
 8010634:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010636:	7bbb      	ldrb	r3, [r7, #14]
}
 8010638:	4618      	mov	r0, r3
 801063a:	3710      	adds	r7, #16
 801063c:	46bd      	mov	sp, r7
 801063e:	bd80      	pop	{r7, pc}

08010640 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010640:	b480      	push	{r7}
 8010642:	b085      	sub	sp, #20
 8010644:	af00      	add	r7, sp, #0
 8010646:	6078      	str	r0, [r7, #4]
 8010648:	460b      	mov	r3, r1
 801064a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010652:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8010654:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010658:	2b00      	cmp	r3, #0
 801065a:	da0b      	bge.n	8010674 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801065c:	78fb      	ldrb	r3, [r7, #3]
 801065e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010662:	68f9      	ldr	r1, [r7, #12]
 8010664:	4613      	mov	r3, r2
 8010666:	00db      	lsls	r3, r3, #3
 8010668:	4413      	add	r3, r2
 801066a:	009b      	lsls	r3, r3, #2
 801066c:	440b      	add	r3, r1
 801066e:	3316      	adds	r3, #22
 8010670:	781b      	ldrb	r3, [r3, #0]
 8010672:	e00b      	b.n	801068c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8010674:	78fb      	ldrb	r3, [r7, #3]
 8010676:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801067a:	68f9      	ldr	r1, [r7, #12]
 801067c:	4613      	mov	r3, r2
 801067e:	00db      	lsls	r3, r3, #3
 8010680:	4413      	add	r3, r2
 8010682:	009b      	lsls	r3, r3, #2
 8010684:	440b      	add	r3, r1
 8010686:	f203 2356 	addw	r3, r3, #598	@ 0x256
 801068a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801068c:	4618      	mov	r0, r3
 801068e:	3714      	adds	r7, #20
 8010690:	46bd      	mov	sp, r7
 8010692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010696:	4770      	bx	lr

08010698 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010698:	b580      	push	{r7, lr}
 801069a:	b084      	sub	sp, #16
 801069c:	af00      	add	r7, sp, #0
 801069e:	6078      	str	r0, [r7, #4]
 80106a0:	460b      	mov	r3, r1
 80106a2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80106a4:	2300      	movs	r3, #0
 80106a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80106a8:	2300      	movs	r3, #0
 80106aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80106b2:	78fa      	ldrb	r2, [r7, #3]
 80106b4:	4611      	mov	r1, r2
 80106b6:	4618      	mov	r0, r3
 80106b8:	f7f3 feec 	bl	8004494 <HAL_PCD_SetAddress>
 80106bc:	4603      	mov	r3, r0
 80106be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80106c0:	7bfb      	ldrb	r3, [r7, #15]
 80106c2:	4618      	mov	r0, r3
 80106c4:	f000 f874 	bl	80107b0 <USBD_Get_USB_Status>
 80106c8:	4603      	mov	r3, r0
 80106ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80106cc:	7bbb      	ldrb	r3, [r7, #14]
}
 80106ce:	4618      	mov	r0, r3
 80106d0:	3710      	adds	r7, #16
 80106d2:	46bd      	mov	sp, r7
 80106d4:	bd80      	pop	{r7, pc}

080106d6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80106d6:	b580      	push	{r7, lr}
 80106d8:	b086      	sub	sp, #24
 80106da:	af00      	add	r7, sp, #0
 80106dc:	60f8      	str	r0, [r7, #12]
 80106de:	607a      	str	r2, [r7, #4]
 80106e0:	603b      	str	r3, [r7, #0]
 80106e2:	460b      	mov	r3, r1
 80106e4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80106e6:	2300      	movs	r3, #0
 80106e8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80106ea:	2300      	movs	r3, #0
 80106ec:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80106ee:	68fb      	ldr	r3, [r7, #12]
 80106f0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80106f4:	7af9      	ldrb	r1, [r7, #11]
 80106f6:	683b      	ldr	r3, [r7, #0]
 80106f8:	687a      	ldr	r2, [r7, #4]
 80106fa:	f7f3 fff4 	bl	80046e6 <HAL_PCD_EP_Transmit>
 80106fe:	4603      	mov	r3, r0
 8010700:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010702:	7dfb      	ldrb	r3, [r7, #23]
 8010704:	4618      	mov	r0, r3
 8010706:	f000 f853 	bl	80107b0 <USBD_Get_USB_Status>
 801070a:	4603      	mov	r3, r0
 801070c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801070e:	7dbb      	ldrb	r3, [r7, #22]
}
 8010710:	4618      	mov	r0, r3
 8010712:	3718      	adds	r7, #24
 8010714:	46bd      	mov	sp, r7
 8010716:	bd80      	pop	{r7, pc}

08010718 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010718:	b580      	push	{r7, lr}
 801071a:	b086      	sub	sp, #24
 801071c:	af00      	add	r7, sp, #0
 801071e:	60f8      	str	r0, [r7, #12]
 8010720:	607a      	str	r2, [r7, #4]
 8010722:	603b      	str	r3, [r7, #0]
 8010724:	460b      	mov	r3, r1
 8010726:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010728:	2300      	movs	r3, #0
 801072a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801072c:	2300      	movs	r3, #0
 801072e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010730:	68fb      	ldr	r3, [r7, #12]
 8010732:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8010736:	7af9      	ldrb	r1, [r7, #11]
 8010738:	683b      	ldr	r3, [r7, #0]
 801073a:	687a      	ldr	r2, [r7, #4]
 801073c:	f7f3 ff80 	bl	8004640 <HAL_PCD_EP_Receive>
 8010740:	4603      	mov	r3, r0
 8010742:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010744:	7dfb      	ldrb	r3, [r7, #23]
 8010746:	4618      	mov	r0, r3
 8010748:	f000 f832 	bl	80107b0 <USBD_Get_USB_Status>
 801074c:	4603      	mov	r3, r0
 801074e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010750:	7dbb      	ldrb	r3, [r7, #22]
}
 8010752:	4618      	mov	r0, r3
 8010754:	3718      	adds	r7, #24
 8010756:	46bd      	mov	sp, r7
 8010758:	bd80      	pop	{r7, pc}

0801075a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801075a:	b580      	push	{r7, lr}
 801075c:	b082      	sub	sp, #8
 801075e:	af00      	add	r7, sp, #0
 8010760:	6078      	str	r0, [r7, #4]
 8010762:	460b      	mov	r3, r1
 8010764:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801076c:	78fa      	ldrb	r2, [r7, #3]
 801076e:	4611      	mov	r1, r2
 8010770:	4618      	mov	r0, r3
 8010772:	f7f3 ffa0 	bl	80046b6 <HAL_PCD_EP_GetRxCount>
 8010776:	4603      	mov	r3, r0
}
 8010778:	4618      	mov	r0, r3
 801077a:	3708      	adds	r7, #8
 801077c:	46bd      	mov	sp, r7
 801077e:	bd80      	pop	{r7, pc}

08010780 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8010780:	b480      	push	{r7}
 8010782:	b083      	sub	sp, #12
 8010784:	af00      	add	r7, sp, #0
 8010786:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8010788:	4b03      	ldr	r3, [pc, #12]	@ (8010798 <USBD_static_malloc+0x18>)
}
 801078a:	4618      	mov	r0, r3
 801078c:	370c      	adds	r7, #12
 801078e:	46bd      	mov	sp, r7
 8010790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010794:	4770      	bx	lr
 8010796:	bf00      	nop
 8010798:	240068e4 	.word	0x240068e4

0801079c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 801079c:	b480      	push	{r7}
 801079e:	b083      	sub	sp, #12
 80107a0:	af00      	add	r7, sp, #0
 80107a2:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 80107a4:	bf00      	nop
 80107a6:	370c      	adds	r7, #12
 80107a8:	46bd      	mov	sp, r7
 80107aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107ae:	4770      	bx	lr

080107b0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80107b0:	b480      	push	{r7}
 80107b2:	b085      	sub	sp, #20
 80107b4:	af00      	add	r7, sp, #0
 80107b6:	4603      	mov	r3, r0
 80107b8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80107ba:	2300      	movs	r3, #0
 80107bc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80107be:	79fb      	ldrb	r3, [r7, #7]
 80107c0:	2b03      	cmp	r3, #3
 80107c2:	d817      	bhi.n	80107f4 <USBD_Get_USB_Status+0x44>
 80107c4:	a201      	add	r2, pc, #4	@ (adr r2, 80107cc <USBD_Get_USB_Status+0x1c>)
 80107c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80107ca:	bf00      	nop
 80107cc:	080107dd 	.word	0x080107dd
 80107d0:	080107e3 	.word	0x080107e3
 80107d4:	080107e9 	.word	0x080107e9
 80107d8:	080107ef 	.word	0x080107ef
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80107dc:	2300      	movs	r3, #0
 80107de:	73fb      	strb	r3, [r7, #15]
    break;
 80107e0:	e00b      	b.n	80107fa <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80107e2:	2303      	movs	r3, #3
 80107e4:	73fb      	strb	r3, [r7, #15]
    break;
 80107e6:	e008      	b.n	80107fa <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80107e8:	2301      	movs	r3, #1
 80107ea:	73fb      	strb	r3, [r7, #15]
    break;
 80107ec:	e005      	b.n	80107fa <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80107ee:	2303      	movs	r3, #3
 80107f0:	73fb      	strb	r3, [r7, #15]
    break;
 80107f2:	e002      	b.n	80107fa <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80107f4:	2303      	movs	r3, #3
 80107f6:	73fb      	strb	r3, [r7, #15]
    break;
 80107f8:	bf00      	nop
  }
  return usb_status;
 80107fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80107fc:	4618      	mov	r0, r3
 80107fe:	3714      	adds	r7, #20
 8010800:	46bd      	mov	sp, r7
 8010802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010806:	4770      	bx	lr

08010808 <ad7606_Init>:

/**
 * @brief AD7606初始化
 */
void ad7606_Init(void)
{
 8010808:	b580      	push	{r7, lr}
 801080a:	af00      	add	r7, sp, #0
    AD7606_RST_RESET();
 801080c:	2200      	movs	r2, #0
 801080e:	2108      	movs	r1, #8
 8010810:	480a      	ldr	r0, [pc, #40]	@ (801083c <ad7606_Init+0x34>)
 8010812:	f7f2 f9bf 	bl	8002b94 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8010816:	2001      	movs	r0, #1
 8010818:	f7f1 fc34 	bl	8002084 <HAL_Delay>
    AD7606_RST_SET();
 801081c:	2201      	movs	r2, #1
 801081e:	2108      	movs	r1, #8
 8010820:	4806      	ldr	r0, [pc, #24]	@ (801083c <ad7606_Init+0x34>)
 8010822:	f7f2 f9b7 	bl	8002b94 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8010826:	2001      	movs	r0, #1
 8010828:	f7f1 fc2c 	bl	8002084 <HAL_Delay>
    AD7606_RST_RESET();
 801082c:	2200      	movs	r2, #0
 801082e:	2108      	movs	r1, #8
 8010830:	4802      	ldr	r0, [pc, #8]	@ (801083c <ad7606_Init+0x34>)
 8010832:	f7f2 f9af 	bl	8002b94 <HAL_GPIO_WritePin>
}
 8010836:	bf00      	nop
 8010838:	bd80      	pop	{r7, pc}
 801083a:	bf00      	nop
 801083c:	58021800 	.word	0x58021800

08010840 <ad7606_Read>:
 * @param hspi SPI句柄
 * @param data 数据指针
 * @param channel 读取几个通道
 */
void ad7606_Read(SPI_HandleTypeDef *hspi, int16_t *data, uint16_t channel)
{
 8010840:	b580      	push	{r7, lr}
 8010842:	b084      	sub	sp, #16
 8010844:	af00      	add	r7, sp, #0
 8010846:	60f8      	str	r0, [r7, #12]
 8010848:	60b9      	str	r1, [r7, #8]
 801084a:	4613      	mov	r3, r2
 801084c:	80fb      	strh	r3, [r7, #6]
    AD7606_CS_RESET();
 801084e:	2200      	movs	r2, #0
 8010850:	2180      	movs	r1, #128	@ 0x80
 8010852:	4809      	ldr	r0, [pc, #36]	@ (8010878 <ad7606_Read+0x38>)
 8010854:	f7f2 f99e 	bl	8002b94 <HAL_GPIO_WritePin>
    HAL_SPI_Receive(hspi, (uint8_t *)data, channel, 100);
 8010858:	88fa      	ldrh	r2, [r7, #6]
 801085a:	2364      	movs	r3, #100	@ 0x64
 801085c:	68b9      	ldr	r1, [r7, #8]
 801085e:	68f8      	ldr	r0, [r7, #12]
 8010860:	f7f7 f984 	bl	8007b6c <HAL_SPI_Receive>
    AD7606_CS_SET();
 8010864:	2201      	movs	r2, #1
 8010866:	2180      	movs	r1, #128	@ 0x80
 8010868:	4803      	ldr	r0, [pc, #12]	@ (8010878 <ad7606_Read+0x38>)
 801086a:	f7f2 f993 	bl	8002b94 <HAL_GPIO_WritePin>
}
 801086e:	bf00      	nop
 8010870:	3710      	adds	r7, #16
 8010872:	46bd      	mov	sp, r7
 8010874:	bd80      	pop	{r7, pc}
 8010876:	bf00      	nop
 8010878:	58021800 	.word	0x58021800

0801087c <ad7606_Start>:
 * @brief 启动AD7606
 * @param htim PWM产生的时钟
 * @param channel PWM产生的通道
 */
void ad7606_Start(TIM_HandleTypeDef *htim, uint32_t channel)
{
 801087c:	b580      	push	{r7, lr}
 801087e:	b082      	sub	sp, #8
 8010880:	af00      	add	r7, sp, #0
 8010882:	6078      	str	r0, [r7, #4]
 8010884:	6039      	str	r1, [r7, #0]
    HAL_TIM_PWM_Start(htim, channel);
 8010886:	6839      	ldr	r1, [r7, #0]
 8010888:	6878      	ldr	r0, [r7, #4]
 801088a:	f7f7 fdfb 	bl	8008484 <HAL_TIM_PWM_Start>
}
 801088e:	bf00      	nop
 8010890:	3708      	adds	r7, #8
 8010892:	46bd      	mov	sp, r7
 8010894:	bd80      	pop	{r7, pc}
	...

08010898 <ad7606_Convert>:
 * @param data 数据指针
 * @param channel 通道数
 * @param adcValue 采样值
 */
void ad7606_Convert(int16_t *data, uint16_t channel, float *adcValue)
{
 8010898:	b480      	push	{r7}
 801089a:	b087      	sub	sp, #28
 801089c:	af00      	add	r7, sp, #0
 801089e:	60f8      	str	r0, [r7, #12]
 80108a0:	460b      	mov	r3, r1
 80108a2:	607a      	str	r2, [r7, #4]
 80108a4:	817b      	strh	r3, [r7, #10]
    for (int i = 0; i < channel; i++)
 80108a6:	2300      	movs	r3, #0
 80108a8:	617b      	str	r3, [r7, #20]
 80108aa:	e03d      	b.n	8010928 <ad7606_Convert+0x90>
    {
        // 16位二进制补码转单精度浮点数
        data[i] = data[i] & 0x8000 ? (-((~data[i] + 1) & 0x7fff)) : data[i];
 80108ac:	697b      	ldr	r3, [r7, #20]
 80108ae:	005b      	lsls	r3, r3, #1
 80108b0:	68fa      	ldr	r2, [r7, #12]
 80108b2:	4413      	add	r3, r2
 80108b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80108b8:	2b00      	cmp	r3, #0
 80108ba:	da0f      	bge.n	80108dc <ad7606_Convert+0x44>
 80108bc:	697b      	ldr	r3, [r7, #20]
 80108be:	005b      	lsls	r3, r3, #1
 80108c0:	68fa      	ldr	r2, [r7, #12]
 80108c2:	4413      	add	r3, r2
 80108c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80108c8:	b29b      	uxth	r3, r3
 80108ca:	425b      	negs	r3, r3
 80108cc:	b29b      	uxth	r3, r3
 80108ce:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80108d2:	b29b      	uxth	r3, r3
 80108d4:	425b      	negs	r3, r3
 80108d6:	b29b      	uxth	r3, r3
 80108d8:	b21b      	sxth	r3, r3
 80108da:	e005      	b.n	80108e8 <ad7606_Convert+0x50>
 80108dc:	697b      	ldr	r3, [r7, #20]
 80108de:	005b      	lsls	r3, r3, #1
 80108e0:	68fa      	ldr	r2, [r7, #12]
 80108e2:	4413      	add	r3, r2
 80108e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80108e8:	697a      	ldr	r2, [r7, #20]
 80108ea:	0052      	lsls	r2, r2, #1
 80108ec:	68f9      	ldr	r1, [r7, #12]
 80108ee:	440a      	add	r2, r1
 80108f0:	8013      	strh	r3, [r2, #0]
        adcValue[i] = 5.f * data[i] / 32768.f;
 80108f2:	697b      	ldr	r3, [r7, #20]
 80108f4:	005b      	lsls	r3, r3, #1
 80108f6:	68fa      	ldr	r2, [r7, #12]
 80108f8:	4413      	add	r3, r2
 80108fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80108fe:	ee07 3a90 	vmov	s15, r3
 8010902:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010906:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 801090a:	ee27 7a87 	vmul.f32	s14, s15, s14
 801090e:	697b      	ldr	r3, [r7, #20]
 8010910:	009b      	lsls	r3, r3, #2
 8010912:	687a      	ldr	r2, [r7, #4]
 8010914:	4413      	add	r3, r2
 8010916:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8010940 <ad7606_Convert+0xa8>
 801091a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801091e:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < channel; i++)
 8010922:	697b      	ldr	r3, [r7, #20]
 8010924:	3301      	adds	r3, #1
 8010926:	617b      	str	r3, [r7, #20]
 8010928:	897b      	ldrh	r3, [r7, #10]
 801092a:	697a      	ldr	r2, [r7, #20]
 801092c:	429a      	cmp	r2, r3
 801092e:	dbbd      	blt.n	80108ac <ad7606_Convert+0x14>
    }
}
 8010930:	bf00      	nop
 8010932:	bf00      	nop
 8010934:	371c      	adds	r7, #28
 8010936:	46bd      	mov	sp, r7
 8010938:	f85d 7b04 	ldr.w	r7, [sp], #4
 801093c:	4770      	bx	lr
 801093e:	bf00      	nop
 8010940:	47000000 	.word	0x47000000

08010944 <ad7606_GetValue>:
 * @param hspi SPI句柄
 * @param channel 读取几个通道 1-8
 * @param adcValue 采样值
 */
void ad7606_GetValue(SPI_HandleTypeDef *hspi, uint16_t channel, float *adcValue)
{
 8010944:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010948:	b087      	sub	sp, #28
 801094a:	af00      	add	r7, sp, #0
 801094c:	60f8      	str	r0, [r7, #12]
 801094e:	460b      	mov	r3, r1
 8010950:	607a      	str	r2, [r7, #4]
 8010952:	817b      	strh	r3, [r7, #10]
 8010954:	466b      	mov	r3, sp
 8010956:	461e      	mov	r6, r3
    int16_t ad7606_data[channel];
 8010958:	8979      	ldrh	r1, [r7, #10]
 801095a:	460b      	mov	r3, r1
 801095c:	3b01      	subs	r3, #1
 801095e:	617b      	str	r3, [r7, #20]
 8010960:	b28b      	uxth	r3, r1
 8010962:	2200      	movs	r2, #0
 8010964:	4698      	mov	r8, r3
 8010966:	4691      	mov	r9, r2
 8010968:	f04f 0200 	mov.w	r2, #0
 801096c:	f04f 0300 	mov.w	r3, #0
 8010970:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8010974:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8010978:	ea4f 1208 	mov.w	r2, r8, lsl #4
 801097c:	b28b      	uxth	r3, r1
 801097e:	2200      	movs	r2, #0
 8010980:	461c      	mov	r4, r3
 8010982:	4615      	mov	r5, r2
 8010984:	f04f 0200 	mov.w	r2, #0
 8010988:	f04f 0300 	mov.w	r3, #0
 801098c:	012b      	lsls	r3, r5, #4
 801098e:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8010992:	0122      	lsls	r2, r4, #4
 8010994:	460b      	mov	r3, r1
 8010996:	005b      	lsls	r3, r3, #1
 8010998:	3307      	adds	r3, #7
 801099a:	08db      	lsrs	r3, r3, #3
 801099c:	00db      	lsls	r3, r3, #3
 801099e:	ebad 0d03 	sub.w	sp, sp, r3
 80109a2:	466b      	mov	r3, sp
 80109a4:	3301      	adds	r3, #1
 80109a6:	085b      	lsrs	r3, r3, #1
 80109a8:	005b      	lsls	r3, r3, #1
 80109aa:	613b      	str	r3, [r7, #16]
    ad7606_Read(hspi, ad7606_data, channel);
 80109ac:	897b      	ldrh	r3, [r7, #10]
 80109ae:	461a      	mov	r2, r3
 80109b0:	6939      	ldr	r1, [r7, #16]
 80109b2:	68f8      	ldr	r0, [r7, #12]
 80109b4:	f7ff ff44 	bl	8010840 <ad7606_Read>
    ad7606_Convert(ad7606_data, channel, adcValue);
 80109b8:	897b      	ldrh	r3, [r7, #10]
 80109ba:	687a      	ldr	r2, [r7, #4]
 80109bc:	4619      	mov	r1, r3
 80109be:	6938      	ldr	r0, [r7, #16]
 80109c0:	f7ff ff6a 	bl	8010898 <ad7606_Convert>
 80109c4:	46b5      	mov	sp, r6
}
 80109c6:	bf00      	nop
 80109c8:	371c      	adds	r7, #28
 80109ca:	46bd      	mov	sp, r7
 80109cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080109d0 <INA228_writeReg>:
 * @param sensor INA228传感器的句柄
 * @param regAddr 要写入的寄存器地址
 * @param value 要写入的值
 */
void INA228_writeReg(INA228_Handle sensor, uint8_t regAddr, uint16_t value)
{
 80109d0:	b580      	push	{r7, lr}
 80109d2:	b088      	sub	sp, #32
 80109d4:	af04      	add	r7, sp, #16
 80109d6:	6078      	str	r0, [r7, #4]
 80109d8:	460b      	mov	r3, r1
 80109da:	70fb      	strb	r3, [r7, #3]
 80109dc:	4613      	mov	r3, r2
 80109de:	803b      	strh	r3, [r7, #0]
	uint8_t txBuf[2] = {0}; // 所有可写寄存器均为 2 字节
 80109e0:	2300      	movs	r3, #0
 80109e2:	81bb      	strh	r3, [r7, #12]

	txBuf[0] = MSB(value);
 80109e4:	883b      	ldrh	r3, [r7, #0]
 80109e6:	0a1b      	lsrs	r3, r3, #8
 80109e8:	b29b      	uxth	r3, r3
 80109ea:	b2db      	uxtb	r3, r3
 80109ec:	733b      	strb	r3, [r7, #12]
	txBuf[1] = LSB(value);
 80109ee:	883b      	ldrh	r3, [r7, #0]
 80109f0:	b2db      	uxtb	r3, r3
 80109f2:	737b      	strb	r3, [r7, #13]
	// 写入寄存器
	HAL_I2C_Mem_Write(sensor->hi2c, sensor->devAddr, regAddr, I2C_MEMADD_SIZE_8BIT, txBuf, 2, 100);
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	69d8      	ldr	r0, [r3, #28]
 80109f8:	687b      	ldr	r3, [r7, #4]
 80109fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80109fe:	4619      	mov	r1, r3
 8010a00:	78fb      	ldrb	r3, [r7, #3]
 8010a02:	b29a      	uxth	r2, r3
 8010a04:	2364      	movs	r3, #100	@ 0x64
 8010a06:	9302      	str	r3, [sp, #8]
 8010a08:	2302      	movs	r3, #2
 8010a0a:	9301      	str	r3, [sp, #4]
 8010a0c:	f107 030c 	add.w	r3, r7, #12
 8010a10:	9300      	str	r3, [sp, #0]
 8010a12:	2301      	movs	r3, #1
 8010a14:	f7f2 f9a8 	bl	8002d68 <HAL_I2C_Mem_Write>

	// 检查 ADC量程 的变化
	if (regAddr == INA228_config_register)
 8010a18:	78fb      	ldrb	r3, [r7, #3]
 8010a1a:	2b00      	cmp	r3, #0
 8010a1c:	d105      	bne.n	8010a2a <INA228_writeReg+0x5a>
	{
		sensor->adcrange = value & INA228_config_register_adcrange_4096mV;
 8010a1e:	883b      	ldrh	r3, [r7, #0]
 8010a20:	f003 0310 	and.w	r3, r3, #16
 8010a24:	b29a      	uxth	r2, r3
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	82da      	strh	r2, [r3, #22]
	}
}
 8010a2a:	bf00      	nop
 8010a2c:	3710      	adds	r7, #16
 8010a2e:	46bd      	mov	sp, r7
 8010a30:	bd80      	pop	{r7, pc}

08010a32 <INA228_config>:
/**
 * @brief 使用当前设置配置设备
 * @param sensor INA228传感器的句柄
 */
void INA228_config(INA228_Handle sensor)
{
 8010a32:	b580      	push	{r7, lr}
 8010a34:	b082      	sub	sp, #8
 8010a36:	af00      	add	r7, sp, #0
 8010a38:	6078      	str	r0, [r7, #4]
	// 写入传感器配置寄存器
	INA228_writeReg(sensor, INA228_config_register, sensor->configRegister);
 8010a3a:	687b      	ldr	r3, [r7, #4]
 8010a3c:	881b      	ldrh	r3, [r3, #0]
 8010a3e:	461a      	mov	r2, r3
 8010a40:	2100      	movs	r1, #0
 8010a42:	6878      	ldr	r0, [r7, #4]
 8010a44:	f7ff ffc4 	bl	80109d0 <INA228_writeReg>
	INA228_writeReg(sensor, INA228_adc_config_register, sensor->adcConfigRegister);
 8010a48:	687b      	ldr	r3, [r7, #4]
 8010a4a:	885b      	ldrh	r3, [r3, #2]
 8010a4c:	461a      	mov	r2, r3
 8010a4e:	2101      	movs	r1, #1
 8010a50:	6878      	ldr	r0, [r7, #4]
 8010a52:	f7ff ffbd 	bl	80109d0 <INA228_writeReg>
	INA228_writeReg(sensor, INA228_shunt_cal_register, sensor->shuntCalRegister);
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	889b      	ldrh	r3, [r3, #4]
 8010a5a:	461a      	mov	r2, r3
 8010a5c:	2102      	movs	r1, #2
 8010a5e:	6878      	ldr	r0, [r7, #4]
 8010a60:	f7ff ffb6 	bl	80109d0 <INA228_writeReg>
	INA228_writeReg(sensor, INA228_shunt_tempco_register, sensor->shuntTempcoRegister);
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	88db      	ldrh	r3, [r3, #6]
 8010a68:	461a      	mov	r2, r3
 8010a6a:	2103      	movs	r1, #3
 8010a6c:	6878      	ldr	r0, [r7, #4]
 8010a6e:	f7ff ffaf 	bl	80109d0 <INA228_writeReg>
	INA228_writeReg(sensor, INA228_diag_alrt_register, sensor->diagAlrtRegister);
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	891b      	ldrh	r3, [r3, #8]
 8010a76:	461a      	mov	r2, r3
 8010a78:	210b      	movs	r1, #11
 8010a7a:	6878      	ldr	r0, [r7, #4]
 8010a7c:	f7ff ffa8 	bl	80109d0 <INA228_writeReg>
	INA228_writeReg(sensor, INA228_sovl_register, sensor->sovlRegister);
 8010a80:	687b      	ldr	r3, [r7, #4]
 8010a82:	895b      	ldrh	r3, [r3, #10]
 8010a84:	461a      	mov	r2, r3
 8010a86:	210c      	movs	r1, #12
 8010a88:	6878      	ldr	r0, [r7, #4]
 8010a8a:	f7ff ffa1 	bl	80109d0 <INA228_writeReg>
	INA228_writeReg(sensor, INA228_suvl_register, sensor->suvlRegister);
 8010a8e:	687b      	ldr	r3, [r7, #4]
 8010a90:	899b      	ldrh	r3, [r3, #12]
 8010a92:	461a      	mov	r2, r3
 8010a94:	210d      	movs	r1, #13
 8010a96:	6878      	ldr	r0, [r7, #4]
 8010a98:	f7ff ff9a 	bl	80109d0 <INA228_writeReg>
	INA228_writeReg(sensor, INA228_bovl_register, sensor->bovlRegister);
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	89db      	ldrh	r3, [r3, #14]
 8010aa0:	461a      	mov	r2, r3
 8010aa2:	210e      	movs	r1, #14
 8010aa4:	6878      	ldr	r0, [r7, #4]
 8010aa6:	f7ff ff93 	bl	80109d0 <INA228_writeReg>
	INA228_writeReg(sensor, INA228_buvl_register, sensor->buvlRegister);
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	8a1b      	ldrh	r3, [r3, #16]
 8010aae:	461a      	mov	r2, r3
 8010ab0:	210f      	movs	r1, #15
 8010ab2:	6878      	ldr	r0, [r7, #4]
 8010ab4:	f7ff ff8c 	bl	80109d0 <INA228_writeReg>
	INA228_writeReg(sensor, INA228_temp_limit_register, sensor->tempLimitRegister);
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	8a5b      	ldrh	r3, [r3, #18]
 8010abc:	461a      	mov	r2, r3
 8010abe:	2110      	movs	r1, #16
 8010ac0:	6878      	ldr	r0, [r7, #4]
 8010ac2:	f7ff ff85 	bl	80109d0 <INA228_writeReg>
	INA228_writeReg(sensor, INA228_pwr_limit_register, sensor->pwrLimitRegister);
 8010ac6:	687b      	ldr	r3, [r7, #4]
 8010ac8:	8a9b      	ldrh	r3, [r3, #20]
 8010aca:	461a      	mov	r2, r3
 8010acc:	2111      	movs	r1, #17
 8010ace:	6878      	ldr	r0, [r7, #4]
 8010ad0:	f7ff ff7e 	bl	80109d0 <INA228_writeReg>
}
 8010ad4:	bf00      	nop
 8010ad6:	3708      	adds	r7, #8
 8010ad8:	46bd      	mov	sp, r7
 8010ada:	bd80      	pop	{r7, pc}

08010adc <INA228_readReg>:
 * @param sensor INA228传感器的句柄
 * @param regAddr 要读取的寄存器地址
 * @return 寄存器中的值
 */
uint64_t INA228_readReg(INA228_Handle sensor, uint8_t regAddr)
{
 8010adc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010ae0:	b08c      	sub	sp, #48	@ 0x30
 8010ae2:	af04      	add	r7, sp, #16
 8010ae4:	6078      	str	r0, [r7, #4]
 8010ae6:	460b      	mov	r3, r1
 8010ae8:	70fb      	strb	r3, [r7, #3]
	uint64_t value;
	int i;

	uint8_t rxBuf[5] = {0}; // max buffer size
 8010aea:	2300      	movs	r3, #0
 8010aec:	60fb      	str	r3, [r7, #12]
 8010aee:	2300      	movs	r3, #0
 8010af0:	743b      	strb	r3, [r7, #16]
	// 读取寄存器值
	HAL_I2C_Mem_Read(&hi2c1, sensor->devAddr, regAddr, I2C_MEMADD_SIZE_8BIT, rxBuf, INA228_regSize[regAddr], 100);
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010af8:	4618      	mov	r0, r3
 8010afa:	78fb      	ldrb	r3, [r7, #3]
 8010afc:	b29a      	uxth	r2, r3
 8010afe:	78fb      	ldrb	r3, [r7, #3]
 8010b00:	4921      	ldr	r1, [pc, #132]	@ (8010b88 <INA228_readReg+0xac>)
 8010b02:	5ccb      	ldrb	r3, [r1, r3]
 8010b04:	4619      	mov	r1, r3
 8010b06:	2364      	movs	r3, #100	@ 0x64
 8010b08:	9302      	str	r3, [sp, #8]
 8010b0a:	9101      	str	r1, [sp, #4]
 8010b0c:	f107 030c 	add.w	r3, r7, #12
 8010b10:	9300      	str	r3, [sp, #0]
 8010b12:	2301      	movs	r3, #1
 8010b14:	4601      	mov	r1, r0
 8010b16:	481d      	ldr	r0, [pc, #116]	@ (8010b8c <INA228_readReg+0xb0>)
 8010b18:	f7f2 fa3a 	bl	8002f90 <HAL_I2C_Mem_Read>

	// 合并字节
	value = rxBuf[0];
 8010b1c:	7b3b      	ldrb	r3, [r7, #12]
 8010b1e:	b2db      	uxtb	r3, r3
 8010b20:	2200      	movs	r2, #0
 8010b22:	469a      	mov	sl, r3
 8010b24:	4693      	mov	fp, r2
 8010b26:	e9c7 ab06 	strd	sl, fp, [r7, #24]
	for (i = 1; i < INA228_regSize[regAddr]; i++)
 8010b2a:	2301      	movs	r3, #1
 8010b2c:	617b      	str	r3, [r7, #20]
 8010b2e:	e01b      	b.n	8010b68 <INA228_readReg+0x8c>
	{
		value = (value << 8) | rxBuf[i];
 8010b30:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8010b34:	f04f 0200 	mov.w	r2, #0
 8010b38:	f04f 0300 	mov.w	r3, #0
 8010b3c:	020b      	lsls	r3, r1, #8
 8010b3e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010b42:	0202      	lsls	r2, r0, #8
 8010b44:	f107 000c 	add.w	r0, r7, #12
 8010b48:	6979      	ldr	r1, [r7, #20]
 8010b4a:	4401      	add	r1, r0
 8010b4c:	7809      	ldrb	r1, [r1, #0]
 8010b4e:	b2c9      	uxtb	r1, r1
 8010b50:	2000      	movs	r0, #0
 8010b52:	460c      	mov	r4, r1
 8010b54:	4605      	mov	r5, r0
 8010b56:	ea42 0804 	orr.w	r8, r2, r4
 8010b5a:	ea43 0905 	orr.w	r9, r3, r5
 8010b5e:	e9c7 8906 	strd	r8, r9, [r7, #24]
	for (i = 1; i < INA228_regSize[regAddr]; i++)
 8010b62:	697b      	ldr	r3, [r7, #20]
 8010b64:	3301      	adds	r3, #1
 8010b66:	617b      	str	r3, [r7, #20]
 8010b68:	78fb      	ldrb	r3, [r7, #3]
 8010b6a:	4a07      	ldr	r2, [pc, #28]	@ (8010b88 <INA228_readReg+0xac>)
 8010b6c:	5cd3      	ldrb	r3, [r2, r3]
 8010b6e:	461a      	mov	r2, r3
 8010b70:	697b      	ldr	r3, [r7, #20]
 8010b72:	4293      	cmp	r3, r2
 8010b74:	dbdc      	blt.n	8010b30 <INA228_readReg+0x54>
	}

	return value;
 8010b76:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 8010b7a:	4610      	mov	r0, r2
 8010b7c:	4619      	mov	r1, r3
 8010b7e:	3720      	adds	r7, #32
 8010b80:	46bd      	mov	sp, r7
 8010b82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010b86:	bf00      	nop
 8010b88:	080156e4 	.word	0x080156e4
 8010b8c:	24000380 	.word	0x24000380

08010b90 <INA228_getVBUS_V>:
 * @brief 获取总线电压值（伏特）
 * @param sensor INA228传感器的句柄
 * @return 总线电压值（V）
 */
float INA228_getVBUS_V(INA228_Handle sensor)
{
 8010b90:	b580      	push	{r7, lr}
 8010b92:	b086      	sub	sp, #24
 8010b94:	af00      	add	r7, sp, #0
 8010b96:	6078      	str	r0, [r7, #4]
	uint64_t value = INA228_readReg(sensor, INA228_vbus_register);
 8010b98:	2105      	movs	r1, #5
 8010b9a:	6878      	ldr	r0, [r7, #4]
 8010b9c:	f7ff ff9e 	bl	8010adc <INA228_readReg>
 8010ba0:	e9c7 0102 	strd	r0, r1, [r7, #8]
	float data;

	// 删除保留位
	value = value >> 4;
 8010ba4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010ba8:	f04f 0200 	mov.w	r2, #0
 8010bac:	f04f 0300 	mov.w	r3, #0
 8010bb0:	0902      	lsrs	r2, r0, #4
 8010bb2:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 8010bb6:	090b      	lsrs	r3, r1, #4
 8010bb8:	e9c7 2302 	strd	r2, r3, [r7, #8]

	// Convert for 2's compliment and signed value (though always positive)
	if (value > 0x7FFFF)
 8010bbc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8010bc0:	f5b2 2f00 	cmp.w	r2, #524288	@ 0x80000
 8010bc4:	f173 0300 	sbcs.w	r3, r3, #0
 8010bc8:	d30c      	bcc.n	8010be4 <INA228_getVBUS_V+0x54>
	{
		data = (float)value - 0x100000; // left for redundancy and error checking, should never get used
 8010bca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010bce:	f7ef fca7 	bl	8000520 <__aeabi_ul2f>
 8010bd2:	ee07 0a10 	vmov	s14, r0
 8010bd6:	eddf 7a10 	vldr	s15, [pc, #64]	@ 8010c18 <INA228_getVBUS_V+0x88>
 8010bda:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010bde:	edc7 7a05 	vstr	s15, [r7, #20]
 8010be2:	e005      	b.n	8010bf0 <INA228_getVBUS_V+0x60>
	}
	else
	{
		data = (float)value;
 8010be4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010be8:	f7ef fc9a 	bl	8000520 <__aeabi_ul2f>
 8010bec:	4603      	mov	r3, r0
 8010bee:	617b      	str	r3, [r7, #20]
	}

	// Convert to V
	data = (data * 195.3125f) / 1000000;
 8010bf0:	edd7 7a05 	vldr	s15, [r7, #20]
 8010bf4:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8010c1c <INA228_getVBUS_V+0x8c>
 8010bf8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8010bfc:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8010c20 <INA228_getVBUS_V+0x90>
 8010c00:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8010c04:	edc7 7a05 	vstr	s15, [r7, #20]

	return data;
 8010c08:	697b      	ldr	r3, [r7, #20]
 8010c0a:	ee07 3a90 	vmov	s15, r3
}
 8010c0e:	eeb0 0a67 	vmov.f32	s0, s15
 8010c12:	3718      	adds	r7, #24
 8010c14:	46bd      	mov	sp, r7
 8010c16:	bd80      	pop	{r7, pc}
 8010c18:	49800000 	.word	0x49800000
 8010c1c:	43435000 	.word	0x43435000
 8010c20:	49742400 	.word	0x49742400

08010c24 <INA228_getCURRENT_signedLSB>:
 * @brief 获取电流值（最低有效位）
 * @param sensor INA228传感器的句柄
 * @return 电流值（signed LSBs）
 */
float INA228_getCURRENT_signedLSB(INA228_Handle sensor)
{
 8010c24:	b580      	push	{r7, lr}
 8010c26:	b086      	sub	sp, #24
 8010c28:	af00      	add	r7, sp, #0
 8010c2a:	6078      	str	r0, [r7, #4]
	uint64_t value = INA228_readReg(sensor, INA228_current_register);
 8010c2c:	2107      	movs	r1, #7
 8010c2e:	6878      	ldr	r0, [r7, #4]
 8010c30:	f7ff ff54 	bl	8010adc <INA228_readReg>
 8010c34:	e9c7 0102 	strd	r0, r1, [r7, #8]
	float data;

	// 删除保留位
	value = value >> 4;
 8010c38:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010c3c:	f04f 0200 	mov.w	r2, #0
 8010c40:	f04f 0300 	mov.w	r3, #0
 8010c44:	0902      	lsrs	r2, r0, #4
 8010c46:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 8010c4a:	090b      	lsrs	r3, r1, #4
 8010c4c:	e9c7 2302 	strd	r2, r3, [r7, #8]

	// 转换为 2 的补码和有符号值
	if (value > 0x7FFFF)
 8010c50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8010c54:	f5b2 2f00 	cmp.w	r2, #524288	@ 0x80000
 8010c58:	f173 0300 	sbcs.w	r3, r3, #0
 8010c5c:	d30c      	bcc.n	8010c78 <INA228_getCURRENT_signedLSB+0x54>
	{
		data = (float)value - 0x100000;
 8010c5e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010c62:	f7ef fc5d 	bl	8000520 <__aeabi_ul2f>
 8010c66:	ee07 0a10 	vmov	s14, r0
 8010c6a:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8010c94 <INA228_getCURRENT_signedLSB+0x70>
 8010c6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010c72:	edc7 7a05 	vstr	s15, [r7, #20]
 8010c76:	e005      	b.n	8010c84 <INA228_getCURRENT_signedLSB+0x60>
	}
	else
	{
		data = (float)value;
 8010c78:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010c7c:	f7ef fc50 	bl	8000520 <__aeabi_ul2f>
 8010c80:	4603      	mov	r3, r0
 8010c82:	617b      	str	r3, [r7, #20]
	}

	return data;
 8010c84:	697b      	ldr	r3, [r7, #20]
 8010c86:	ee07 3a90 	vmov	s15, r3
}
 8010c8a:	eeb0 0a67 	vmov.f32	s0, s15
 8010c8e:	3718      	adds	r7, #24
 8010c90:	46bd      	mov	sp, r7
 8010c92:	bd80      	pop	{r7, pc}
 8010c94:	49800000 	.word	0x49800000

08010c98 <INA228_getCURRENT_A>:
 * @brief 获取电流值（安培）
 * @param sensor INA228传感器的句柄
 * @return 电流值（A）
 */
float INA228_getCURRENT_A(INA228_Handle sensor)
{
 8010c98:	b580      	push	{r7, lr}
 8010c9a:	b084      	sub	sp, #16
 8010c9c:	af00      	add	r7, sp, #0
 8010c9e:	6078      	str	r0, [r7, #4]
	float data = INA228_getCURRENT_signedLSB(sensor);
 8010ca0:	6878      	ldr	r0, [r7, #4]
 8010ca2:	f7ff ffbf 	bl	8010c24 <INA228_getCURRENT_signedLSB>
 8010ca6:	ed87 0a03 	vstr	s0, [r7, #12]

	data = data * sensor->currentlsb;
 8010caa:	687b      	ldr	r3, [r7, #4]
 8010cac:	edd3 7a06 	vldr	s15, [r3, #24]
 8010cb0:	ed97 7a03 	vldr	s14, [r7, #12]
 8010cb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010cb8:	edc7 7a03 	vstr	s15, [r7, #12]

	return data;
 8010cbc:	68fb      	ldr	r3, [r7, #12]
 8010cbe:	ee07 3a90 	vmov	s15, r3
}
 8010cc2:	eeb0 0a67 	vmov.f32	s0, s15
 8010cc6:	3710      	adds	r7, #16
 8010cc8:	46bd      	mov	sp, r7
 8010cca:	bd80      	pop	{r7, pc}

08010ccc <OLED_WR_Byte>:
 * @brief 写入数据
 * @param dat 要写入的数据
 * @param cmd 数据类型 0 写入命令 1 写入数据
 */
void OLED_WR_Byte(uint8_t dat, uint8_t cmd)
{
 8010ccc:	b580      	push	{r7, lr}
 8010cce:	b084      	sub	sp, #16
 8010cd0:	af00      	add	r7, sp, #0
 8010cd2:	4603      	mov	r3, r0
 8010cd4:	460a      	mov	r2, r1
 8010cd6:	71fb      	strb	r3, [r7, #7]
 8010cd8:	4613      	mov	r3, r2
 8010cda:	71bb      	strb	r3, [r7, #6]
	uint8_t *data = &dat;
 8010cdc:	1dfb      	adds	r3, r7, #7
 8010cde:	60fb      	str	r3, [r7, #12]
	if (cmd)
 8010ce0:	79bb      	ldrb	r3, [r7, #6]
 8010ce2:	2b00      	cmp	r3, #0
 8010ce4:	d005      	beq.n	8010cf2 <OLED_WR_Byte+0x26>
		OLED_DC_Set();
 8010ce6:	2201      	movs	r2, #1
 8010ce8:	2140      	movs	r1, #64	@ 0x40
 8010cea:	4811      	ldr	r0, [pc, #68]	@ (8010d30 <OLED_WR_Byte+0x64>)
 8010cec:	f7f1 ff52 	bl	8002b94 <HAL_GPIO_WritePin>
 8010cf0:	e004      	b.n	8010cfc <OLED_WR_Byte+0x30>
	else
		OLED_DC_Clr();
 8010cf2:	2200      	movs	r2, #0
 8010cf4:	2140      	movs	r1, #64	@ 0x40
 8010cf6:	480e      	ldr	r0, [pc, #56]	@ (8010d30 <OLED_WR_Byte+0x64>)
 8010cf8:	f7f1 ff4c 	bl	8002b94 <HAL_GPIO_WritePin>
	OLED_CS_Clr();
 8010cfc:	2200      	movs	r2, #0
 8010cfe:	2102      	movs	r1, #2
 8010d00:	480c      	ldr	r0, [pc, #48]	@ (8010d34 <OLED_WR_Byte+0x68>)
 8010d02:	f7f1 ff47 	bl	8002b94 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(WHICH_SPI, (uint8_t *)data, 1, 200); // 需根据实际情况修改
 8010d06:	23c8      	movs	r3, #200	@ 0xc8
 8010d08:	2201      	movs	r2, #1
 8010d0a:	68f9      	ldr	r1, [r7, #12]
 8010d0c:	480a      	ldr	r0, [pc, #40]	@ (8010d38 <OLED_WR_Byte+0x6c>)
 8010d0e:	f7f6 fd3f 	bl	8007790 <HAL_SPI_Transmit>

	OLED_CS_Set();
 8010d12:	2201      	movs	r2, #1
 8010d14:	2102      	movs	r1, #2
 8010d16:	4807      	ldr	r0, [pc, #28]	@ (8010d34 <OLED_WR_Byte+0x68>)
 8010d18:	f7f1 ff3c 	bl	8002b94 <HAL_GPIO_WritePin>
	OLED_DC_Set();
 8010d1c:	2201      	movs	r2, #1
 8010d1e:	2140      	movs	r1, #64	@ 0x40
 8010d20:	4803      	ldr	r0, [pc, #12]	@ (8010d30 <OLED_WR_Byte+0x64>)
 8010d22:	f7f1 ff37 	bl	8002b94 <HAL_GPIO_WritePin>
}
 8010d26:	bf00      	nop
 8010d28:	3710      	adds	r7, #16
 8010d2a:	46bd      	mov	sp, r7
 8010d2c:	bd80      	pop	{r7, pc}
 8010d2e:	bf00      	nop
 8010d30:	58022000 	.word	0x58022000
 8010d34:	58020400 	.word	0x58020400
 8010d38:	240003d4 	.word	0x240003d4

08010d3c <OLED_Refresh>:

/**
 * @brief 更新显存到OLED
 */
void OLED_Refresh(void)
{
 8010d3c:	b580      	push	{r7, lr}
 8010d3e:	b082      	sub	sp, #8
 8010d40:	af00      	add	r7, sp, #0
	uint8_t i, n;
	for (i = 0; i < 8; i++)
 8010d42:	2300      	movs	r3, #0
 8010d44:	71fb      	strb	r3, [r7, #7]
 8010d46:	e026      	b.n	8010d96 <OLED_Refresh+0x5a>
	{
		OLED_WR_Byte(0xb0 + i, OLED_CMD); // 设置行起始地址
 8010d48:	79fb      	ldrb	r3, [r7, #7]
 8010d4a:	3b50      	subs	r3, #80	@ 0x50
 8010d4c:	b2db      	uxtb	r3, r3
 8010d4e:	2100      	movs	r1, #0
 8010d50:	4618      	mov	r0, r3
 8010d52:	f7ff ffbb 	bl	8010ccc <OLED_WR_Byte>
		OLED_WR_Byte(0x00, OLED_CMD);	  // 设置低列起始地址
 8010d56:	2100      	movs	r1, #0
 8010d58:	2000      	movs	r0, #0
 8010d5a:	f7ff ffb7 	bl	8010ccc <OLED_WR_Byte>
		OLED_WR_Byte(0x10, OLED_CMD);	  // 设置高列起始地址
 8010d5e:	2100      	movs	r1, #0
 8010d60:	2010      	movs	r0, #16
 8010d62:	f7ff ffb3 	bl	8010ccc <OLED_WR_Byte>
		for (n = 0; n < 128; n++)
 8010d66:	2300      	movs	r3, #0
 8010d68:	71bb      	strb	r3, [r7, #6]
 8010d6a:	e00d      	b.n	8010d88 <OLED_Refresh+0x4c>
			OLED_WR_Byte(OLED_GRAM[n][i], OLED_DATA);
 8010d6c:	79ba      	ldrb	r2, [r7, #6]
 8010d6e:	79fb      	ldrb	r3, [r7, #7]
 8010d70:	490d      	ldr	r1, [pc, #52]	@ (8010da8 <OLED_Refresh+0x6c>)
 8010d72:	00d2      	lsls	r2, r2, #3
 8010d74:	440a      	add	r2, r1
 8010d76:	4413      	add	r3, r2
 8010d78:	781b      	ldrb	r3, [r3, #0]
 8010d7a:	2101      	movs	r1, #1
 8010d7c:	4618      	mov	r0, r3
 8010d7e:	f7ff ffa5 	bl	8010ccc <OLED_WR_Byte>
		for (n = 0; n < 128; n++)
 8010d82:	79bb      	ldrb	r3, [r7, #6]
 8010d84:	3301      	adds	r3, #1
 8010d86:	71bb      	strb	r3, [r7, #6]
 8010d88:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8010d8c:	2b00      	cmp	r3, #0
 8010d8e:	daed      	bge.n	8010d6c <OLED_Refresh+0x30>
	for (i = 0; i < 8; i++)
 8010d90:	79fb      	ldrb	r3, [r7, #7]
 8010d92:	3301      	adds	r3, #1
 8010d94:	71fb      	strb	r3, [r7, #7]
 8010d96:	79fb      	ldrb	r3, [r7, #7]
 8010d98:	2b07      	cmp	r3, #7
 8010d9a:	d9d5      	bls.n	8010d48 <OLED_Refresh+0xc>
	}
}
 8010d9c:	bf00      	nop
 8010d9e:	bf00      	nop
 8010da0:	3708      	adds	r7, #8
 8010da2:	46bd      	mov	sp, r7
 8010da4:	bd80      	pop	{r7, pc}
 8010da6:	bf00      	nop
 8010da8:	24006b04 	.word	0x24006b04

08010dac <OLED_Clear>:

/**
 * @brief 清屏
 */
void OLED_Clear(void)
{
 8010dac:	b580      	push	{r7, lr}
 8010dae:	b082      	sub	sp, #8
 8010db0:	af00      	add	r7, sp, #0
	uint8_t i, n;
	for (i = 0; i < 8; i++)
 8010db2:	2300      	movs	r3, #0
 8010db4:	71fb      	strb	r3, [r7, #7]
 8010db6:	e014      	b.n	8010de2 <OLED_Clear+0x36>
	{
		for (n = 0; n < 128; n++)
 8010db8:	2300      	movs	r3, #0
 8010dba:	71bb      	strb	r3, [r7, #6]
 8010dbc:	e00a      	b.n	8010dd4 <OLED_Clear+0x28>
		{
			OLED_GRAM[n][i] = 0; // 清除所有数据
 8010dbe:	79ba      	ldrb	r2, [r7, #6]
 8010dc0:	79fb      	ldrb	r3, [r7, #7]
 8010dc2:	490c      	ldr	r1, [pc, #48]	@ (8010df4 <OLED_Clear+0x48>)
 8010dc4:	00d2      	lsls	r2, r2, #3
 8010dc6:	440a      	add	r2, r1
 8010dc8:	4413      	add	r3, r2
 8010dca:	2200      	movs	r2, #0
 8010dcc:	701a      	strb	r2, [r3, #0]
		for (n = 0; n < 128; n++)
 8010dce:	79bb      	ldrb	r3, [r7, #6]
 8010dd0:	3301      	adds	r3, #1
 8010dd2:	71bb      	strb	r3, [r7, #6]
 8010dd4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8010dd8:	2b00      	cmp	r3, #0
 8010dda:	daf0      	bge.n	8010dbe <OLED_Clear+0x12>
	for (i = 0; i < 8; i++)
 8010ddc:	79fb      	ldrb	r3, [r7, #7]
 8010dde:	3301      	adds	r3, #1
 8010de0:	71fb      	strb	r3, [r7, #7]
 8010de2:	79fb      	ldrb	r3, [r7, #7]
 8010de4:	2b07      	cmp	r3, #7
 8010de6:	d9e7      	bls.n	8010db8 <OLED_Clear+0xc>
		}
	}
	OLED_Refresh(); // 更新显示
 8010de8:	f7ff ffa8 	bl	8010d3c <OLED_Refresh>
}
 8010dec:	bf00      	nop
 8010dee:	3708      	adds	r7, #8
 8010df0:	46bd      	mov	sp, r7
 8010df2:	bd80      	pop	{r7, pc}
 8010df4:	24006b04 	.word	0x24006b04

08010df8 <OLED_DrawPoint>:
 * @brief 画点
 * @param x x坐标
 * @param y y坐标
 */
void OLED_DrawPoint(uint8_t x, uint8_t y)
{
 8010df8:	b480      	push	{r7}
 8010dfa:	b085      	sub	sp, #20
 8010dfc:	af00      	add	r7, sp, #0
 8010dfe:	4603      	mov	r3, r0
 8010e00:	460a      	mov	r2, r1
 8010e02:	71fb      	strb	r3, [r7, #7]
 8010e04:	4613      	mov	r3, r2
 8010e06:	71bb      	strb	r3, [r7, #6]
	uint8_t i, m, n;
	i = y / 8;
 8010e08:	79bb      	ldrb	r3, [r7, #6]
 8010e0a:	08db      	lsrs	r3, r3, #3
 8010e0c:	73fb      	strb	r3, [r7, #15]
	m = y % 8;
 8010e0e:	79bb      	ldrb	r3, [r7, #6]
 8010e10:	f003 0307 	and.w	r3, r3, #7
 8010e14:	73bb      	strb	r3, [r7, #14]
	n = 1 << m;
 8010e16:	7bbb      	ldrb	r3, [r7, #14]
 8010e18:	2201      	movs	r2, #1
 8010e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8010e1e:	737b      	strb	r3, [r7, #13]
	OLED_GRAM[x][i] |= n;
 8010e20:	79fa      	ldrb	r2, [r7, #7]
 8010e22:	7bfb      	ldrb	r3, [r7, #15]
 8010e24:	490a      	ldr	r1, [pc, #40]	@ (8010e50 <OLED_DrawPoint+0x58>)
 8010e26:	00d2      	lsls	r2, r2, #3
 8010e28:	440a      	add	r2, r1
 8010e2a:	4413      	add	r3, r2
 8010e2c:	7818      	ldrb	r0, [r3, #0]
 8010e2e:	79fa      	ldrb	r2, [r7, #7]
 8010e30:	7bfb      	ldrb	r3, [r7, #15]
 8010e32:	7b79      	ldrb	r1, [r7, #13]
 8010e34:	4301      	orrs	r1, r0
 8010e36:	b2c8      	uxtb	r0, r1
 8010e38:	4905      	ldr	r1, [pc, #20]	@ (8010e50 <OLED_DrawPoint+0x58>)
 8010e3a:	00d2      	lsls	r2, r2, #3
 8010e3c:	440a      	add	r2, r1
 8010e3e:	4413      	add	r3, r2
 8010e40:	4602      	mov	r2, r0
 8010e42:	701a      	strb	r2, [r3, #0]
}
 8010e44:	bf00      	nop
 8010e46:	3714      	adds	r7, #20
 8010e48:	46bd      	mov	sp, r7
 8010e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e4e:	4770      	bx	lr
 8010e50:	24006b04 	.word	0x24006b04

08010e54 <OLED_ClearPoint>:
 * @brief 清除一个点
 * @param x x坐标
 * @param y y坐标
 */
void OLED_ClearPoint(uint8_t x, uint8_t y)
{
 8010e54:	b480      	push	{r7}
 8010e56:	b085      	sub	sp, #20
 8010e58:	af00      	add	r7, sp, #0
 8010e5a:	4603      	mov	r3, r0
 8010e5c:	460a      	mov	r2, r1
 8010e5e:	71fb      	strb	r3, [r7, #7]
 8010e60:	4613      	mov	r3, r2
 8010e62:	71bb      	strb	r3, [r7, #6]
	uint8_t i, m, n;
	i = y / 8;
 8010e64:	79bb      	ldrb	r3, [r7, #6]
 8010e66:	08db      	lsrs	r3, r3, #3
 8010e68:	73fb      	strb	r3, [r7, #15]
	m = y % 8;
 8010e6a:	79bb      	ldrb	r3, [r7, #6]
 8010e6c:	f003 0307 	and.w	r3, r3, #7
 8010e70:	73bb      	strb	r3, [r7, #14]
	n = 1 << m;
 8010e72:	7bbb      	ldrb	r3, [r7, #14]
 8010e74:	2201      	movs	r2, #1
 8010e76:	fa02 f303 	lsl.w	r3, r2, r3
 8010e7a:	737b      	strb	r3, [r7, #13]
	OLED_GRAM[x][i] = ~OLED_GRAM[x][i];
 8010e7c:	79fa      	ldrb	r2, [r7, #7]
 8010e7e:	7bfb      	ldrb	r3, [r7, #15]
 8010e80:	491b      	ldr	r1, [pc, #108]	@ (8010ef0 <OLED_ClearPoint+0x9c>)
 8010e82:	00d2      	lsls	r2, r2, #3
 8010e84:	440a      	add	r2, r1
 8010e86:	4413      	add	r3, r2
 8010e88:	7819      	ldrb	r1, [r3, #0]
 8010e8a:	79fa      	ldrb	r2, [r7, #7]
 8010e8c:	7bfb      	ldrb	r3, [r7, #15]
 8010e8e:	43c9      	mvns	r1, r1
 8010e90:	b2c8      	uxtb	r0, r1
 8010e92:	4917      	ldr	r1, [pc, #92]	@ (8010ef0 <OLED_ClearPoint+0x9c>)
 8010e94:	00d2      	lsls	r2, r2, #3
 8010e96:	440a      	add	r2, r1
 8010e98:	4413      	add	r3, r2
 8010e9a:	4602      	mov	r2, r0
 8010e9c:	701a      	strb	r2, [r3, #0]
	OLED_GRAM[x][i] |= n;
 8010e9e:	79fa      	ldrb	r2, [r7, #7]
 8010ea0:	7bfb      	ldrb	r3, [r7, #15]
 8010ea2:	4913      	ldr	r1, [pc, #76]	@ (8010ef0 <OLED_ClearPoint+0x9c>)
 8010ea4:	00d2      	lsls	r2, r2, #3
 8010ea6:	440a      	add	r2, r1
 8010ea8:	4413      	add	r3, r2
 8010eaa:	7818      	ldrb	r0, [r3, #0]
 8010eac:	79fa      	ldrb	r2, [r7, #7]
 8010eae:	7bfb      	ldrb	r3, [r7, #15]
 8010eb0:	7b79      	ldrb	r1, [r7, #13]
 8010eb2:	4301      	orrs	r1, r0
 8010eb4:	b2c8      	uxtb	r0, r1
 8010eb6:	490e      	ldr	r1, [pc, #56]	@ (8010ef0 <OLED_ClearPoint+0x9c>)
 8010eb8:	00d2      	lsls	r2, r2, #3
 8010eba:	440a      	add	r2, r1
 8010ebc:	4413      	add	r3, r2
 8010ebe:	4602      	mov	r2, r0
 8010ec0:	701a      	strb	r2, [r3, #0]
	OLED_GRAM[x][i] = ~OLED_GRAM[x][i];
 8010ec2:	79fa      	ldrb	r2, [r7, #7]
 8010ec4:	7bfb      	ldrb	r3, [r7, #15]
 8010ec6:	490a      	ldr	r1, [pc, #40]	@ (8010ef0 <OLED_ClearPoint+0x9c>)
 8010ec8:	00d2      	lsls	r2, r2, #3
 8010eca:	440a      	add	r2, r1
 8010ecc:	4413      	add	r3, r2
 8010ece:	7819      	ldrb	r1, [r3, #0]
 8010ed0:	79fa      	ldrb	r2, [r7, #7]
 8010ed2:	7bfb      	ldrb	r3, [r7, #15]
 8010ed4:	43c9      	mvns	r1, r1
 8010ed6:	b2c8      	uxtb	r0, r1
 8010ed8:	4905      	ldr	r1, [pc, #20]	@ (8010ef0 <OLED_ClearPoint+0x9c>)
 8010eda:	00d2      	lsls	r2, r2, #3
 8010edc:	440a      	add	r2, r1
 8010ede:	4413      	add	r3, r2
 8010ee0:	4602      	mov	r2, r0
 8010ee2:	701a      	strb	r2, [r3, #0]
}
 8010ee4:	bf00      	nop
 8010ee6:	3714      	adds	r7, #20
 8010ee8:	46bd      	mov	sp, r7
 8010eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eee:	4770      	bx	lr
 8010ef0:	24006b04 	.word	0x24006b04

08010ef4 <OLED_ShowChar>:
 * @param chr 要显示的字符
 * @param size1 字体大小 12/16/24
 * @note 取模方式 逐列式
 */
void OLED_ShowChar(uint8_t x, uint8_t y, uint8_t chr, uint8_t size1)
{
 8010ef4:	b590      	push	{r4, r7, lr}
 8010ef6:	b085      	sub	sp, #20
 8010ef8:	af00      	add	r7, sp, #0
 8010efa:	4604      	mov	r4, r0
 8010efc:	4608      	mov	r0, r1
 8010efe:	4611      	mov	r1, r2
 8010f00:	461a      	mov	r2, r3
 8010f02:	4623      	mov	r3, r4
 8010f04:	71fb      	strb	r3, [r7, #7]
 8010f06:	4603      	mov	r3, r0
 8010f08:	71bb      	strb	r3, [r7, #6]
 8010f0a:	460b      	mov	r3, r1
 8010f0c:	717b      	strb	r3, [r7, #5]
 8010f0e:	4613      	mov	r3, r2
 8010f10:	713b      	strb	r3, [r7, #4]
	uint8_t i, m, temp, size2, chr1;
	uint8_t y0 = y;
 8010f12:	79bb      	ldrb	r3, [r7, #6]
 8010f14:	733b      	strb	r3, [r7, #12]
	size2 = (size1 / 8 + ((size1 % 8) ? 1 : 0)) * (size1 / 2); // 得到字体一个字符对应点阵集所占的字节数
 8010f16:	793b      	ldrb	r3, [r7, #4]
 8010f18:	08db      	lsrs	r3, r3, #3
 8010f1a:	b2db      	uxtb	r3, r3
 8010f1c:	461a      	mov	r2, r3
 8010f1e:	793b      	ldrb	r3, [r7, #4]
 8010f20:	f003 0307 	and.w	r3, r3, #7
 8010f24:	b2db      	uxtb	r3, r3
 8010f26:	2b00      	cmp	r3, #0
 8010f28:	bf14      	ite	ne
 8010f2a:	2301      	movne	r3, #1
 8010f2c:	2300      	moveq	r3, #0
 8010f2e:	b2db      	uxtb	r3, r3
 8010f30:	4413      	add	r3, r2
 8010f32:	b2da      	uxtb	r2, r3
 8010f34:	793b      	ldrb	r3, [r7, #4]
 8010f36:	085b      	lsrs	r3, r3, #1
 8010f38:	b2db      	uxtb	r3, r3
 8010f3a:	fb12 f303 	smulbb	r3, r2, r3
 8010f3e:	72fb      	strb	r3, [r7, #11]
	chr1 = chr - ' ';										   // 计算偏移后的值
 8010f40:	797b      	ldrb	r3, [r7, #5]
 8010f42:	3b20      	subs	r3, #32
 8010f44:	72bb      	strb	r3, [r7, #10]
	for (i = 0; i < size2; i++)
 8010f46:	2300      	movs	r3, #0
 8010f48:	73fb      	strb	r3, [r7, #15]
 8010f4a:	e057      	b.n	8010ffc <OLED_ShowChar+0x108>
	{
		if (size1 == 12)
 8010f4c:	793b      	ldrb	r3, [r7, #4]
 8010f4e:	2b0c      	cmp	r3, #12
 8010f50:	d10b      	bne.n	8010f6a <OLED_ShowChar+0x76>
		{
			temp = asc2_1206[chr1][i];
 8010f52:	7aba      	ldrb	r2, [r7, #10]
 8010f54:	7bf9      	ldrb	r1, [r7, #15]
 8010f56:	482e      	ldr	r0, [pc, #184]	@ (8011010 <OLED_ShowChar+0x11c>)
 8010f58:	4613      	mov	r3, r2
 8010f5a:	005b      	lsls	r3, r3, #1
 8010f5c:	4413      	add	r3, r2
 8010f5e:	009b      	lsls	r3, r3, #2
 8010f60:	4403      	add	r3, r0
 8010f62:	440b      	add	r3, r1
 8010f64:	781b      	ldrb	r3, [r3, #0]
 8010f66:	737b      	strb	r3, [r7, #13]
 8010f68:	e019      	b.n	8010f9e <OLED_ShowChar+0xaa>
		} // 调用12 06字体
		else if (size1 == 16)
 8010f6a:	793b      	ldrb	r3, [r7, #4]
 8010f6c:	2b10      	cmp	r3, #16
 8010f6e:	d108      	bne.n	8010f82 <OLED_ShowChar+0x8e>
		{
			temp = asc2_1608[chr1][i];
 8010f70:	7aba      	ldrb	r2, [r7, #10]
 8010f72:	7bfb      	ldrb	r3, [r7, #15]
 8010f74:	4927      	ldr	r1, [pc, #156]	@ (8011014 <OLED_ShowChar+0x120>)
 8010f76:	0112      	lsls	r2, r2, #4
 8010f78:	440a      	add	r2, r1
 8010f7a:	4413      	add	r3, r2
 8010f7c:	781b      	ldrb	r3, [r3, #0]
 8010f7e:	737b      	strb	r3, [r7, #13]
 8010f80:	e00d      	b.n	8010f9e <OLED_ShowChar+0xaa>
		} // 调用16 08字体
		else if (size1 == 24)
 8010f82:	793b      	ldrb	r3, [r7, #4]
 8010f84:	2b18      	cmp	r3, #24
 8010f86:	d13e      	bne.n	8011006 <OLED_ShowChar+0x112>
		{
			temp = asc2_2412[chr1][i];
 8010f88:	7aba      	ldrb	r2, [r7, #10]
 8010f8a:	7bf9      	ldrb	r1, [r7, #15]
 8010f8c:	4822      	ldr	r0, [pc, #136]	@ (8011018 <OLED_ShowChar+0x124>)
 8010f8e:	4613      	mov	r3, r2
 8010f90:	00db      	lsls	r3, r3, #3
 8010f92:	4413      	add	r3, r2
 8010f94:	009b      	lsls	r3, r3, #2
 8010f96:	4403      	add	r3, r0
 8010f98:	440b      	add	r3, r1
 8010f9a:	781b      	ldrb	r3, [r3, #0]
 8010f9c:	737b      	strb	r3, [r7, #13]
		} // 调用24 12字体
		else
			return;
		for (m = 0; m < 8; m++) // 写入数据
 8010f9e:	2300      	movs	r3, #0
 8010fa0:	73bb      	strb	r3, [r7, #14]
 8010fa2:	e025      	b.n	8010ff0 <OLED_ShowChar+0xfc>
		{
			if (temp & 0x80)
 8010fa4:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8010fa8:	2b00      	cmp	r3, #0
 8010faa:	da06      	bge.n	8010fba <OLED_ShowChar+0xc6>
				OLED_DrawPoint(x, y);
 8010fac:	79ba      	ldrb	r2, [r7, #6]
 8010fae:	79fb      	ldrb	r3, [r7, #7]
 8010fb0:	4611      	mov	r1, r2
 8010fb2:	4618      	mov	r0, r3
 8010fb4:	f7ff ff20 	bl	8010df8 <OLED_DrawPoint>
 8010fb8:	e005      	b.n	8010fc6 <OLED_ShowChar+0xd2>
			else
				OLED_ClearPoint(x, y);
 8010fba:	79ba      	ldrb	r2, [r7, #6]
 8010fbc:	79fb      	ldrb	r3, [r7, #7]
 8010fbe:	4611      	mov	r1, r2
 8010fc0:	4618      	mov	r0, r3
 8010fc2:	f7ff ff47 	bl	8010e54 <OLED_ClearPoint>
			temp <<= 1;
 8010fc6:	7b7b      	ldrb	r3, [r7, #13]
 8010fc8:	005b      	lsls	r3, r3, #1
 8010fca:	737b      	strb	r3, [r7, #13]
			y++;
 8010fcc:	79bb      	ldrb	r3, [r7, #6]
 8010fce:	3301      	adds	r3, #1
 8010fd0:	71bb      	strb	r3, [r7, #6]
			if ((y - y0) == size1)
 8010fd2:	79ba      	ldrb	r2, [r7, #6]
 8010fd4:	7b3b      	ldrb	r3, [r7, #12]
 8010fd6:	1ad2      	subs	r2, r2, r3
 8010fd8:	793b      	ldrb	r3, [r7, #4]
 8010fda:	429a      	cmp	r2, r3
 8010fdc:	d105      	bne.n	8010fea <OLED_ShowChar+0xf6>
			{
				y = y0;
 8010fde:	7b3b      	ldrb	r3, [r7, #12]
 8010fe0:	71bb      	strb	r3, [r7, #6]
				x++;
 8010fe2:	79fb      	ldrb	r3, [r7, #7]
 8010fe4:	3301      	adds	r3, #1
 8010fe6:	71fb      	strb	r3, [r7, #7]
				break;
 8010fe8:	e005      	b.n	8010ff6 <OLED_ShowChar+0x102>
		for (m = 0; m < 8; m++) // 写入数据
 8010fea:	7bbb      	ldrb	r3, [r7, #14]
 8010fec:	3301      	adds	r3, #1
 8010fee:	73bb      	strb	r3, [r7, #14]
 8010ff0:	7bbb      	ldrb	r3, [r7, #14]
 8010ff2:	2b07      	cmp	r3, #7
 8010ff4:	d9d6      	bls.n	8010fa4 <OLED_ShowChar+0xb0>
	for (i = 0; i < size2; i++)
 8010ff6:	7bfb      	ldrb	r3, [r7, #15]
 8010ff8:	3301      	adds	r3, #1
 8010ffa:	73fb      	strb	r3, [r7, #15]
 8010ffc:	7bfa      	ldrb	r2, [r7, #15]
 8010ffe:	7afb      	ldrb	r3, [r7, #11]
 8011000:	429a      	cmp	r2, r3
 8011002:	d3a3      	bcc.n	8010f4c <OLED_ShowChar+0x58>
 8011004:	e000      	b.n	8011008 <OLED_ShowChar+0x114>
			return;
 8011006:	bf00      	nop
			}
		}
	}
}
 8011008:	3714      	adds	r7, #20
 801100a:	46bd      	mov	sp, r7
 801100c:	bd90      	pop	{r4, r7, pc}
 801100e:	bf00      	nop
 8011010:	08015724 	.word	0x08015724
 8011014:	08015b98 	.word	0x08015b98
 8011018:	08016188 	.word	0x08016188

0801101c <OLED_ShowString>:
 *@param y y坐标
 *@param chr 字符串起始地址
 *@param size1 字体大小
 */
void OLED_ShowString(uint8_t x, uint8_t y, uint8_t *chr, uint8_t size1)
{
 801101c:	b580      	push	{r7, lr}
 801101e:	b082      	sub	sp, #8
 8011020:	af00      	add	r7, sp, #0
 8011022:	603a      	str	r2, [r7, #0]
 8011024:	461a      	mov	r2, r3
 8011026:	4603      	mov	r3, r0
 8011028:	71fb      	strb	r3, [r7, #7]
 801102a:	460b      	mov	r3, r1
 801102c:	71bb      	strb	r3, [r7, #6]
 801102e:	4613      	mov	r3, r2
 8011030:	717b      	strb	r3, [r7, #5]
	while ((*chr >= ' ') && (*chr <= '~')) // 判断是不是非法字符!
 8011032:	e01b      	b.n	801106c <OLED_ShowString+0x50>
	{
		OLED_ShowChar(x, y, *chr, size1);
 8011034:	683b      	ldr	r3, [r7, #0]
 8011036:	781a      	ldrb	r2, [r3, #0]
 8011038:	797b      	ldrb	r3, [r7, #5]
 801103a:	79b9      	ldrb	r1, [r7, #6]
 801103c:	79f8      	ldrb	r0, [r7, #7]
 801103e:	f7ff ff59 	bl	8010ef4 <OLED_ShowChar>
		x += size1 / 2;
 8011042:	797b      	ldrb	r3, [r7, #5]
 8011044:	085b      	lsrs	r3, r3, #1
 8011046:	b2da      	uxtb	r2, r3
 8011048:	79fb      	ldrb	r3, [r7, #7]
 801104a:	4413      	add	r3, r2
 801104c:	71fb      	strb	r3, [r7, #7]
		if (x > 128 - size1) // 换行
 801104e:	79fa      	ldrb	r2, [r7, #7]
 8011050:	797b      	ldrb	r3, [r7, #5]
 8011052:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8011056:	429a      	cmp	r2, r3
 8011058:	dd05      	ble.n	8011066 <OLED_ShowString+0x4a>
		{
			x = 2; // x=0
 801105a:	2302      	movs	r3, #2
 801105c:	71fb      	strb	r3, [r7, #7]
			y += size1;
 801105e:	79ba      	ldrb	r2, [r7, #6]
 8011060:	797b      	ldrb	r3, [r7, #5]
 8011062:	4413      	add	r3, r2
 8011064:	71bb      	strb	r3, [r7, #6]
		}
		chr++;
 8011066:	683b      	ldr	r3, [r7, #0]
 8011068:	3301      	adds	r3, #1
 801106a:	603b      	str	r3, [r7, #0]
	while ((*chr >= ' ') && (*chr <= '~')) // 判断是不是非法字符!
 801106c:	683b      	ldr	r3, [r7, #0]
 801106e:	781b      	ldrb	r3, [r3, #0]
 8011070:	2b1f      	cmp	r3, #31
 8011072:	d903      	bls.n	801107c <OLED_ShowString+0x60>
 8011074:	683b      	ldr	r3, [r7, #0]
 8011076:	781b      	ldrb	r3, [r3, #0]
 8011078:	2b7e      	cmp	r3, #126	@ 0x7e
 801107a:	d9db      	bls.n	8011034 <OLED_ShowString+0x18>
	}
}
 801107c:	bf00      	nop
 801107e:	3708      	adds	r7, #8
 8011080:	46bd      	mov	sp, r7
 8011082:	bd80      	pop	{r7, pc}

08011084 <OLED_Init>:

/**
 * @brief OLED初始化
 */
void OLED_Init(void)
{
 8011084:	b580      	push	{r7, lr}
 8011086:	af00      	add	r7, sp, #0

	OLED_RES_Clr();
 8011088:	2200      	movs	r2, #0
 801108a:	2120      	movs	r1, #32
 801108c:	483f      	ldr	r0, [pc, #252]	@ (801118c <OLED_Init+0x108>)
 801108e:	f7f1 fd81 	bl	8002b94 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8011092:	20c8      	movs	r0, #200	@ 0xc8
 8011094:	f7f0 fff6 	bl	8002084 <HAL_Delay>
	OLED_RES_Set();
 8011098:	2201      	movs	r2, #1
 801109a:	2120      	movs	r1, #32
 801109c:	483b      	ldr	r0, [pc, #236]	@ (801118c <OLED_Init+0x108>)
 801109e:	f7f1 fd79 	bl	8002b94 <HAL_GPIO_WritePin>

	OLED_WR_Byte(0xAE, OLED_CMD); //--turn off oled panel
 80110a2:	2100      	movs	r1, #0
 80110a4:	20ae      	movs	r0, #174	@ 0xae
 80110a6:	f7ff fe11 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0x00, OLED_CMD); //---set low column address
 80110aa:	2100      	movs	r1, #0
 80110ac:	2000      	movs	r0, #0
 80110ae:	f7ff fe0d 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0x10, OLED_CMD); //---set high column address
 80110b2:	2100      	movs	r1, #0
 80110b4:	2010      	movs	r0, #16
 80110b6:	f7ff fe09 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0x40, OLED_CMD); //--set start line address  Set Mapping RAM Display Start Line (0x00~0x3F)
 80110ba:	2100      	movs	r1, #0
 80110bc:	2040      	movs	r0, #64	@ 0x40
 80110be:	f7ff fe05 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0x81, OLED_CMD); //--set contrast control register
 80110c2:	2100      	movs	r1, #0
 80110c4:	2081      	movs	r0, #129	@ 0x81
 80110c6:	f7ff fe01 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0xCF, OLED_CMD); // Set SEG Output Current Brightness
 80110ca:	2100      	movs	r1, #0
 80110cc:	20cf      	movs	r0, #207	@ 0xcf
 80110ce:	f7ff fdfd 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0xA1, OLED_CMD); //--Set SEG/Column Mapping     0xa0左右反置 0xa1正常
 80110d2:	2100      	movs	r1, #0
 80110d4:	20a1      	movs	r0, #161	@ 0xa1
 80110d6:	f7ff fdf9 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0xC8, OLED_CMD); // Set COM/Row Scan Direction   0xc0上下反置 0xc8正常
 80110da:	2100      	movs	r1, #0
 80110dc:	20c8      	movs	r0, #200	@ 0xc8
 80110de:	f7ff fdf5 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0xA6, OLED_CMD); //--set normal display
 80110e2:	2100      	movs	r1, #0
 80110e4:	20a6      	movs	r0, #166	@ 0xa6
 80110e6:	f7ff fdf1 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0xA8, OLED_CMD); //--set multiplex ratio(1 to 64)
 80110ea:	2100      	movs	r1, #0
 80110ec:	20a8      	movs	r0, #168	@ 0xa8
 80110ee:	f7ff fded 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0x3f, OLED_CMD); //--1/64 duty
 80110f2:	2100      	movs	r1, #0
 80110f4:	203f      	movs	r0, #63	@ 0x3f
 80110f6:	f7ff fde9 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0xD3, OLED_CMD); //-set display offset	Shift Mapping RAM Counter (0x00~0x3F)
 80110fa:	2100      	movs	r1, #0
 80110fc:	20d3      	movs	r0, #211	@ 0xd3
 80110fe:	f7ff fde5 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0x00, OLED_CMD); //-not offset
 8011102:	2100      	movs	r1, #0
 8011104:	2000      	movs	r0, #0
 8011106:	f7ff fde1 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0xd5, OLED_CMD); //--set display clock divide ratio/oscillator frequency
 801110a:	2100      	movs	r1, #0
 801110c:	20d5      	movs	r0, #213	@ 0xd5
 801110e:	f7ff fddd 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0x80, OLED_CMD); //--set divide ratio, Set Clock as 100 Frames/Sec
 8011112:	2100      	movs	r1, #0
 8011114:	2080      	movs	r0, #128	@ 0x80
 8011116:	f7ff fdd9 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0xD9, OLED_CMD); //--set pre-charge period
 801111a:	2100      	movs	r1, #0
 801111c:	20d9      	movs	r0, #217	@ 0xd9
 801111e:	f7ff fdd5 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0xF1, OLED_CMD); // Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
 8011122:	2100      	movs	r1, #0
 8011124:	20f1      	movs	r0, #241	@ 0xf1
 8011126:	f7ff fdd1 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0xDA, OLED_CMD); //--set com pins hardware configuration
 801112a:	2100      	movs	r1, #0
 801112c:	20da      	movs	r0, #218	@ 0xda
 801112e:	f7ff fdcd 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0x12, OLED_CMD);
 8011132:	2100      	movs	r1, #0
 8011134:	2012      	movs	r0, #18
 8011136:	f7ff fdc9 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0xDB, OLED_CMD); //--set vcomh
 801113a:	2100      	movs	r1, #0
 801113c:	20db      	movs	r0, #219	@ 0xdb
 801113e:	f7ff fdc5 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0x40, OLED_CMD); // Set VCOM Deselect Level
 8011142:	2100      	movs	r1, #0
 8011144:	2040      	movs	r0, #64	@ 0x40
 8011146:	f7ff fdc1 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0x20, OLED_CMD); //-Set Page Addressing Mode (0x00/0x01/0x02)
 801114a:	2100      	movs	r1, #0
 801114c:	2020      	movs	r0, #32
 801114e:	f7ff fdbd 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0x02, OLED_CMD); //
 8011152:	2100      	movs	r1, #0
 8011154:	2002      	movs	r0, #2
 8011156:	f7ff fdb9 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0x8D, OLED_CMD); //--set Charge Pump enable/disable
 801115a:	2100      	movs	r1, #0
 801115c:	208d      	movs	r0, #141	@ 0x8d
 801115e:	f7ff fdb5 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0x14, OLED_CMD); //--set(0x10) disable
 8011162:	2100      	movs	r1, #0
 8011164:	2014      	movs	r0, #20
 8011166:	f7ff fdb1 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0xA4, OLED_CMD); // Disable Entire Display On (0xa4/0xa5)
 801116a:	2100      	movs	r1, #0
 801116c:	20a4      	movs	r0, #164	@ 0xa4
 801116e:	f7ff fdad 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0xA6, OLED_CMD); // Disable Inverse Display On (0xa6/a7)
 8011172:	2100      	movs	r1, #0
 8011174:	20a6      	movs	r0, #166	@ 0xa6
 8011176:	f7ff fda9 	bl	8010ccc <OLED_WR_Byte>
	OLED_WR_Byte(0xAF, OLED_CMD);
 801117a:	2100      	movs	r1, #0
 801117c:	20af      	movs	r0, #175	@ 0xaf
 801117e:	f7ff fda5 	bl	8010ccc <OLED_WR_Byte>
	OLED_Clear();
 8011182:	f7ff fe13 	bl	8010dac <OLED_Clear>
}
 8011186:	bf00      	nop
 8011188:	bd80      	pop	{r7, pc}
 801118a:	bf00      	nop
 801118c:	58020800 	.word	0x58020800

08011190 <pid_Init>:
 * @param kd 微分系数
 * @param max 输出最大值
 * @param min 输出最小值
 */
void pid_Init(PID *pid, float kp, float ki, float kd, float max, float min) // PID参数初始化
{
 8011190:	b480      	push	{r7}
 8011192:	b087      	sub	sp, #28
 8011194:	af00      	add	r7, sp, #0
 8011196:	6178      	str	r0, [r7, #20]
 8011198:	ed87 0a04 	vstr	s0, [r7, #16]
 801119c:	edc7 0a03 	vstr	s1, [r7, #12]
 80111a0:	ed87 1a02 	vstr	s2, [r7, #8]
 80111a4:	edc7 1a01 	vstr	s3, [r7, #4]
 80111a8:	ed87 2a00 	vstr	s4, [r7]
	pid->kp = kp;
 80111ac:	697b      	ldr	r3, [r7, #20]
 80111ae:	693a      	ldr	r2, [r7, #16]
 80111b0:	601a      	str	r2, [r3, #0]
	pid->ki = ki;
 80111b2:	697b      	ldr	r3, [r7, #20]
 80111b4:	68fa      	ldr	r2, [r7, #12]
 80111b6:	605a      	str	r2, [r3, #4]
	pid->kd = kd;
 80111b8:	697b      	ldr	r3, [r7, #20]
 80111ba:	68ba      	ldr	r2, [r7, #8]
 80111bc:	609a      	str	r2, [r3, #8]
	pid->Max = max;
 80111be:	697b      	ldr	r3, [r7, #20]
 80111c0:	687a      	ldr	r2, [r7, #4]
 80111c2:	61da      	str	r2, [r3, #28]
	pid->Min = min;
 80111c4:	697b      	ldr	r3, [r7, #20]
 80111c6:	683a      	ldr	r2, [r7, #0]
 80111c8:	621a      	str	r2, [r3, #32]
	pid->err[0] = 0.f;
 80111ca:	697b      	ldr	r3, [r7, #20]
 80111cc:	f04f 0200 	mov.w	r2, #0
 80111d0:	60da      	str	r2, [r3, #12]
	pid->err[1] = 0.f;
 80111d2:	697b      	ldr	r3, [r7, #20]
 80111d4:	f04f 0200 	mov.w	r2, #0
 80111d8:	611a      	str	r2, [r3, #16]
	pid->err[2] = 0.f;
 80111da:	697b      	ldr	r3, [r7, #20]
 80111dc:	f04f 0200 	mov.w	r2, #0
 80111e0:	615a      	str	r2, [r3, #20]
	pid->out = 0.f;
 80111e2:	697b      	ldr	r3, [r7, #20]
 80111e4:	f04f 0200 	mov.w	r2, #0
 80111e8:	619a      	str	r2, [r3, #24]
}
 80111ea:	bf00      	nop
 80111ec:	371c      	adds	r7, #28
 80111ee:	46bd      	mov	sp, r7
 80111f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111f4:	4770      	bx	lr

080111f6 <pid>:
 * @note e(0)代表本次偏差
 * @note e(1)代表上一次的偏差  以此类推
 * @note result代表增量输出
 */
void pid(PID *pid, float target, float sample)
{
 80111f6:	b480      	push	{r7}
 80111f8:	b085      	sub	sp, #20
 80111fa:	af00      	add	r7, sp, #0
 80111fc:	60f8      	str	r0, [r7, #12]
 80111fe:	ed87 0a02 	vstr	s0, [r7, #8]
 8011202:	edc7 0a01 	vstr	s1, [r7, #4]
	pid->err[0] = target - sample;
 8011206:	ed97 7a02 	vldr	s14, [r7, #8]
 801120a:	edd7 7a01 	vldr	s15, [r7, #4]
 801120e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011212:	68fb      	ldr	r3, [r7, #12]
 8011214:	edc3 7a03 	vstr	s15, [r3, #12]
	pid->out += pid->kp * (pid->err[0] - pid->err[1]) + pid->ki * pid->err[0] + pid->kd * (pid->err[0] - 2 * pid->err[1] + pid->err[2]);
 8011218:	68fb      	ldr	r3, [r7, #12]
 801121a:	ed93 7a06 	vldr	s14, [r3, #24]
 801121e:	68fb      	ldr	r3, [r7, #12]
 8011220:	edd3 6a00 	vldr	s13, [r3]
 8011224:	68fb      	ldr	r3, [r7, #12]
 8011226:	ed93 6a03 	vldr	s12, [r3, #12]
 801122a:	68fb      	ldr	r3, [r7, #12]
 801122c:	edd3 7a04 	vldr	s15, [r3, #16]
 8011230:	ee76 7a67 	vsub.f32	s15, s12, s15
 8011234:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8011238:	68fb      	ldr	r3, [r7, #12]
 801123a:	ed93 6a01 	vldr	s12, [r3, #4]
 801123e:	68fb      	ldr	r3, [r7, #12]
 8011240:	edd3 7a03 	vldr	s15, [r3, #12]
 8011244:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011248:	ee76 6aa7 	vadd.f32	s13, s13, s15
 801124c:	68fb      	ldr	r3, [r7, #12]
 801124e:	ed93 6a02 	vldr	s12, [r3, #8]
 8011252:	68fb      	ldr	r3, [r7, #12]
 8011254:	edd3 5a03 	vldr	s11, [r3, #12]
 8011258:	68fb      	ldr	r3, [r7, #12]
 801125a:	edd3 7a04 	vldr	s15, [r3, #16]
 801125e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8011262:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8011266:	68fb      	ldr	r3, [r7, #12]
 8011268:	edd3 7a05 	vldr	s15, [r3, #20]
 801126c:	ee75 7aa7 	vadd.f32	s15, s11, s15
 8011270:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011274:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011278:	ee77 7a27 	vadd.f32	s15, s14, s15
 801127c:	68fb      	ldr	r3, [r7, #12]
 801127e:	edc3 7a06 	vstr	s15, [r3, #24]
	pid->err[2] = pid->err[1];
 8011282:	68fb      	ldr	r3, [r7, #12]
 8011284:	691a      	ldr	r2, [r3, #16]
 8011286:	68fb      	ldr	r3, [r7, #12]
 8011288:	615a      	str	r2, [r3, #20]
	pid->err[1] = pid->err[0];
 801128a:	68fb      	ldr	r3, [r7, #12]
 801128c:	68da      	ldr	r2, [r3, #12]
 801128e:	68fb      	ldr	r3, [r7, #12]
 8011290:	611a      	str	r2, [r3, #16]
	// 输出限幅
	if (pid->out > pid->Max)
 8011292:	68fb      	ldr	r3, [r7, #12]
 8011294:	ed93 7a06 	vldr	s14, [r3, #24]
 8011298:	68fb      	ldr	r3, [r7, #12]
 801129a:	edd3 7a07 	vldr	s15, [r3, #28]
 801129e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80112a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80112a6:	dd04      	ble.n	80112b2 <pid+0xbc>
		pid->out = pid->Max;
 80112a8:	68fb      	ldr	r3, [r7, #12]
 80112aa:	69da      	ldr	r2, [r3, #28]
 80112ac:	68fb      	ldr	r3, [r7, #12]
 80112ae:	619a      	str	r2, [r3, #24]
	else if (pid->out < pid->Min)
		pid->out = pid->Min;
}
 80112b0:	e00f      	b.n	80112d2 <pid+0xdc>
	else if (pid->out < pid->Min)
 80112b2:	68fb      	ldr	r3, [r7, #12]
 80112b4:	ed93 7a06 	vldr	s14, [r3, #24]
 80112b8:	68fb      	ldr	r3, [r7, #12]
 80112ba:	edd3 7a08 	vldr	s15, [r3, #32]
 80112be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80112c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80112c6:	d400      	bmi.n	80112ca <pid+0xd4>
}
 80112c8:	e003      	b.n	80112d2 <pid+0xdc>
		pid->out = pid->Min;
 80112ca:	68fb      	ldr	r3, [r7, #12]
 80112cc:	6a1a      	ldr	r2, [r3, #32]
 80112ce:	68fb      	ldr	r3, [r7, #12]
 80112d0:	619a      	str	r2, [r3, #24]
}
 80112d2:	bf00      	nop
 80112d4:	3714      	adds	r7, #20
 80112d6:	46bd      	mov	sp, r7
 80112d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112dc:	4770      	bx	lr
	...

080112e0 <svpwm_Control>:
#if RectifierOrInverter
void svpwm_Control(pll_Signal_I *signal)
#else
void svpwm_Control(pll_Signal_V *signal)
#endif
{
 80112e0:	b580      	push	{r7, lr}
 80112e2:	b08e      	sub	sp, #56	@ 0x38
 80112e4:	af00      	add	r7, sp, #0
 80112e6:	6078      	str	r0, [r7, #4]
    // 计算中间变量
    float Ts = signal->basic->Ts;
 80112e8:	687b      	ldr	r3, [r7, #4]
 80112ea:	681b      	ldr	r3, [r3, #0]
 80112ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80112ee:	62bb      	str	r3, [r7, #40]	@ 0x28
#if RectifierOrInverter
    float Ualpha = signal->park_inv_alpha;
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	685b      	ldr	r3, [r3, #4]
 80112f4:	627b      	str	r3, [r7, #36]	@ 0x24
    float Ubeta = signal->park_inv_beta;
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	689b      	ldr	r3, [r3, #8]
 80112fa:	623b      	str	r3, [r7, #32]
#else
    float Ualpha = M * signal->basic->clarke_alpha;
    float Ubeta = M * signal->basic->clarke_beta;
#endif

    float Ualpha_ = 1.7320508f * Ualpha * Ts;
 80112fc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8011300:	ed9f 7aa4 	vldr	s14, [pc, #656]	@ 8011594 <svpwm_Control+0x2b4>
 8011304:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011308:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 801130c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011310:	edc7 7a07 	vstr	s15, [r7, #28]
    float Ubeta_ = Ubeta * Ts;
 8011314:	ed97 7a08 	vldr	s14, [r7, #32]
 8011318:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 801131c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011320:	edc7 7a06 	vstr	s15, [r7, #24]

    // 计算XYZ
    float X = Ubeta_;
 8011324:	69bb      	ldr	r3, [r7, #24]
 8011326:	617b      	str	r3, [r7, #20]
    float Y = 0.5f * Ualpha_ + 0.5f * Ubeta_;
 8011328:	edd7 7a07 	vldr	s15, [r7, #28]
 801132c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8011330:	ee27 7a87 	vmul.f32	s14, s15, s14
 8011334:	edd7 7a06 	vldr	s15, [r7, #24]
 8011338:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 801133c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8011340:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011344:	edc7 7a04 	vstr	s15, [r7, #16]
    float Z = 0.5f * Ubeta_ - 0.5f * Ualpha_;
 8011348:	edd7 7a06 	vldr	s15, [r7, #24]
 801134c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8011350:	ee27 7a87 	vmul.f32	s14, s15, s14
 8011354:	edd7 7a07 	vldr	s15, [r7, #28]
 8011358:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 801135c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8011360:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011364:	edc7 7a03 	vstr	s15, [r7, #12]

    // 通过XYZ做扇区判断
    uint8_t sector = Sector_Detection(X, Y, Z);
 8011368:	ed97 1a03 	vldr	s2, [r7, #12]
 801136c:	edd7 0a04 	vldr	s1, [r7, #16]
 8011370:	ed97 0a05 	vldr	s0, [r7, #20]
 8011374:	f000 f910 	bl	8011598 <Sector_Detection>
 8011378:	4603      	mov	r3, r0
 801137a:	72fb      	strb	r3, [r7, #11]

    // 计算每一周期对应扇区各相的占用时间
    float Ta = 0, Tb = 0, Tc = 0;
 801137c:	f04f 0300 	mov.w	r3, #0
 8011380:	637b      	str	r3, [r7, #52]	@ 0x34
 8011382:	f04f 0300 	mov.w	r3, #0
 8011386:	633b      	str	r3, [r7, #48]	@ 0x30
 8011388:	f04f 0300 	mov.w	r3, #0
 801138c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    switch (sector)
 801138e:	7afb      	ldrb	r3, [r7, #11]
 8011390:	3b01      	subs	r3, #1
 8011392:	2b05      	cmp	r3, #5
 8011394:	f200 80f0 	bhi.w	8011578 <svpwm_Control+0x298>
 8011398:	a201      	add	r2, pc, #4	@ (adr r2, 80113a0 <svpwm_Control+0xc0>)
 801139a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801139e:	bf00      	nop
 80113a0:	080113b9 	.word	0x080113b9
 80113a4:	08011403 	.word	0x08011403
 80113a8:	0801144d 	.word	0x0801144d
 80113ac:	08011497 	.word	0x08011497
 80113b0:	080114e1 	.word	0x080114e1
 80113b4:	0801152f 	.word	0x0801152f
    {
    case 1:
        Ta = Ts / 2.f + (-Z + X) / 2.f;
 80113b8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80113bc:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80113c0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80113c4:	edd7 6a05 	vldr	s13, [r7, #20]
 80113c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80113cc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80113d0:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80113d4:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80113d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80113dc:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
        Tb = Ta + Z;
 80113e0:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80113e4:	edd7 7a03 	vldr	s15, [r7, #12]
 80113e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80113ec:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        Tc = Tb - X;
 80113f0:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80113f4:	edd7 7a05 	vldr	s15, [r7, #20]
 80113f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80113fc:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
        break;
 8011400:	e0ba      	b.n	8011578 <svpwm_Control+0x298>
    case 2:
        Tb = Ts / 2.f + (Z + Y) / 2.f;
 8011402:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8011406:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 801140a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 801140e:	edd7 6a03 	vldr	s13, [r7, #12]
 8011412:	edd7 7a04 	vldr	s15, [r7, #16]
 8011416:	ee76 6aa7 	vadd.f32	s13, s13, s15
 801141a:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 801141e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8011422:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011426:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        Ta = Tb - Z;
 801142a:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 801142e:	edd7 7a03 	vldr	s15, [r7, #12]
 8011432:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011436:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
        Tc = Ta - Y;
 801143a:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 801143e:	edd7 7a04 	vldr	s15, [r7, #16]
 8011442:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011446:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
        break;
 801144a:	e095      	b.n	8011578 <svpwm_Control+0x298>
    case 3:
        Tb = Ts / 2.f + (X - Y) / 2.f;
 801144c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8011450:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8011454:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8011458:	edd7 6a05 	vldr	s13, [r7, #20]
 801145c:	edd7 7a04 	vldr	s15, [r7, #16]
 8011460:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8011464:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8011468:	eec6 7a86 	vdiv.f32	s15, s13, s12
 801146c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011470:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        Tc = Tb - X;
 8011474:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8011478:	edd7 7a05 	vldr	s15, [r7, #20]
 801147c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011480:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
        Ta = Tc + Y;
 8011484:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8011488:	edd7 7a04 	vldr	s15, [r7, #16]
 801148c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011490:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
        break;
 8011494:	e070      	b.n	8011578 <svpwm_Control+0x298>
    case 4:
        Tc = Ts / 2.f + (-X + Z) / 2.f;
 8011496:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 801149a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 801149e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80114a2:	edd7 6a03 	vldr	s13, [r7, #12]
 80114a6:	edd7 7a05 	vldr	s15, [r7, #20]
 80114aa:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80114ae:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80114b2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80114b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80114ba:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
        Tb = Tc + X;
 80114be:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80114c2:	edd7 7a05 	vldr	s15, [r7, #20]
 80114c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80114ca:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        Ta = Tb - Z;
 80114ce:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80114d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80114d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80114da:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
        break;
 80114de:	e04b      	b.n	8011578 <svpwm_Control+0x298>
    case 5:
        Tc = Ts / 2.f + (-Y - Z) / 2.f;
 80114e0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80114e4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80114e8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80114ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80114f0:	eef1 6a67 	vneg.f32	s13, s15
 80114f4:	edd7 7a03 	vldr	s15, [r7, #12]
 80114f8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80114fc:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8011500:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8011504:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011508:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
        Ta = Tc + Y;
 801150c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8011510:	edd7 7a04 	vldr	s15, [r7, #16]
 8011514:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011518:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
        Tb = Ta + Z;
 801151c:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8011520:	edd7 7a03 	vldr	s15, [r7, #12]
 8011524:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011528:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        break;
 801152c:	e024      	b.n	8011578 <svpwm_Control+0x298>
    case 6:
        Ta = Ts / 2.f + (Y - X) / 2.f;
 801152e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8011532:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8011536:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 801153a:	edd7 6a04 	vldr	s13, [r7, #16]
 801153e:	edd7 7a05 	vldr	s15, [r7, #20]
 8011542:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8011546:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 801154a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 801154e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011552:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
        Tc = Ta - Y;
 8011556:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 801155a:	edd7 7a04 	vldr	s15, [r7, #16]
 801155e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011562:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
        Tb = Tc + X;
 8011566:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 801156a:	edd7 7a05 	vldr	s15, [r7, #20]
 801156e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011572:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        break;
 8011576:	bf00      	nop
    }

    Duty_Calculation(Ta, Tb, Tc, Ts);
 8011578:	edd7 1a0a 	vldr	s3, [r7, #40]	@ 0x28
 801157c:	ed97 1a0b 	vldr	s2, [r7, #44]	@ 0x2c
 8011580:	edd7 0a0c 	vldr	s1, [r7, #48]	@ 0x30
 8011584:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8011588:	f000 f84a 	bl	8011620 <Duty_Calculation>
}
 801158c:	bf00      	nop
 801158e:	3738      	adds	r7, #56	@ 0x38
 8011590:	46bd      	mov	sp, r7
 8011592:	bd80      	pop	{r7, pc}
 8011594:	3fddb3d7 	.word	0x3fddb3d7

08011598 <Sector_Detection>:

/**
 * @brief  扇区判断
 */
static uint8_t Sector_Detection(float X, float Y, float Z)
{
 8011598:	b480      	push	{r7}
 801159a:	b087      	sub	sp, #28
 801159c:	af00      	add	r7, sp, #0
 801159e:	ed87 0a03 	vstr	s0, [r7, #12]
 80115a2:	edc7 0a02 	vstr	s1, [r7, #8]
 80115a6:	ed87 1a01 	vstr	s2, [r7, #4]
    uint8_t sector = 0;
 80115aa:	2300      	movs	r3, #0
 80115ac:	75fb      	strb	r3, [r7, #23]
    if (Y < 0)
 80115ae:	edd7 7a02 	vldr	s15, [r7, #8]
 80115b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80115b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115ba:	d515      	bpl.n	80115e8 <Sector_Detection+0x50>
    {
        if (Z < 0)
 80115bc:	edd7 7a01 	vldr	s15, [r7, #4]
 80115c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80115c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115c8:	d502      	bpl.n	80115d0 <Sector_Detection+0x38>
            sector = 5;
 80115ca:	2305      	movs	r3, #5
 80115cc:	75fb      	strb	r3, [r7, #23]
 80115ce:	e020      	b.n	8011612 <Sector_Detection+0x7a>
        else
            sector = (X < 0) ? 4 : 3;
 80115d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80115d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80115d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115dc:	d501      	bpl.n	80115e2 <Sector_Detection+0x4a>
 80115de:	2304      	movs	r3, #4
 80115e0:	e000      	b.n	80115e4 <Sector_Detection+0x4c>
 80115e2:	2303      	movs	r3, #3
 80115e4:	75fb      	strb	r3, [r7, #23]
 80115e6:	e014      	b.n	8011612 <Sector_Detection+0x7a>
    }
    else
    {
        if (Z > 0)
 80115e8:	edd7 7a01 	vldr	s15, [r7, #4]
 80115ec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80115f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115f4:	dd02      	ble.n	80115fc <Sector_Detection+0x64>
            sector = 2;
 80115f6:	2302      	movs	r3, #2
 80115f8:	75fb      	strb	r3, [r7, #23]
 80115fa:	e00a      	b.n	8011612 <Sector_Detection+0x7a>
        else
            sector = (X < 0) ? 6 : 1;
 80115fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8011600:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8011604:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011608:	d501      	bpl.n	801160e <Sector_Detection+0x76>
 801160a:	2306      	movs	r3, #6
 801160c:	e000      	b.n	8011610 <Sector_Detection+0x78>
 801160e:	2301      	movs	r3, #1
 8011610:	75fb      	strb	r3, [r7, #23]
    }
    return sector;
 8011612:	7dfb      	ldrb	r3, [r7, #23]
}
 8011614:	4618      	mov	r0, r3
 8011616:	371c      	adds	r7, #28
 8011618:	46bd      	mov	sp, r7
 801161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801161e:	4770      	bx	lr

08011620 <Duty_Calculation>:

/**
 * @brief  计算并输出占空比
 */
static void Duty_Calculation(float Ta, float Tb, float Tc, float Ts)
{
 8011620:	b480      	push	{r7}
 8011622:	b089      	sub	sp, #36	@ 0x24
 8011624:	af00      	add	r7, sp, #0
 8011626:	ed87 0a03 	vstr	s0, [r7, #12]
 801162a:	edc7 0a02 	vstr	s1, [r7, #8]
 801162e:	ed87 1a01 	vstr	s2, [r7, #4]
 8011632:	edc7 1a00 	vstr	s3, [r7]
    // 计算占空比并更新TIM寄存器
    uint32_t ccr[3] = {
        (uint32_t)(Ta / Ts * TIM_PERIOD),
 8011636:	edd7 6a03 	vldr	s13, [r7, #12]
 801163a:	ed97 7a00 	vldr	s14, [r7]
 801163e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011642:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 80116e4 <Duty_Calculation+0xc4>
 8011646:	ee67 7a87 	vmul.f32	s15, s15, s14
 801164a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801164e:	ee17 3a90 	vmov	r3, s15
    uint32_t ccr[3] = {
 8011652:	613b      	str	r3, [r7, #16]
        (uint32_t)(Tb / Ts * TIM_PERIOD),
 8011654:	edd7 6a02 	vldr	s13, [r7, #8]
 8011658:	ed97 7a00 	vldr	s14, [r7]
 801165c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011660:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80116e4 <Duty_Calculation+0xc4>
 8011664:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011668:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801166c:	ee17 3a90 	vmov	r3, s15
    uint32_t ccr[3] = {
 8011670:	617b      	str	r3, [r7, #20]
        (uint32_t)(Tc / Ts * TIM_PERIOD)};
 8011672:	edd7 6a01 	vldr	s13, [r7, #4]
 8011676:	ed97 7a00 	vldr	s14, [r7]
 801167a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801167e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80116e4 <Duty_Calculation+0xc4>
 8011682:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011686:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801168a:	ee17 3a90 	vmov	r3, s15
    uint32_t ccr[3] = {
 801168e:	61bb      	str	r3, [r7, #24]

    // 限制占空比在0到5999之间
    for (int i = 0; i < 3; ++i)
 8011690:	2300      	movs	r3, #0
 8011692:	61fb      	str	r3, [r7, #28]
 8011694:	e014      	b.n	80116c0 <Duty_Calculation+0xa0>
    {
        if (ccr[i] > TIM_PERIOD)
 8011696:	69fb      	ldr	r3, [r7, #28]
 8011698:	009b      	lsls	r3, r3, #2
 801169a:	3320      	adds	r3, #32
 801169c:	443b      	add	r3, r7
 801169e:	f853 3c10 	ldr.w	r3, [r3, #-16]
 80116a2:	f241 726f 	movw	r2, #5999	@ 0x176f
 80116a6:	4293      	cmp	r3, r2
 80116a8:	d907      	bls.n	80116ba <Duty_Calculation+0x9a>
        {
            ccr[i] = TIM_PERIOD;
 80116aa:	69fb      	ldr	r3, [r7, #28]
 80116ac:	009b      	lsls	r3, r3, #2
 80116ae:	3320      	adds	r3, #32
 80116b0:	443b      	add	r3, r7
 80116b2:	f241 726f 	movw	r2, #5999	@ 0x176f
 80116b6:	f843 2c10 	str.w	r2, [r3, #-16]
    for (int i = 0; i < 3; ++i)
 80116ba:	69fb      	ldr	r3, [r7, #28]
 80116bc:	3301      	adds	r3, #1
 80116be:	61fb      	str	r3, [r7, #28]
 80116c0:	69fb      	ldr	r3, [r7, #28]
 80116c2:	2b02      	cmp	r3, #2
 80116c4:	dde7      	ble.n	8011696 <Duty_Calculation+0x76>
            ccr[i] = 0;
        }
    }

    // 更新TIM寄存器
    TIM1->CCR1 = ccr[0];
 80116c6:	4a08      	ldr	r2, [pc, #32]	@ (80116e8 <Duty_Calculation+0xc8>)
 80116c8:	693b      	ldr	r3, [r7, #16]
 80116ca:	6353      	str	r3, [r2, #52]	@ 0x34
    TIM1->CCR2 = ccr[1];
 80116cc:	4a06      	ldr	r2, [pc, #24]	@ (80116e8 <Duty_Calculation+0xc8>)
 80116ce:	697b      	ldr	r3, [r7, #20]
 80116d0:	6393      	str	r3, [r2, #56]	@ 0x38
    TIM1->CCR3 = ccr[2];
 80116d2:	4a05      	ldr	r2, [pc, #20]	@ (80116e8 <Duty_Calculation+0xc8>)
 80116d4:	69bb      	ldr	r3, [r7, #24]
 80116d6:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80116d8:	bf00      	nop
 80116da:	3724      	adds	r7, #36	@ 0x24
 80116dc:	46bd      	mov	sp, r7
 80116de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116e2:	4770      	bx	lr
 80116e4:	45bb7800 	.word	0x45bb7800
 80116e8:	40010000 	.word	0x40010000
 80116ec:	00000000 	.word	0x00000000

080116f0 <pll_Init_V>:
 * @param f 信号频率(典型值:50)
 * @param F 采样频率(典型值:20000)
 * @param Umax 交流电压峰值
 */
void pll_Init_V(pll_Signal_V **signal, float f, uint16_t F)
{
 80116f0:	b590      	push	{r4, r7, lr}
 80116f2:	b087      	sub	sp, #28
 80116f4:	af00      	add	r7, sp, #0
 80116f6:	60f8      	str	r0, [r7, #12]
 80116f8:	ed87 0a02 	vstr	s0, [r7, #8]
 80116fc:	460b      	mov	r3, r1
 80116fe:	80fb      	strh	r3, [r7, #6]
    // 分配内存空间
    (*signal) = (pll_Signal_V *)malloc(sizeof(pll_Signal_V));
 8011700:	200c      	movs	r0, #12
 8011702:	f000 fe33 	bl	801236c <malloc>
 8011706:	4603      	mov	r3, r0
 8011708:	461a      	mov	r2, r3
 801170a:	68fb      	ldr	r3, [r7, #12]
 801170c:	601a      	str	r2, [r3, #0]
    (*signal)->basic = (pll_Signal_Basic *)malloc(sizeof(pll_Signal_Basic));
 801170e:	68fb      	ldr	r3, [r7, #12]
 8011710:	681c      	ldr	r4, [r3, #0]
 8011712:	2050      	movs	r0, #80	@ 0x50
 8011714:	f000 fe2a 	bl	801236c <malloc>
 8011718:	4603      	mov	r3, r0
 801171a:	6023      	str	r3, [r4, #0]
    (*signal)->pid = (PID *)malloc(sizeof(PID));
 801171c:	68fb      	ldr	r3, [r7, #12]
 801171e:	681c      	ldr	r4, [r3, #0]
 8011720:	2024      	movs	r0, #36	@ 0x24
 8011722:	f000 fe23 	bl	801236c <malloc>
 8011726:	4603      	mov	r3, r0
 8011728:	60a3      	str	r3, [r4, #8]

    // 初始化赋值
    (*signal)->basic->input_a = 0.f;
 801172a:	68fb      	ldr	r3, [r7, #12]
 801172c:	681b      	ldr	r3, [r3, #0]
 801172e:	681b      	ldr	r3, [r3, #0]
 8011730:	f04f 0200 	mov.w	r2, #0
 8011734:	601a      	str	r2, [r3, #0]
    (*signal)->basic->input_b = 0.f;
 8011736:	68fb      	ldr	r3, [r7, #12]
 8011738:	681b      	ldr	r3, [r3, #0]
 801173a:	681b      	ldr	r3, [r3, #0]
 801173c:	f04f 0200 	mov.w	r2, #0
 8011740:	605a      	str	r2, [r3, #4]
    (*signal)->basic->input_c = 0.f;
 8011742:	68fb      	ldr	r3, [r7, #12]
 8011744:	681b      	ldr	r3, [r3, #0]
 8011746:	681b      	ldr	r3, [r3, #0]
 8011748:	f04f 0200 	mov.w	r2, #0
 801174c:	609a      	str	r2, [r3, #8]

    (*signal)->basic->rms_a = 0.f;
 801174e:	68fb      	ldr	r3, [r7, #12]
 8011750:	681b      	ldr	r3, [r3, #0]
 8011752:	681b      	ldr	r3, [r3, #0]
 8011754:	f04f 0200 	mov.w	r2, #0
 8011758:	60da      	str	r2, [r3, #12]
    (*signal)->basic->rms_b = 0.f;
 801175a:	68fb      	ldr	r3, [r7, #12]
 801175c:	681b      	ldr	r3, [r3, #0]
 801175e:	681b      	ldr	r3, [r3, #0]
 8011760:	f04f 0200 	mov.w	r2, #0
 8011764:	611a      	str	r2, [r3, #16]
    (*signal)->basic->rms_c = 0.f;
 8011766:	68fb      	ldr	r3, [r7, #12]
 8011768:	681b      	ldr	r3, [r3, #0]
 801176a:	681b      	ldr	r3, [r3, #0]
 801176c:	f04f 0200 	mov.w	r2, #0
 8011770:	615a      	str	r2, [r3, #20]

    (*signal)->theta = 0.f;
 8011772:	68fb      	ldr	r3, [r7, #12]
 8011774:	681b      	ldr	r3, [r3, #0]
 8011776:	f04f 0200 	mov.w	r2, #0
 801177a:	605a      	str	r2, [r3, #4]
    (*signal)->basic->omiga0 = 2 * PI * f; // f典型值50
 801177c:	68fb      	ldr	r3, [r7, #12]
 801177e:	681b      	ldr	r3, [r3, #0]
 8011780:	681b      	ldr	r3, [r3, #0]
 8011782:	edd7 7a02 	vldr	s15, [r7, #8]
 8011786:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8011820 <pll_Init_V+0x130>
 801178a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801178e:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    (*signal)->basic->Ts = 1.f / F;        // F典型值20000
 8011792:	88fb      	ldrh	r3, [r7, #6]
 8011794:	ee07 3a90 	vmov	s15, r3
 8011798:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801179c:	68fb      	ldr	r3, [r7, #12]
 801179e:	681b      	ldr	r3, [r3, #0]
 80117a0:	681b      	ldr	r3, [r3, #0]
 80117a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80117a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80117aa:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

    // 初始化pid参数
    float ki = (*signal)->basic->omiga0 * (*signal)->basic->omiga0;
 80117ae:	68fb      	ldr	r3, [r7, #12]
 80117b0:	681b      	ldr	r3, [r3, #0]
 80117b2:	681b      	ldr	r3, [r3, #0]
 80117b4:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80117b8:	68fb      	ldr	r3, [r7, #12]
 80117ba:	681b      	ldr	r3, [r3, #0]
 80117bc:	681b      	ldr	r3, [r3, #0]
 80117be:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80117c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80117c6:	edc7 7a05 	vstr	s15, [r7, #20]
    float kp = sqrt(2) * sqrt(ki);
 80117ca:	edd7 7a05 	vldr	s15, [r7, #20]
 80117ce:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80117d2:	eeb0 0b47 	vmov.f64	d0, d7
 80117d6:	f003 fba7 	bl	8014f28 <sqrt>
 80117da:	eeb0 7b40 	vmov.f64	d7, d0
 80117de:	ed9f 6b0e 	vldr	d6, [pc, #56]	@ 8011818 <pll_Init_V+0x128>
 80117e2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80117e6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80117ea:	edc7 7a04 	vstr	s15, [r7, #16]
    pid_Init((*signal)->pid, kp, ki, 0, 50 * PI, -20 * PI);
 80117ee:	68fb      	ldr	r3, [r7, #12]
 80117f0:	681b      	ldr	r3, [r3, #0]
 80117f2:	689b      	ldr	r3, [r3, #8]
 80117f4:	ed9f 2a0b 	vldr	s4, [pc, #44]	@ 8011824 <pll_Init_V+0x134>
 80117f8:	eddf 1a0b 	vldr	s3, [pc, #44]	@ 8011828 <pll_Init_V+0x138>
 80117fc:	ed9f 1a0b 	vldr	s2, [pc, #44]	@ 801182c <pll_Init_V+0x13c>
 8011800:	edd7 0a05 	vldr	s1, [r7, #20]
 8011804:	ed97 0a04 	vldr	s0, [r7, #16]
 8011808:	4618      	mov	r0, r3
 801180a:	f7ff fcc1 	bl	8011190 <pid_Init>
}
 801180e:	bf00      	nop
 8011810:	371c      	adds	r7, #28
 8011812:	46bd      	mov	sp, r7
 8011814:	bd90      	pop	{r4, r7, pc}
 8011816:	bf00      	nop
 8011818:	667f3bcd 	.word	0x667f3bcd
 801181c:	3ff6a09e 	.word	0x3ff6a09e
 8011820:	40c90fdb 	.word	0x40c90fdb
 8011824:	c27b53d2 	.word	0xc27b53d2
 8011828:	431d1463 	.word	0x431d1463
 801182c:	00000000 	.word	0x00000000

08011830 <pll_Init_I>:
 * @param F 采样频率(典型值:20000)
 * @param pi_kp PI控制器kp参数
 * @param pi_ki PI控制器ki参数
 */
void pll_Init_I(pll_Signal_I **signal, float f, uint16_t F)
{
 8011830:	b590      	push	{r4, r7, lr}
 8011832:	b085      	sub	sp, #20
 8011834:	af00      	add	r7, sp, #0
 8011836:	60f8      	str	r0, [r7, #12]
 8011838:	ed87 0a02 	vstr	s0, [r7, #8]
 801183c:	460b      	mov	r3, r1
 801183e:	80fb      	strh	r3, [r7, #6]
    (*signal) = (pll_Signal_I *)malloc(sizeof(pll_Signal_I));
 8011840:	2028      	movs	r0, #40	@ 0x28
 8011842:	f000 fd93 	bl	801236c <malloc>
 8011846:	4603      	mov	r3, r0
 8011848:	461a      	mov	r2, r3
 801184a:	68fb      	ldr	r3, [r7, #12]
 801184c:	601a      	str	r2, [r3, #0]
    (*signal)->basic = (pll_Signal_Basic *)malloc(sizeof(pll_Signal_Basic));
 801184e:	68fb      	ldr	r3, [r7, #12]
 8011850:	681c      	ldr	r4, [r3, #0]
 8011852:	2050      	movs	r0, #80	@ 0x50
 8011854:	f000 fd8a 	bl	801236c <malloc>
 8011858:	4603      	mov	r3, r0
 801185a:	6023      	str	r3, [r4, #0]

    (*signal)->pid_d = (PID *)malloc(sizeof(PID));
 801185c:	68fb      	ldr	r3, [r7, #12]
 801185e:	681c      	ldr	r4, [r3, #0]
 8011860:	2024      	movs	r0, #36	@ 0x24
 8011862:	f000 fd83 	bl	801236c <malloc>
 8011866:	4603      	mov	r3, r0
 8011868:	6223      	str	r3, [r4, #32]
    (*signal)->pid_q = (PID *)malloc(sizeof(PID));
 801186a:	68fb      	ldr	r3, [r7, #12]
 801186c:	681c      	ldr	r4, [r3, #0]
 801186e:	2024      	movs	r0, #36	@ 0x24
 8011870:	f000 fd7c 	bl	801236c <malloc>
 8011874:	4603      	mov	r3, r0
 8011876:	6263      	str	r3, [r4, #36]	@ 0x24
    // 初始化赋值
    (*signal)->basic->input_a = 0.f;
 8011878:	68fb      	ldr	r3, [r7, #12]
 801187a:	681b      	ldr	r3, [r3, #0]
 801187c:	681b      	ldr	r3, [r3, #0]
 801187e:	f04f 0200 	mov.w	r2, #0
 8011882:	601a      	str	r2, [r3, #0]
    (*signal)->basic->input_b = 0.f;
 8011884:	68fb      	ldr	r3, [r7, #12]
 8011886:	681b      	ldr	r3, [r3, #0]
 8011888:	681b      	ldr	r3, [r3, #0]
 801188a:	f04f 0200 	mov.w	r2, #0
 801188e:	605a      	str	r2, [r3, #4]
    (*signal)->basic->input_c = 0.f;
 8011890:	68fb      	ldr	r3, [r7, #12]
 8011892:	681b      	ldr	r3, [r3, #0]
 8011894:	681b      	ldr	r3, [r3, #0]
 8011896:	f04f 0200 	mov.w	r2, #0
 801189a:	609a      	str	r2, [r3, #8]

    (*signal)->basic->rms_a = 0.f;
 801189c:	68fb      	ldr	r3, [r7, #12]
 801189e:	681b      	ldr	r3, [r3, #0]
 80118a0:	681b      	ldr	r3, [r3, #0]
 80118a2:	f04f 0200 	mov.w	r2, #0
 80118a6:	60da      	str	r2, [r3, #12]
    (*signal)->basic->rms_b = 0.f;
 80118a8:	68fb      	ldr	r3, [r7, #12]
 80118aa:	681b      	ldr	r3, [r3, #0]
 80118ac:	681b      	ldr	r3, [r3, #0]
 80118ae:	f04f 0200 	mov.w	r2, #0
 80118b2:	611a      	str	r2, [r3, #16]
    (*signal)->basic->rms_c = 0.f;
 80118b4:	68fb      	ldr	r3, [r7, #12]
 80118b6:	681b      	ldr	r3, [r3, #0]
 80118b8:	681b      	ldr	r3, [r3, #0]
 80118ba:	f04f 0200 	mov.w	r2, #0
 80118be:	615a      	str	r2, [r3, #20]

    (*signal)->basic->omiga0 = 2.f * PI * f; // f典型值50
 80118c0:	68fb      	ldr	r3, [r7, #12]
 80118c2:	681b      	ldr	r3, [r3, #0]
 80118c4:	681b      	ldr	r3, [r3, #0]
 80118c6:	edd7 7a02 	vldr	s15, [r7, #8]
 80118ca:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 801194c <pll_Init_I+0x11c>
 80118ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80118d2:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    (*signal)->basic->Ts = 1.f / F;          // F典型值20000
 80118d6:	88fb      	ldrh	r3, [r7, #6]
 80118d8:	ee07 3a90 	vmov	s15, r3
 80118dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80118e0:	68fb      	ldr	r3, [r7, #12]
 80118e2:	681b      	ldr	r3, [r3, #0]
 80118e4:	681b      	ldr	r3, [r3, #0]
 80118e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80118ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80118ee:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

    (*signal)->CorL = 0;   // 0:感性 1:容性
 80118f2:	68fb      	ldr	r3, [r7, #12]
 80118f4:	681b      	ldr	r3, [r3, #0]
 80118f6:	2200      	movs	r2, #0
 80118f8:	761a      	strb	r2, [r3, #24]
    (*signal)->L = 0.001f; // 1mH
 80118fa:	68fb      	ldr	r3, [r7, #12]
 80118fc:	681b      	ldr	r3, [r3, #0]
 80118fe:	4a14      	ldr	r2, [pc, #80]	@ (8011950 <pll_Init_I+0x120>)
 8011900:	61da      	str	r2, [r3, #28]
    // 在调整取值范围时看实际输出值逐渐逼近，防止上电瞬间电流过大
    pid_Init((*signal)->pid_d, 0.00001f, 0.0001f, 0, -0.2f, -0.8f);
 8011902:	68fb      	ldr	r3, [r7, #12]
 8011904:	681b      	ldr	r3, [r3, #0]
 8011906:	6a1b      	ldr	r3, [r3, #32]
 8011908:	ed9f 2a12 	vldr	s4, [pc, #72]	@ 8011954 <pll_Init_I+0x124>
 801190c:	eddf 1a12 	vldr	s3, [pc, #72]	@ 8011958 <pll_Init_I+0x128>
 8011910:	ed9f 1a12 	vldr	s2, [pc, #72]	@ 801195c <pll_Init_I+0x12c>
 8011914:	eddf 0a12 	vldr	s1, [pc, #72]	@ 8011960 <pll_Init_I+0x130>
 8011918:	ed9f 0a12 	vldr	s0, [pc, #72]	@ 8011964 <pll_Init_I+0x134>
 801191c:	4618      	mov	r0, r3
 801191e:	f7ff fc37 	bl	8011190 <pid_Init>
    pid_Init((*signal)->pid_q, 0.00001f, 0.0001f, 0, 0.1f, -0.1f);
 8011922:	68fb      	ldr	r3, [r7, #12]
 8011924:	681b      	ldr	r3, [r3, #0]
 8011926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011928:	ed9f 2a0f 	vldr	s4, [pc, #60]	@ 8011968 <pll_Init_I+0x138>
 801192c:	eddf 1a0f 	vldr	s3, [pc, #60]	@ 801196c <pll_Init_I+0x13c>
 8011930:	ed9f 1a0a 	vldr	s2, [pc, #40]	@ 801195c <pll_Init_I+0x12c>
 8011934:	eddf 0a0a 	vldr	s1, [pc, #40]	@ 8011960 <pll_Init_I+0x130>
 8011938:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8011964 <pll_Init_I+0x134>
 801193c:	4618      	mov	r0, r3
 801193e:	f7ff fc27 	bl	8011190 <pid_Init>
}
 8011942:	bf00      	nop
 8011944:	3714      	adds	r7, #20
 8011946:	46bd      	mov	sp, r7
 8011948:	bd90      	pop	{r4, r7, pc}
 801194a:	bf00      	nop
 801194c:	40c90fdb 	.word	0x40c90fdb
 8011950:	3a83126f 	.word	0x3a83126f
 8011954:	bf4ccccd 	.word	0xbf4ccccd
 8011958:	be4ccccd 	.word	0xbe4ccccd
 801195c:	00000000 	.word	0x00000000
 8011960:	38d1b717 	.word	0x38d1b717
 8011964:	3727c5ac 	.word	0x3727c5ac
 8011968:	bdcccccd 	.word	0xbdcccccd
 801196c:	3dcccccd 	.word	0x3dcccccd

08011970 <pll_Control_V>:
/**
 * @brief 电压锁相控制
 * @param signal_V 电压信号指针
 */
void pll_Control_V(pll_Signal_V *signal_V)
{
 8011970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011974:	ed2d 8b02 	vpush	{d8}
 8011978:	b088      	sub	sp, #32
 801197a:	af00      	add	r7, sp, #0
 801197c:	6078      	str	r0, [r7, #4]
    // 先对信号进行clarke变换
    pll_Clarke(signal_V->basic);
 801197e:	687b      	ldr	r3, [r7, #4]
 8011980:	681b      	ldr	r3, [r3, #0]
 8011982:	4618      	mov	r0, r3
 8011984:	f000 f9d4 	bl	8011d30 <pll_Clarke>
    // 再对信号sogi变换后的信号进行park变换
    arm_park_f32(signal_V->basic->clarke_alpha, signal_V->basic->clarke_beta, &signal_V->basic->park_d, &signal_V->basic->park_q, arm_sin_f32(signal_V->theta), arm_cos_f32(signal_V->theta));
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	681b      	ldr	r3, [r3, #0]
 801198c:	f8d3 8018 	ldr.w	r8, [r3, #24]
 8011990:	687b      	ldr	r3, [r7, #4]
 8011992:	681b      	ldr	r3, [r3, #0]
 8011994:	69de      	ldr	r6, [r3, #28]
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	681b      	ldr	r3, [r3, #0]
 801199a:	f103 0520 	add.w	r5, r3, #32
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	681b      	ldr	r3, [r3, #0]
 80119a2:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	edd3 7a01 	vldr	s15, [r3, #4]
 80119ac:	eeb0 0a67 	vmov.f32	s0, s15
 80119b0:	f000 fc4c 	bl	801224c <arm_sin_f32>
 80119b4:	eeb0 8a40 	vmov.f32	s16, s0
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	edd3 7a01 	vldr	s15, [r3, #4]
 80119be:	eeb0 0a67 	vmov.f32	s0, s15
 80119c2:	f000 fc89 	bl	80122d8 <arm_cos_f32>
 80119c6:	eef0 7a40 	vmov.f32	s15, s0
 80119ca:	f8c7 801c 	str.w	r8, [r7, #28]
 80119ce:	61be      	str	r6, [r7, #24]
 80119d0:	617d      	str	r5, [r7, #20]
 80119d2:	613c      	str	r4, [r7, #16]
 80119d4:	ed87 8a03 	vstr	s16, [r7, #12]
 80119d8:	edc7 7a02 	vstr	s15, [r7, #8]
  float32_t * pIq,
  float32_t sinVal,
  float32_t cosVal)
  {
    /* Calculate pId using the equation, pId = Ialpha * cosVal + Ibeta * sinVal */
    *pId = Ialpha * cosVal + Ibeta * sinVal;
 80119dc:	ed97 7a07 	vldr	s14, [r7, #28]
 80119e0:	edd7 7a02 	vldr	s15, [r7, #8]
 80119e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80119e8:	edd7 6a06 	vldr	s13, [r7, #24]
 80119ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80119f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80119f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80119f8:	697b      	ldr	r3, [r7, #20]
 80119fa:	edc3 7a00 	vstr	s15, [r3]

    /* Calculate pIq using the equation, pIq = - Ialpha * sinVal + Ibeta * cosVal */
    *pIq = -Ialpha * sinVal + Ibeta * cosVal;
 80119fe:	edd7 7a07 	vldr	s15, [r7, #28]
 8011a02:	eeb1 7a67 	vneg.f32	s14, s15
 8011a06:	edd7 7a03 	vldr	s15, [r7, #12]
 8011a0a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8011a0e:	edd7 6a06 	vldr	s13, [r7, #24]
 8011a12:	edd7 7a02 	vldr	s15, [r7, #8]
 8011a16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8011a1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011a1e:	693b      	ldr	r3, [r7, #16]
 8011a20:	edc3 7a00 	vstr	s15, [r3]
  }
 8011a24:	bf00      	nop
    // 将park变换后的q送入PI控制器  输入值为设定值和采样值的误差
    pid(signal_V->pid, signal_V->basic->park_q, 0); // pid的输出值为旋转坐标系角速度
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	689a      	ldr	r2, [r3, #8]
 8011a2a:	687b      	ldr	r3, [r7, #4]
 8011a2c:	681b      	ldr	r3, [r3, #0]
 8011a2e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8011a32:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 8011ab0 <pll_Control_V+0x140>
 8011a36:	eeb0 0a67 	vmov.f32	s0, s15
 8011a3a:	4610      	mov	r0, r2
 8011a3c:	f7ff fbdb 	bl	80111f6 <pid>
    // 更新theta
    signal_V->theta += (signal_V->pid->out + signal_V->basic->omiga0) * signal_V->basic->Ts;
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	ed93 7a01 	vldr	s14, [r3, #4]
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	689b      	ldr	r3, [r3, #8]
 8011a4a:	edd3 6a06 	vldr	s13, [r3, #24]
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	681b      	ldr	r3, [r3, #0]
 8011a52:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8011a56:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	681b      	ldr	r3, [r3, #0]
 8011a5e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8011a62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8011a66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011a6a:	687b      	ldr	r3, [r7, #4]
 8011a6c:	edc3 7a01 	vstr	s15, [r3, #4]
    signal_V->theta = (float)fmod(signal_V->theta, 2 * PI);
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	edd3 7a01 	vldr	s15, [r3, #4]
 8011a76:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8011a7a:	ed9f 1b0b 	vldr	d1, [pc, #44]	@ 8011aa8 <pll_Control_V+0x138>
 8011a7e:	eeb0 0b47 	vmov.f64	d0, d7
 8011a82:	f003 fa2d 	bl	8014ee0 <fmod>
 8011a86:	eeb0 7b40 	vmov.f64	d7, d0
 8011a8a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8011a94:	bf00      	nop
 8011a96:	3720      	adds	r7, #32
 8011a98:	46bd      	mov	sp, r7
 8011a9a:	ecbd 8b02 	vpop	{d8}
 8011a9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011aa2:	bf00      	nop
 8011aa4:	f3af 8000 	nop.w
 8011aa8:	60000000 	.word	0x60000000
 8011aac:	401921fb 	.word	0x401921fb
 8011ab0:	00000000 	.word	0x00000000

08011ab4 <pll_Control_I>:
 * @param signal_V 电压信号指针
 * @param Iset 电流设定值(有效值)
 * @param PF 功率因数
 */
void pll_Control_I(pll_Signal_I *signal_I, pll_Signal_V *signal_V, float Iset, float PF)
{
 8011ab4:	b590      	push	{r4, r7, lr}
 8011ab6:	b099      	sub	sp, #100	@ 0x64
 8011ab8:	af00      	add	r7, sp, #0
 8011aba:	60f8      	str	r0, [r7, #12]
 8011abc:	60b9      	str	r1, [r7, #8]
 8011abe:	ed87 0a01 	vstr	s0, [r7, #4]
 8011ac2:	edc7 0a00 	vstr	s1, [r7]
    // 先对信号进行clarke变换
    pll_Clarke(signal_I->basic);
 8011ac6:	68fb      	ldr	r3, [r7, #12]
 8011ac8:	681b      	ldr	r3, [r3, #0]
 8011aca:	4618      	mov	r0, r3
 8011acc:	f000 f930 	bl	8011d30 <pll_Clarke>
    // 在电压的系上得出电流的dq值
    float sinTheta = arm_sin_f32(signal_V->theta);
 8011ad0:	68bb      	ldr	r3, [r7, #8]
 8011ad2:	edd3 7a01 	vldr	s15, [r3, #4]
 8011ad6:	eeb0 0a67 	vmov.f32	s0, s15
 8011ada:	f000 fbb7 	bl	801224c <arm_sin_f32>
 8011ade:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
    float cosTheta = arm_cos_f32(signal_V->theta);
 8011ae2:	68bb      	ldr	r3, [r7, #8]
 8011ae4:	edd3 7a01 	vldr	s15, [r3, #4]
 8011ae8:	eeb0 0a67 	vmov.f32	s0, s15
 8011aec:	f000 fbf4 	bl	80122d8 <arm_cos_f32>
 8011af0:	ed87 0a16 	vstr	s0, [r7, #88]	@ 0x58

    arm_park_f32(signal_I->basic->clarke_alpha, signal_I->basic->clarke_beta, &signal_I->basic->park_d, &signal_I->basic->park_q, sinTheta, cosTheta);
 8011af4:	68fb      	ldr	r3, [r7, #12]
 8011af6:	681b      	ldr	r3, [r3, #0]
 8011af8:	6998      	ldr	r0, [r3, #24]
 8011afa:	68fb      	ldr	r3, [r7, #12]
 8011afc:	681b      	ldr	r3, [r3, #0]
 8011afe:	69d9      	ldr	r1, [r3, #28]
 8011b00:	68fb      	ldr	r3, [r7, #12]
 8011b02:	681b      	ldr	r3, [r3, #0]
 8011b04:	f103 0220 	add.w	r2, r3, #32
 8011b08:	68fb      	ldr	r3, [r7, #12]
 8011b0a:	681b      	ldr	r3, [r3, #0]
 8011b0c:	3324      	adds	r3, #36	@ 0x24
 8011b0e:	6438      	str	r0, [r7, #64]	@ 0x40
 8011b10:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8011b12:	63ba      	str	r2, [r7, #56]	@ 0x38
 8011b14:	637b      	str	r3, [r7, #52]	@ 0x34
 8011b16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011b18:	633b      	str	r3, [r7, #48]	@ 0x30
 8011b1a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011b1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *pId = Ialpha * cosVal + Ibeta * sinVal;
 8011b1e:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8011b22:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8011b26:	ee27 7a27 	vmul.f32	s14, s14, s15
 8011b2a:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8011b2e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8011b32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8011b36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011b3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b3c:	edc3 7a00 	vstr	s15, [r3]
    *pIq = -Ialpha * sinVal + Ibeta * cosVal;
 8011b40:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8011b44:	eeb1 7a67 	vneg.f32	s14, s15
 8011b48:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8011b4c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8011b50:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8011b54:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8011b58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8011b5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011b60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b62:	edc3 7a00 	vstr	s15, [r3]
  }
 8011b66:	bf00      	nop
    // PI控制
    float PFTheta = asinf(PF);
 8011b68:	ed97 0a00 	vldr	s0, [r7]
 8011b6c:	f003 f9fc 	bl	8014f68 <asinf>
 8011b70:	ed87 0a15 	vstr	s0, [r7, #84]	@ 0x54

    float Ivalue = Iset * 1.414f / Ibase;
 8011b74:	edd7 7a01 	vldr	s15, [r7, #4]
 8011b78:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 8011d20 <pll_Control_I+0x26c>
 8011b7c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8011b80:	eddf 6a68 	vldr	s13, [pc, #416]	@ 8011d24 <pll_Control_I+0x270>
 8011b84:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8011b88:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    pid(signal_I->pid_d, Ivalue * arm_sin_f32(PFTheta), signal_I->basic->park_d); // 电流大小
 8011b8c:	68fb      	ldr	r3, [r7, #12]
 8011b8e:	6a1c      	ldr	r4, [r3, #32]
 8011b90:	ed97 0a15 	vldr	s0, [r7, #84]	@ 0x54
 8011b94:	f000 fb5a 	bl	801224c <arm_sin_f32>
 8011b98:	eeb0 7a40 	vmov.f32	s14, s0
 8011b9c:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8011ba0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011ba4:	68fb      	ldr	r3, [r7, #12]
 8011ba6:	681b      	ldr	r3, [r3, #0]
 8011ba8:	ed93 7a08 	vldr	s14, [r3, #32]
 8011bac:	eef0 0a47 	vmov.f32	s1, s14
 8011bb0:	eeb0 0a67 	vmov.f32	s0, s15
 8011bb4:	4620      	mov	r0, r4
 8011bb6:	f7ff fb1e 	bl	80111f6 <pid>

    float Iphase = Ivalue * arm_cos_f32(PFTheta) * (signal_I->CorL ? 1 : -1);
 8011bba:	ed97 0a15 	vldr	s0, [r7, #84]	@ 0x54
 8011bbe:	f000 fb8b 	bl	80122d8 <arm_cos_f32>
 8011bc2:	eeb0 7a40 	vmov.f32	s14, s0
 8011bc6:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8011bca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011bce:	68fb      	ldr	r3, [r7, #12]
 8011bd0:	7e1b      	ldrb	r3, [r3, #24]
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	d002      	beq.n	8011bdc <pll_Control_I+0x128>
 8011bd6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011bda:	e001      	b.n	8011be0 <pll_Control_I+0x12c>
 8011bdc:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8011be0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011be4:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    pid(signal_I->pid_q, Iphase, signal_I->basic->park_q); // 电流相位
 8011be8:	68fb      	ldr	r3, [r7, #12]
 8011bea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011bec:	68fb      	ldr	r3, [r7, #12]
 8011bee:	681b      	ldr	r3, [r3, #0]
 8011bf0:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8011bf4:	eef0 0a67 	vmov.f32	s1, s15
 8011bf8:	ed97 0a13 	vldr	s0, [r7, #76]	@ 0x4c
 8011bfc:	4610      	mov	r0, r2
 8011bfe:	f7ff fafa 	bl	80111f6 <pid>
    // 解耦调制
    float Uabd = signal_V->basic->park_d - signal_I->pid_d->out + signal_I->basic->park_q * signal_I->basic->omiga0 * signal_I->L;
 8011c02:	68bb      	ldr	r3, [r7, #8]
 8011c04:	681b      	ldr	r3, [r3, #0]
 8011c06:	ed93 7a08 	vldr	s14, [r3, #32]
 8011c0a:	68fb      	ldr	r3, [r7, #12]
 8011c0c:	6a1b      	ldr	r3, [r3, #32]
 8011c0e:	edd3 7a06 	vldr	s15, [r3, #24]
 8011c12:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011c16:	68fb      	ldr	r3, [r7, #12]
 8011c18:	681b      	ldr	r3, [r3, #0]
 8011c1a:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8011c1e:	68fb      	ldr	r3, [r7, #12]
 8011c20:	681b      	ldr	r3, [r3, #0]
 8011c22:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8011c26:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8011c2a:	68fb      	ldr	r3, [r7, #12]
 8011c2c:	edd3 7a07 	vldr	s15, [r3, #28]
 8011c30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8011c34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011c38:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    float Uabq = signal_V->basic->park_q - signal_I->pid_q->out - signal_I->basic->park_d * signal_I->basic->omiga0 * signal_I->L;
 8011c3c:	68bb      	ldr	r3, [r7, #8]
 8011c3e:	681b      	ldr	r3, [r3, #0]
 8011c40:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8011c44:	68fb      	ldr	r3, [r7, #12]
 8011c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011c48:	edd3 7a06 	vldr	s15, [r3, #24]
 8011c4c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011c50:	68fb      	ldr	r3, [r7, #12]
 8011c52:	681b      	ldr	r3, [r3, #0]
 8011c54:	edd3 6a08 	vldr	s13, [r3, #32]
 8011c58:	68fb      	ldr	r3, [r7, #12]
 8011c5a:	681b      	ldr	r3, [r3, #0]
 8011c5c:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8011c60:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8011c64:	68fb      	ldr	r3, [r7, #12]
 8011c66:	edd3 7a07 	vldr	s15, [r3, #28]
 8011c6a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8011c6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011c72:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    // 限幅
    Uabd = fmaxf(-0.95f, fminf(0.95f, Uabd));
 8011c76:	eddf 0a2c 	vldr	s1, [pc, #176]	@ 8011d28 <pll_Control_I+0x274>
 8011c7a:	ed97 0a12 	vldr	s0, [r7, #72]	@ 0x48
 8011c7e:	f003 f9e8 	bl	8015052 <fminf>
 8011c82:	eef0 7a40 	vmov.f32	s15, s0
 8011c86:	eddf 0a29 	vldr	s1, [pc, #164]	@ 8011d2c <pll_Control_I+0x278>
 8011c8a:	eeb0 0a67 	vmov.f32	s0, s15
 8011c8e:	f003 f9c3 	bl	8015018 <fmaxf>
 8011c92:	ed87 0a12 	vstr	s0, [r7, #72]	@ 0x48
    Uabq = fmaxf(-0.95f, fminf(0.95f, Uabq));
 8011c96:	eddf 0a24 	vldr	s1, [pc, #144]	@ 8011d28 <pll_Control_I+0x274>
 8011c9a:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 8011c9e:	f003 f9d8 	bl	8015052 <fminf>
 8011ca2:	eef0 7a40 	vmov.f32	s15, s0
 8011ca6:	eddf 0a21 	vldr	s1, [pc, #132]	@ 8011d2c <pll_Control_I+0x278>
 8011caa:	eeb0 0a67 	vmov.f32	s0, s15
 8011cae:	f003 f9b3 	bl	8015018 <fmaxf>
 8011cb2:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
    // park逆变换
    arm_inv_park_f32(Uabd, Uabq, &signal_I->park_inv_alpha, &signal_I->park_inv_beta, sinTheta, cosTheta);
 8011cb6:	68fb      	ldr	r3, [r7, #12]
 8011cb8:	1d1a      	adds	r2, r3, #4
 8011cba:	68fb      	ldr	r3, [r7, #12]
 8011cbc:	3308      	adds	r3, #8
 8011cbe:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8011cc0:	62b9      	str	r1, [r7, #40]	@ 0x28
 8011cc2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011cc4:	6279      	str	r1, [r7, #36]	@ 0x24
 8011cc6:	623a      	str	r2, [r7, #32]
 8011cc8:	61fb      	str	r3, [r7, #28]
 8011cca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011ccc:	61bb      	str	r3, [r7, #24]
 8011cce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011cd0:	617b      	str	r3, [r7, #20]
  float32_t * pIbeta,
  float32_t sinVal,
  float32_t cosVal)
  {
    /* Calculate pIalpha using the equation, pIalpha = Id * cosVal - Iq * sinVal */
    *pIalpha = Id * cosVal - Iq * sinVal;
 8011cd2:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8011cd6:	edd7 7a05 	vldr	s15, [r7, #20]
 8011cda:	ee27 7a27 	vmul.f32	s14, s14, s15
 8011cde:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8011ce2:	edd7 7a06 	vldr	s15, [r7, #24]
 8011ce6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8011cea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011cee:	6a3b      	ldr	r3, [r7, #32]
 8011cf0:	edc3 7a00 	vstr	s15, [r3]

    /* Calculate pIbeta using the equation, pIbeta = Id * sinVal + Iq * cosVal */
    *pIbeta = Id * sinVal + Iq * cosVal;
 8011cf4:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8011cf8:	edd7 7a06 	vldr	s15, [r7, #24]
 8011cfc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8011d00:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8011d04:	edd7 7a05 	vldr	s15, [r7, #20]
 8011d08:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8011d0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011d10:	69fb      	ldr	r3, [r7, #28]
 8011d12:	edc3 7a00 	vstr	s15, [r3]
  }
 8011d16:	bf00      	nop
}
 8011d18:	bf00      	nop
 8011d1a:	3764      	adds	r7, #100	@ 0x64
 8011d1c:	46bd      	mov	sp, r7
 8011d1e:	bd90      	pop	{r4, r7, pc}
 8011d20:	3fb4fdf4 	.word	0x3fb4fdf4
 8011d24:	4107be77 	.word	0x4107be77
 8011d28:	3f733333 	.word	0x3f733333
 8011d2c:	bf733333 	.word	0xbf733333

08011d30 <pll_Clarke>:
/**
 * @brief clarke变换
 * @param basic 信号基本变量指针
 */
static void pll_Clarke(pll_Signal_Basic *basic)
{
 8011d30:	b480      	push	{r7}
 8011d32:	b083      	sub	sp, #12
 8011d34:	af00      	add	r7, sp, #0
 8011d36:	6078      	str	r0, [r7, #4]
    basic->clarke_alpha = (2.f * basic->input_a - basic->input_b - basic->input_c) / 3.f;
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	edd3 7a00 	vldr	s15, [r3]
 8011d3e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	edd3 7a01 	vldr	s15, [r3, #4]
 8011d48:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011d4c:	687b      	ldr	r3, [r7, #4]
 8011d4e:	edd3 7a02 	vldr	s15, [r3, #8]
 8011d52:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011d56:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8011d5a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	edc3 7a06 	vstr	s15, [r3, #24]
    basic->clarke_beta = 0.57735026f * (basic->input_b - basic->input_c);
 8011d64:	687b      	ldr	r3, [r7, #4]
 8011d66:	ed93 7a01 	vldr	s14, [r3, #4]
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	edd3 7a02 	vldr	s15, [r3, #8]
 8011d70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011d74:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8011d90 <pll_Clarke+0x60>
 8011d78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011d7c:	687b      	ldr	r3, [r7, #4]
 8011d7e:	edc3 7a07 	vstr	s15, [r3, #28]
}
 8011d82:	bf00      	nop
 8011d84:	370c      	adds	r7, #12
 8011d86:	46bd      	mov	sp, r7
 8011d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d8c:	4770      	bx	lr
 8011d8e:	bf00      	nop
 8011d90:	3f13cd3a 	.word	0x3f13cd3a

08011d94 <HAL_GPIO_EXTI_Callback>:

/**
 * @brief  GPIO触发中断
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8011d94:	b580      	push	{r7, lr}
 8011d96:	b084      	sub	sp, #16
 8011d98:	af00      	add	r7, sp, #0
 8011d9a:	4603      	mov	r3, r0
 8011d9c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == AD7606_BUSY_Pin)
 8011d9e:	88fb      	ldrh	r3, [r7, #6]
 8011da0:	2b40      	cmp	r3, #64	@ 0x40
 8011da2:	d142      	bne.n	8011e2a <HAL_GPIO_EXTI_Callback+0x96>
    {
        getVoltageCurrent();     // 获取电压电流
 8011da4:	f000 f962 	bl	801206c <getVoltageCurrent>
        calcEffectiveValue();    // 计算有效值
 8011da8:	f000 f854 	bl	8011e54 <calcEffectiveValue>
        normalize();             // 标幺化
 8011dac:	f000 f8fa 	bl	8011fa4 <normalize>
        pll_Control_V(signal_V); // 锁相控制
 8011db0:	4b20      	ldr	r3, [pc, #128]	@ (8011e34 <HAL_GPIO_EXTI_Callback+0xa0>)
 8011db2:	681b      	ldr	r3, [r3, #0]
 8011db4:	4618      	mov	r0, r3
 8011db6:	f7ff fddb 	bl	8011970 <pll_Control_V>

#if RectifierOrInverter
        // 电流内环控制
        if (runState == RUN)
 8011dba:	4b1f      	ldr	r3, [pc, #124]	@ (8011e38 <HAL_GPIO_EXTI_Callback+0xa4>)
 8011dbc:	781b      	ldrb	r3, [r3, #0]
 8011dbe:	b2db      	uxtb	r3, r3
 8011dc0:	2b01      	cmp	r3, #1
 8011dc2:	d10b      	bne.n	8011ddc <HAL_GPIO_EXTI_Callback+0x48>
            pll_Control_I(signal_I, signal_V, 1.f, 1.f);
 8011dc4:	4b1d      	ldr	r3, [pc, #116]	@ (8011e3c <HAL_GPIO_EXTI_Callback+0xa8>)
 8011dc6:	681b      	ldr	r3, [r3, #0]
 8011dc8:	4a1a      	ldr	r2, [pc, #104]	@ (8011e34 <HAL_GPIO_EXTI_Callback+0xa0>)
 8011dca:	6812      	ldr	r2, [r2, #0]
 8011dcc:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8011dd0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8011dd4:	4611      	mov	r1, r2
 8011dd6:	4618      	mov	r0, r3
 8011dd8:	f7ff fe6c 	bl	8011ab4 <pll_Control_I>
#endif

        svpwm_Control(signal_I); // svpwm调制
 8011ddc:	4b17      	ldr	r3, [pc, #92]	@ (8011e3c <HAL_GPIO_EXTI_Callback+0xa8>)
 8011dde:	681b      	ldr	r3, [r3, #0]
 8011de0:	4618      	mov	r0, r3
 8011de2:	f7ff fa7d 	bl	80112e0 <svpwm_Control>

        // DAC输出
        uint32_t dacValue = (uint32_t)((__HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_1) - 3000.f) / 3000.f * 2000.f + 2048.f);
 8011de6:	4b16      	ldr	r3, [pc, #88]	@ (8011e40 <HAL_GPIO_EXTI_Callback+0xac>)
 8011de8:	681b      	ldr	r3, [r3, #0]
 8011dea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011dec:	ee07 3a90 	vmov	s15, r3
 8011df0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011df4:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8011e44 <HAL_GPIO_EXTI_Callback+0xb0>
 8011df8:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8011dfc:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8011e44 <HAL_GPIO_EXTI_Callback+0xb0>
 8011e00:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8011e04:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8011e48 <HAL_GPIO_EXTI_Callback+0xb4>
 8011e08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011e0c:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8011e4c <HAL_GPIO_EXTI_Callback+0xb8>
 8011e10:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011e14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011e18:	ee17 3a90 	vmov	r3, s15
 8011e1c:	60fb      	str	r3, [r7, #12]
        HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dacValue);
 8011e1e:	68fb      	ldr	r3, [r7, #12]
 8011e20:	2200      	movs	r2, #0
 8011e22:	2100      	movs	r1, #0
 8011e24:	480a      	ldr	r0, [pc, #40]	@ (8011e50 <HAL_GPIO_EXTI_Callback+0xbc>)
 8011e26:	f7f0 fb84 	bl	8002532 <HAL_DAC_SetValue>
    }
}
 8011e2a:	bf00      	nop
 8011e2c:	3710      	adds	r7, #16
 8011e2e:	46bd      	mov	sp, r7
 8011e30:	bd80      	pop	{r7, pc}
 8011e32:	bf00      	nop
 8011e34:	24009510 	.word	0x24009510
 8011e38:	24009518 	.word	0x24009518
 8011e3c:	24009514 	.word	0x24009514
 8011e40:	24000534 	.word	0x24000534
 8011e44:	453b8000 	.word	0x453b8000
 8011e48:	44fa0000 	.word	0x44fa0000
 8011e4c:	45000000 	.word	0x45000000
 8011e50:	24000310 	.word	0x24000310

08011e54 <calcEffectiveValue>:

/**
 * @brief  计算电压电流有效值
 */
static void calcEffectiveValue(void)
{
 8011e54:	b580      	push	{r7, lr}
 8011e56:	af00      	add	r7, sp, #0
    static float V_rms_c[400] = {0};
    static float I_rms_a[400] = {0};
    static float I_rms_b[400] = {0};
    static float I_rms_c[400] = {0};

    V_rms_a[cnt] = signal_V->basic->input_a;
 8011e58:	4b49      	ldr	r3, [pc, #292]	@ (8011f80 <calcEffectiveValue+0x12c>)
 8011e5a:	681b      	ldr	r3, [r3, #0]
 8011e5c:	681b      	ldr	r3, [r3, #0]
 8011e5e:	4a49      	ldr	r2, [pc, #292]	@ (8011f84 <calcEffectiveValue+0x130>)
 8011e60:	8812      	ldrh	r2, [r2, #0]
 8011e62:	b292      	uxth	r2, r2
 8011e64:	4610      	mov	r0, r2
 8011e66:	681a      	ldr	r2, [r3, #0]
 8011e68:	4947      	ldr	r1, [pc, #284]	@ (8011f88 <calcEffectiveValue+0x134>)
 8011e6a:	0083      	lsls	r3, r0, #2
 8011e6c:	440b      	add	r3, r1
 8011e6e:	601a      	str	r2, [r3, #0]
    V_rms_b[cnt] = signal_V->basic->input_b;
 8011e70:	4b43      	ldr	r3, [pc, #268]	@ (8011f80 <calcEffectiveValue+0x12c>)
 8011e72:	681b      	ldr	r3, [r3, #0]
 8011e74:	681b      	ldr	r3, [r3, #0]
 8011e76:	4a43      	ldr	r2, [pc, #268]	@ (8011f84 <calcEffectiveValue+0x130>)
 8011e78:	8812      	ldrh	r2, [r2, #0]
 8011e7a:	b292      	uxth	r2, r2
 8011e7c:	4610      	mov	r0, r2
 8011e7e:	685a      	ldr	r2, [r3, #4]
 8011e80:	4942      	ldr	r1, [pc, #264]	@ (8011f8c <calcEffectiveValue+0x138>)
 8011e82:	0083      	lsls	r3, r0, #2
 8011e84:	440b      	add	r3, r1
 8011e86:	601a      	str	r2, [r3, #0]
    V_rms_c[cnt] = signal_V->basic->input_c;
 8011e88:	4b3d      	ldr	r3, [pc, #244]	@ (8011f80 <calcEffectiveValue+0x12c>)
 8011e8a:	681b      	ldr	r3, [r3, #0]
 8011e8c:	681b      	ldr	r3, [r3, #0]
 8011e8e:	4a3d      	ldr	r2, [pc, #244]	@ (8011f84 <calcEffectiveValue+0x130>)
 8011e90:	8812      	ldrh	r2, [r2, #0]
 8011e92:	b292      	uxth	r2, r2
 8011e94:	4610      	mov	r0, r2
 8011e96:	689a      	ldr	r2, [r3, #8]
 8011e98:	493d      	ldr	r1, [pc, #244]	@ (8011f90 <calcEffectiveValue+0x13c>)
 8011e9a:	0083      	lsls	r3, r0, #2
 8011e9c:	440b      	add	r3, r1
 8011e9e:	601a      	str	r2, [r3, #0]
    I_rms_a[cnt] = signal_I->basic->input_a;
 8011ea0:	4b3c      	ldr	r3, [pc, #240]	@ (8011f94 <calcEffectiveValue+0x140>)
 8011ea2:	681b      	ldr	r3, [r3, #0]
 8011ea4:	681b      	ldr	r3, [r3, #0]
 8011ea6:	4a37      	ldr	r2, [pc, #220]	@ (8011f84 <calcEffectiveValue+0x130>)
 8011ea8:	8812      	ldrh	r2, [r2, #0]
 8011eaa:	b292      	uxth	r2, r2
 8011eac:	4610      	mov	r0, r2
 8011eae:	681a      	ldr	r2, [r3, #0]
 8011eb0:	4939      	ldr	r1, [pc, #228]	@ (8011f98 <calcEffectiveValue+0x144>)
 8011eb2:	0083      	lsls	r3, r0, #2
 8011eb4:	440b      	add	r3, r1
 8011eb6:	601a      	str	r2, [r3, #0]
    I_rms_b[cnt] = signal_I->basic->input_b;
 8011eb8:	4b36      	ldr	r3, [pc, #216]	@ (8011f94 <calcEffectiveValue+0x140>)
 8011eba:	681b      	ldr	r3, [r3, #0]
 8011ebc:	681b      	ldr	r3, [r3, #0]
 8011ebe:	4a31      	ldr	r2, [pc, #196]	@ (8011f84 <calcEffectiveValue+0x130>)
 8011ec0:	8812      	ldrh	r2, [r2, #0]
 8011ec2:	b292      	uxth	r2, r2
 8011ec4:	4610      	mov	r0, r2
 8011ec6:	685a      	ldr	r2, [r3, #4]
 8011ec8:	4934      	ldr	r1, [pc, #208]	@ (8011f9c <calcEffectiveValue+0x148>)
 8011eca:	0083      	lsls	r3, r0, #2
 8011ecc:	440b      	add	r3, r1
 8011ece:	601a      	str	r2, [r3, #0]
    I_rms_c[cnt] = signal_I->basic->input_c;
 8011ed0:	4b30      	ldr	r3, [pc, #192]	@ (8011f94 <calcEffectiveValue+0x140>)
 8011ed2:	681b      	ldr	r3, [r3, #0]
 8011ed4:	681b      	ldr	r3, [r3, #0]
 8011ed6:	4a2b      	ldr	r2, [pc, #172]	@ (8011f84 <calcEffectiveValue+0x130>)
 8011ed8:	8812      	ldrh	r2, [r2, #0]
 8011eda:	b292      	uxth	r2, r2
 8011edc:	4610      	mov	r0, r2
 8011ede:	689a      	ldr	r2, [r3, #8]
 8011ee0:	492f      	ldr	r1, [pc, #188]	@ (8011fa0 <calcEffectiveValue+0x14c>)
 8011ee2:	0083      	lsls	r3, r0, #2
 8011ee4:	440b      	add	r3, r1
 8011ee6:	601a      	str	r2, [r3, #0]

    if (++cnt == 400)
 8011ee8:	4b26      	ldr	r3, [pc, #152]	@ (8011f84 <calcEffectiveValue+0x130>)
 8011eea:	881b      	ldrh	r3, [r3, #0]
 8011eec:	b29b      	uxth	r3, r3
 8011eee:	3301      	adds	r3, #1
 8011ef0:	b29b      	uxth	r3, r3
 8011ef2:	4a24      	ldr	r2, [pc, #144]	@ (8011f84 <calcEffectiveValue+0x130>)
 8011ef4:	4619      	mov	r1, r3
 8011ef6:	8011      	strh	r1, [r2, #0]
 8011ef8:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8011efc:	d13e      	bne.n	8011f7c <calcEffectiveValue+0x128>
    {
        cnt = 0;
 8011efe:	4b21      	ldr	r3, [pc, #132]	@ (8011f84 <calcEffectiveValue+0x130>)
 8011f00:	2200      	movs	r2, #0
 8011f02:	801a      	strh	r2, [r3, #0]
        arm_rms_f32(V_rms_a, 400, &signal_V->basic->rms_a);
 8011f04:	4b1e      	ldr	r3, [pc, #120]	@ (8011f80 <calcEffectiveValue+0x12c>)
 8011f06:	681b      	ldr	r3, [r3, #0]
 8011f08:	681b      	ldr	r3, [r3, #0]
 8011f0a:	330c      	adds	r3, #12
 8011f0c:	461a      	mov	r2, r3
 8011f0e:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8011f12:	481d      	ldr	r0, [pc, #116]	@ (8011f88 <calcEffectiveValue+0x134>)
 8011f14:	f000 f932 	bl	801217c <arm_rms_f32>
        arm_rms_f32(V_rms_b, 400, &signal_V->basic->rms_b);
 8011f18:	4b19      	ldr	r3, [pc, #100]	@ (8011f80 <calcEffectiveValue+0x12c>)
 8011f1a:	681b      	ldr	r3, [r3, #0]
 8011f1c:	681b      	ldr	r3, [r3, #0]
 8011f1e:	3310      	adds	r3, #16
 8011f20:	461a      	mov	r2, r3
 8011f22:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8011f26:	4819      	ldr	r0, [pc, #100]	@ (8011f8c <calcEffectiveValue+0x138>)
 8011f28:	f000 f928 	bl	801217c <arm_rms_f32>
        arm_rms_f32(V_rms_c, 400, &signal_V->basic->rms_c);
 8011f2c:	4b14      	ldr	r3, [pc, #80]	@ (8011f80 <calcEffectiveValue+0x12c>)
 8011f2e:	681b      	ldr	r3, [r3, #0]
 8011f30:	681b      	ldr	r3, [r3, #0]
 8011f32:	3314      	adds	r3, #20
 8011f34:	461a      	mov	r2, r3
 8011f36:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8011f3a:	4815      	ldr	r0, [pc, #84]	@ (8011f90 <calcEffectiveValue+0x13c>)
 8011f3c:	f000 f91e 	bl	801217c <arm_rms_f32>
        arm_rms_f32(I_rms_a, 400, &signal_I->basic->rms_a);
 8011f40:	4b14      	ldr	r3, [pc, #80]	@ (8011f94 <calcEffectiveValue+0x140>)
 8011f42:	681b      	ldr	r3, [r3, #0]
 8011f44:	681b      	ldr	r3, [r3, #0]
 8011f46:	330c      	adds	r3, #12
 8011f48:	461a      	mov	r2, r3
 8011f4a:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8011f4e:	4812      	ldr	r0, [pc, #72]	@ (8011f98 <calcEffectiveValue+0x144>)
 8011f50:	f000 f914 	bl	801217c <arm_rms_f32>
        arm_rms_f32(I_rms_b, 400, &signal_I->basic->rms_b);
 8011f54:	4b0f      	ldr	r3, [pc, #60]	@ (8011f94 <calcEffectiveValue+0x140>)
 8011f56:	681b      	ldr	r3, [r3, #0]
 8011f58:	681b      	ldr	r3, [r3, #0]
 8011f5a:	3310      	adds	r3, #16
 8011f5c:	461a      	mov	r2, r3
 8011f5e:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8011f62:	480e      	ldr	r0, [pc, #56]	@ (8011f9c <calcEffectiveValue+0x148>)
 8011f64:	f000 f90a 	bl	801217c <arm_rms_f32>
        arm_rms_f32(I_rms_c, 400, &signal_I->basic->rms_c);
 8011f68:	4b0a      	ldr	r3, [pc, #40]	@ (8011f94 <calcEffectiveValue+0x140>)
 8011f6a:	681b      	ldr	r3, [r3, #0]
 8011f6c:	681b      	ldr	r3, [r3, #0]
 8011f6e:	3314      	adds	r3, #20
 8011f70:	461a      	mov	r2, r3
 8011f72:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8011f76:	480a      	ldr	r0, [pc, #40]	@ (8011fa0 <calcEffectiveValue+0x14c>)
 8011f78:	f000 f900 	bl	801217c <arm_rms_f32>
    }
}
 8011f7c:	bf00      	nop
 8011f7e:	bd80      	pop	{r7, pc}
 8011f80:	24009510 	.word	0x24009510
 8011f84:	24006f84 	.word	0x24006f84
 8011f88:	24006f88 	.word	0x24006f88
 8011f8c:	240075c8 	.word	0x240075c8
 8011f90:	24007c08 	.word	0x24007c08
 8011f94:	24009514 	.word	0x24009514
 8011f98:	24008248 	.word	0x24008248
 8011f9c:	24008888 	.word	0x24008888
 8011fa0:	24008ec8 	.word	0x24008ec8

08011fa4 <normalize>:

/**
 * @brief  标幺化
 */
static void normalize(void)
{
 8011fa4:	b480      	push	{r7}
 8011fa6:	af00      	add	r7, sp, #0
    signal_V->basic->input_a /= Ubase;
 8011fa8:	4b2c      	ldr	r3, [pc, #176]	@ (801205c <normalize+0xb8>)
 8011faa:	681b      	ldr	r3, [r3, #0]
 8011fac:	681b      	ldr	r3, [r3, #0]
 8011fae:	ed93 7a00 	vldr	s14, [r3]
 8011fb2:	4b2a      	ldr	r3, [pc, #168]	@ (801205c <normalize+0xb8>)
 8011fb4:	681b      	ldr	r3, [r3, #0]
 8011fb6:	681b      	ldr	r3, [r3, #0]
 8011fb8:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8012060 <normalize+0xbc>
 8011fbc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8011fc0:	edc3 7a00 	vstr	s15, [r3]
    signal_V->basic->input_b /= Ubase;
 8011fc4:	4b25      	ldr	r3, [pc, #148]	@ (801205c <normalize+0xb8>)
 8011fc6:	681b      	ldr	r3, [r3, #0]
 8011fc8:	681b      	ldr	r3, [r3, #0]
 8011fca:	ed93 7a01 	vldr	s14, [r3, #4]
 8011fce:	4b23      	ldr	r3, [pc, #140]	@ (801205c <normalize+0xb8>)
 8011fd0:	681b      	ldr	r3, [r3, #0]
 8011fd2:	681b      	ldr	r3, [r3, #0]
 8011fd4:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8012060 <normalize+0xbc>
 8011fd8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8011fdc:	edc3 7a01 	vstr	s15, [r3, #4]
    signal_V->basic->input_c /= Ubase;
 8011fe0:	4b1e      	ldr	r3, [pc, #120]	@ (801205c <normalize+0xb8>)
 8011fe2:	681b      	ldr	r3, [r3, #0]
 8011fe4:	681b      	ldr	r3, [r3, #0]
 8011fe6:	ed93 7a02 	vldr	s14, [r3, #8]
 8011fea:	4b1c      	ldr	r3, [pc, #112]	@ (801205c <normalize+0xb8>)
 8011fec:	681b      	ldr	r3, [r3, #0]
 8011fee:	681b      	ldr	r3, [r3, #0]
 8011ff0:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 8012060 <normalize+0xbc>
 8011ff4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8011ff8:	edc3 7a02 	vstr	s15, [r3, #8]
    signal_I->basic->input_a /= Ibase;
 8011ffc:	4b19      	ldr	r3, [pc, #100]	@ (8012064 <normalize+0xc0>)
 8011ffe:	681b      	ldr	r3, [r3, #0]
 8012000:	681b      	ldr	r3, [r3, #0]
 8012002:	ed93 7a00 	vldr	s14, [r3]
 8012006:	4b17      	ldr	r3, [pc, #92]	@ (8012064 <normalize+0xc0>)
 8012008:	681b      	ldr	r3, [r3, #0]
 801200a:	681b      	ldr	r3, [r3, #0]
 801200c:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8012068 <normalize+0xc4>
 8012010:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8012014:	edc3 7a00 	vstr	s15, [r3]
    signal_I->basic->input_b /= Ibase;
 8012018:	4b12      	ldr	r3, [pc, #72]	@ (8012064 <normalize+0xc0>)
 801201a:	681b      	ldr	r3, [r3, #0]
 801201c:	681b      	ldr	r3, [r3, #0]
 801201e:	ed93 7a01 	vldr	s14, [r3, #4]
 8012022:	4b10      	ldr	r3, [pc, #64]	@ (8012064 <normalize+0xc0>)
 8012024:	681b      	ldr	r3, [r3, #0]
 8012026:	681b      	ldr	r3, [r3, #0]
 8012028:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8012068 <normalize+0xc4>
 801202c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8012030:	edc3 7a01 	vstr	s15, [r3, #4]
    signal_I->basic->input_c /= Ibase;
 8012034:	4b0b      	ldr	r3, [pc, #44]	@ (8012064 <normalize+0xc0>)
 8012036:	681b      	ldr	r3, [r3, #0]
 8012038:	681b      	ldr	r3, [r3, #0]
 801203a:	ed93 7a02 	vldr	s14, [r3, #8]
 801203e:	4b09      	ldr	r3, [pc, #36]	@ (8012064 <normalize+0xc0>)
 8012040:	681b      	ldr	r3, [r3, #0]
 8012042:	681b      	ldr	r3, [r3, #0]
 8012044:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8012068 <normalize+0xc4>
 8012048:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801204c:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8012050:	bf00      	nop
 8012052:	46bd      	mov	sp, r7
 8012054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012058:	4770      	bx	lr
 801205a:	bf00      	nop
 801205c:	24009510 	.word	0x24009510
 8012060:	41a9ae15 	.word	0x41a9ae15
 8012064:	24009514 	.word	0x24009514
 8012068:	4107be77 	.word	0x4107be77

0801206c <getVoltageCurrent>:

/**
 * @brief  获取相电压和电流
 */
static void getVoltageCurrent(void)
{
 801206c:	b580      	push	{r7, lr}
 801206e:	b08c      	sub	sp, #48	@ 0x30
 8012070:	af00      	add	r7, sp, #0
    // 读取AD7606数据
    float adcValue[8] = {0};
 8012072:	1d3b      	adds	r3, r7, #4
 8012074:	2220      	movs	r2, #32
 8012076:	2100      	movs	r1, #0
 8012078:	4618      	mov	r0, r3
 801207a:	f000 ff8a 	bl	8012f92 <memset>
    ad7606_GetValue(&hspi2, 7, adcValue);
 801207e:	1d3b      	adds	r3, r7, #4
 8012080:	461a      	mov	r2, r3
 8012082:	2107      	movs	r1, #7
 8012084:	4836      	ldr	r0, [pc, #216]	@ (8012160 <getVoltageCurrent+0xf4>)
 8012086:	f7fe fc5d 	bl	8010944 <ad7606_GetValue>

    // 处理电流数据
    signal_I->basic->input_a = adcValue[1] * 2.2258065f;
 801208a:	edd7 7a02 	vldr	s15, [r7, #8]
 801208e:	4b35      	ldr	r3, [pc, #212]	@ (8012164 <getVoltageCurrent+0xf8>)
 8012090:	681b      	ldr	r3, [r3, #0]
 8012092:	681b      	ldr	r3, [r3, #0]
 8012094:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8012168 <getVoltageCurrent+0xfc>
 8012098:	ee67 7a87 	vmul.f32	s15, s15, s14
 801209c:	edc3 7a00 	vstr	s15, [r3]
    signal_I->basic->input_b = adcValue[3] * 2.2258065f;
 80120a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80120a4:	4b2f      	ldr	r3, [pc, #188]	@ (8012164 <getVoltageCurrent+0xf8>)
 80120a6:	681b      	ldr	r3, [r3, #0]
 80120a8:	681b      	ldr	r3, [r3, #0]
 80120aa:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8012168 <getVoltageCurrent+0xfc>
 80120ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80120b2:	edc3 7a01 	vstr	s15, [r3, #4]
    signal_I->basic->input_c = adcValue[5] * 2.2258065f;
 80120b6:	edd7 7a06 	vldr	s15, [r7, #24]
 80120ba:	4b2a      	ldr	r3, [pc, #168]	@ (8012164 <getVoltageCurrent+0xf8>)
 80120bc:	681b      	ldr	r3, [r3, #0]
 80120be:	681b      	ldr	r3, [r3, #0]
 80120c0:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8012168 <getVoltageCurrent+0xfc>
 80120c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80120c8:	edc3 7a02 	vstr	s15, [r3, #8]
    // signal_V->basic->input_a = -adcValue[2] * 38.160567f;
    // signal_V->basic->input_b = -adcValue[4] * 38.421915f;
    // signal_V->basic->input_c = -adcValue[6] * 38.530015f;

    // 处理电压数据，将线电压转为相电压
    float Uab = adcValue[2] * 38.160567f;
 80120cc:	edd7 7a03 	vldr	s15, [r7, #12]
 80120d0:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 801216c <getVoltageCurrent+0x100>
 80120d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80120d8:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float Ubc = adcValue[4] * 38.421915f;
 80120dc:	edd7 7a05 	vldr	s15, [r7, #20]
 80120e0:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8012170 <getVoltageCurrent+0x104>
 80120e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80120e8:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float Uca = adcValue[6] * 38.530015f;
 80120ec:	edd7 7a07 	vldr	s15, [r7, #28]
 80120f0:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8012174 <getVoltageCurrent+0x108>
 80120f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80120f8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    signal_V->basic->input_a = (Uab - Uca) / 3.f;
 80120fc:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8012100:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8012104:	ee37 7a67 	vsub.f32	s14, s14, s15
 8012108:	4b1b      	ldr	r3, [pc, #108]	@ (8012178 <getVoltageCurrent+0x10c>)
 801210a:	681b      	ldr	r3, [r3, #0]
 801210c:	681b      	ldr	r3, [r3, #0]
 801210e:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8012112:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8012116:	edc3 7a00 	vstr	s15, [r3]
    signal_V->basic->input_b = (Ubc - Uab) / 3.f;
 801211a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 801211e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8012122:	ee37 7a67 	vsub.f32	s14, s14, s15
 8012126:	4b14      	ldr	r3, [pc, #80]	@ (8012178 <getVoltageCurrent+0x10c>)
 8012128:	681b      	ldr	r3, [r3, #0]
 801212a:	681b      	ldr	r3, [r3, #0]
 801212c:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8012130:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8012134:	edc3 7a01 	vstr	s15, [r3, #4]
    signal_V->basic->input_c = (Uca - Ubc) / 3.f;
 8012138:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 801213c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8012140:	ee37 7a67 	vsub.f32	s14, s14, s15
 8012144:	4b0c      	ldr	r3, [pc, #48]	@ (8012178 <getVoltageCurrent+0x10c>)
 8012146:	681b      	ldr	r3, [r3, #0]
 8012148:	681b      	ldr	r3, [r3, #0]
 801214a:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 801214e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8012152:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8012156:	bf00      	nop
 8012158:	3730      	adds	r7, #48	@ 0x30
 801215a:	46bd      	mov	sp, r7
 801215c:	bd80      	pop	{r7, pc}
 801215e:	bf00      	nop
 8012160:	2400045c 	.word	0x2400045c
 8012164:	24009514 	.word	0x24009514
 8012168:	400e739d 	.word	0x400e739d
 801216c:	4218a46c 	.word	0x4218a46c
 8012170:	4219b00a 	.word	0x4219b00a
 8012174:	421a1ebc 	.word	0x421a1ebc
 8012178:	24009510 	.word	0x24009510

0801217c <arm_rms_f32>:
 801217c:	b530      	push	{r4, r5, lr}
 801217e:	088d      	lsrs	r5, r1, #2
 8012180:	ed2d 8b02 	vpush	{d8}
 8012184:	b083      	sub	sp, #12
 8012186:	d054      	beq.n	8012232 <arm_rms_f32+0xb6>
 8012188:	f100 0310 	add.w	r3, r0, #16
 801218c:	462c      	mov	r4, r5
 801218e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8012248 <arm_rms_f32+0xcc>
 8012192:	ed53 6a04 	vldr	s13, [r3, #-16]
 8012196:	3c01      	subs	r4, #1
 8012198:	ed13 7a03 	vldr	s14, [r3, #-12]
 801219c:	f103 0310 	add.w	r3, r3, #16
 80121a0:	ee66 6aa6 	vmul.f32	s13, s13, s13
 80121a4:	ed53 7a06 	vldr	s15, [r3, #-24]	@ 0xffffffe8
 80121a8:	ee27 7a07 	vmul.f32	s14, s14, s14
 80121ac:	ed13 6a05 	vldr	s12, [r3, #-20]	@ 0xffffffec
 80121b0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80121b4:	ee76 6aa5 	vadd.f32	s13, s13, s11
 80121b8:	ee26 6a06 	vmul.f32	s12, s12, s12
 80121bc:	ee37 7a26 	vadd.f32	s14, s14, s13
 80121c0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80121c4:	ee76 5a27 	vadd.f32	s11, s12, s15
 80121c8:	d1e3      	bne.n	8012192 <arm_rms_f32+0x16>
 80121ca:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 80121ce:	f011 0303 	ands.w	r3, r1, #3
 80121d2:	d015      	beq.n	8012200 <arm_rms_f32+0x84>
 80121d4:	edd0 7a00 	vldr	s15, [r0]
 80121d8:	3b01      	subs	r3, #1
 80121da:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80121de:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80121e2:	d00d      	beq.n	8012200 <arm_rms_f32+0x84>
 80121e4:	edd0 7a01 	vldr	s15, [r0, #4]
 80121e8:	2b01      	cmp	r3, #1
 80121ea:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80121ee:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80121f2:	d005      	beq.n	8012200 <arm_rms_f32+0x84>
 80121f4:	edd0 7a02 	vldr	s15, [r0, #8]
 80121f8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80121fc:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8012200:	ee07 1a90 	vmov	s15, r1
 8012204:	2300      	movs	r3, #0
 8012206:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801220a:	ee85 0aa7 	vdiv.f32	s0, s11, s15
 801220e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8012212:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012216:	db0f      	blt.n	8012238 <arm_rms_f32+0xbc>
 8012218:	eeb5 0a40 	vcmp.f32	s0, #0.0
 801221c:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8012220:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012224:	d40a      	bmi.n	801223c <arm_rms_f32+0xc0>
 8012226:	ed82 8a00 	vstr	s16, [r2]
 801222a:	b003      	add	sp, #12
 801222c:	ecbd 8b02 	vpop	{d8}
 8012230:	bd30      	pop	{r4, r5, pc}
 8012232:	eddf 5a05 	vldr	s11, [pc, #20]	@ 8012248 <arm_rms_f32+0xcc>
 8012236:	e7ca      	b.n	80121ce <arm_rms_f32+0x52>
 8012238:	6013      	str	r3, [r2, #0]
 801223a:	e7f6      	b.n	801222a <arm_rms_f32+0xae>
 801223c:	9201      	str	r2, [sp, #4]
 801223e:	f002 febf 	bl	8014fc0 <sqrtf>
 8012242:	9a01      	ldr	r2, [sp, #4]
 8012244:	e7ef      	b.n	8012226 <arm_rms_f32+0xaa>
 8012246:	bf00      	nop
 8012248:	00000000 	.word	0x00000000

0801224c <arm_sin_f32>:
 801224c:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 80122cc <arm_sin_f32+0x80>
 8012250:	ee20 0a27 	vmul.f32	s0, s0, s15
 8012254:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8012258:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801225c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012260:	d504      	bpl.n	801226c <arm_sin_f32+0x20>
 8012262:	ee17 3a90 	vmov	r3, s15
 8012266:	3b01      	subs	r3, #1
 8012268:	ee07 3a90 	vmov	s15, r3
 801226c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012270:	eddf 6a17 	vldr	s13, [pc, #92]	@ 80122d0 <arm_sin_f32+0x84>
 8012274:	ee70 7a67 	vsub.f32	s15, s0, s15
 8012278:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801227c:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 8012280:	ee17 3a10 	vmov	r3, s14
 8012284:	b29b      	uxth	r3, r3
 8012286:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801228a:	d21a      	bcs.n	80122c2 <arm_sin_f32+0x76>
 801228c:	ee07 3a10 	vmov	s14, r3
 8012290:	1c59      	adds	r1, r3, #1
 8012292:	eeb8 0a47 	vcvt.f32.u32	s0, s14
 8012296:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801229a:	4a0e      	ldr	r2, [pc, #56]	@ (80122d4 <arm_sin_f32+0x88>)
 801229c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80122a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80122a4:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80122a8:	ee30 0a67 	vsub.f32	s0, s0, s15
 80122ac:	edd3 6a00 	vldr	s13, [r3]
 80122b0:	ed92 7a00 	vldr	s14, [r2]
 80122b4:	ee20 0a26 	vmul.f32	s0, s0, s13
 80122b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80122bc:	ee30 0a27 	vadd.f32	s0, s0, s15
 80122c0:	4770      	bx	lr
 80122c2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80122c6:	2101      	movs	r1, #1
 80122c8:	2300      	movs	r3, #0
 80122ca:	e7e6      	b.n	801229a <arm_sin_f32+0x4e>
 80122cc:	3e22f983 	.word	0x3e22f983
 80122d0:	44000000 	.word	0x44000000
 80122d4:	08016ee8 	.word	0x08016ee8

080122d8 <arm_cos_f32>:
 80122d8:	eddf 7a21 	vldr	s15, [pc, #132]	@ 8012360 <arm_cos_f32+0x88>
 80122dc:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 80122e0:	ee20 0a27 	vmul.f32	s0, s0, s15
 80122e4:	ee30 0a07 	vadd.f32	s0, s0, s14
 80122e8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80122ec:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80122f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80122f4:	d504      	bpl.n	8012300 <arm_cos_f32+0x28>
 80122f6:	ee17 3a90 	vmov	r3, s15
 80122fa:	3b01      	subs	r3, #1
 80122fc:	ee07 3a90 	vmov	s15, r3
 8012300:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012304:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8012364 <arm_cos_f32+0x8c>
 8012308:	ee70 7a67 	vsub.f32	s15, s0, s15
 801230c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012310:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 8012314:	ee17 3a10 	vmov	r3, s14
 8012318:	b29b      	uxth	r3, r3
 801231a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801231e:	d21a      	bcs.n	8012356 <arm_cos_f32+0x7e>
 8012320:	ee07 3a10 	vmov	s14, r3
 8012324:	1c59      	adds	r1, r3, #1
 8012326:	eeb8 0a47 	vcvt.f32.u32	s0, s14
 801232a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801232e:	4a0e      	ldr	r2, [pc, #56]	@ (8012368 <arm_cos_f32+0x90>)
 8012330:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8012334:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012338:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 801233c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8012340:	edd3 6a00 	vldr	s13, [r3]
 8012344:	ed92 7a00 	vldr	s14, [r2]
 8012348:	ee20 0a26 	vmul.f32	s0, s0, s13
 801234c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012350:	ee30 0a27 	vadd.f32	s0, s0, s15
 8012354:	4770      	bx	lr
 8012356:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801235a:	2101      	movs	r1, #1
 801235c:	2300      	movs	r3, #0
 801235e:	e7e6      	b.n	801232e <arm_cos_f32+0x56>
 8012360:	3e22f983 	.word	0x3e22f983
 8012364:	44000000 	.word	0x44000000
 8012368:	08016ee8 	.word	0x08016ee8

0801236c <malloc>:
 801236c:	4b02      	ldr	r3, [pc, #8]	@ (8012378 <malloc+0xc>)
 801236e:	4601      	mov	r1, r0
 8012370:	6818      	ldr	r0, [r3, #0]
 8012372:	f000 b825 	b.w	80123c0 <_malloc_r>
 8012376:	bf00      	nop
 8012378:	24000138 	.word	0x24000138

0801237c <sbrk_aligned>:
 801237c:	b570      	push	{r4, r5, r6, lr}
 801237e:	4e0f      	ldr	r6, [pc, #60]	@ (80123bc <sbrk_aligned+0x40>)
 8012380:	460c      	mov	r4, r1
 8012382:	6831      	ldr	r1, [r6, #0]
 8012384:	4605      	mov	r5, r0
 8012386:	b911      	cbnz	r1, 801238e <sbrk_aligned+0x12>
 8012388:	f000 fe44 	bl	8013014 <_sbrk_r>
 801238c:	6030      	str	r0, [r6, #0]
 801238e:	4621      	mov	r1, r4
 8012390:	4628      	mov	r0, r5
 8012392:	f000 fe3f 	bl	8013014 <_sbrk_r>
 8012396:	1c43      	adds	r3, r0, #1
 8012398:	d103      	bne.n	80123a2 <sbrk_aligned+0x26>
 801239a:	f04f 34ff 	mov.w	r4, #4294967295
 801239e:	4620      	mov	r0, r4
 80123a0:	bd70      	pop	{r4, r5, r6, pc}
 80123a2:	1cc4      	adds	r4, r0, #3
 80123a4:	f024 0403 	bic.w	r4, r4, #3
 80123a8:	42a0      	cmp	r0, r4
 80123aa:	d0f8      	beq.n	801239e <sbrk_aligned+0x22>
 80123ac:	1a21      	subs	r1, r4, r0
 80123ae:	4628      	mov	r0, r5
 80123b0:	f000 fe30 	bl	8013014 <_sbrk_r>
 80123b4:	3001      	adds	r0, #1
 80123b6:	d1f2      	bne.n	801239e <sbrk_aligned+0x22>
 80123b8:	e7ef      	b.n	801239a <sbrk_aligned+0x1e>
 80123ba:	bf00      	nop
 80123bc:	2400951c 	.word	0x2400951c

080123c0 <_malloc_r>:
 80123c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80123c4:	1ccd      	adds	r5, r1, #3
 80123c6:	f025 0503 	bic.w	r5, r5, #3
 80123ca:	3508      	adds	r5, #8
 80123cc:	2d0c      	cmp	r5, #12
 80123ce:	bf38      	it	cc
 80123d0:	250c      	movcc	r5, #12
 80123d2:	2d00      	cmp	r5, #0
 80123d4:	4606      	mov	r6, r0
 80123d6:	db01      	blt.n	80123dc <_malloc_r+0x1c>
 80123d8:	42a9      	cmp	r1, r5
 80123da:	d904      	bls.n	80123e6 <_malloc_r+0x26>
 80123dc:	230c      	movs	r3, #12
 80123de:	6033      	str	r3, [r6, #0]
 80123e0:	2000      	movs	r0, #0
 80123e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80123e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80124bc <_malloc_r+0xfc>
 80123ea:	f000 f869 	bl	80124c0 <__malloc_lock>
 80123ee:	f8d8 3000 	ldr.w	r3, [r8]
 80123f2:	461c      	mov	r4, r3
 80123f4:	bb44      	cbnz	r4, 8012448 <_malloc_r+0x88>
 80123f6:	4629      	mov	r1, r5
 80123f8:	4630      	mov	r0, r6
 80123fa:	f7ff ffbf 	bl	801237c <sbrk_aligned>
 80123fe:	1c43      	adds	r3, r0, #1
 8012400:	4604      	mov	r4, r0
 8012402:	d158      	bne.n	80124b6 <_malloc_r+0xf6>
 8012404:	f8d8 4000 	ldr.w	r4, [r8]
 8012408:	4627      	mov	r7, r4
 801240a:	2f00      	cmp	r7, #0
 801240c:	d143      	bne.n	8012496 <_malloc_r+0xd6>
 801240e:	2c00      	cmp	r4, #0
 8012410:	d04b      	beq.n	80124aa <_malloc_r+0xea>
 8012412:	6823      	ldr	r3, [r4, #0]
 8012414:	4639      	mov	r1, r7
 8012416:	4630      	mov	r0, r6
 8012418:	eb04 0903 	add.w	r9, r4, r3
 801241c:	f000 fdfa 	bl	8013014 <_sbrk_r>
 8012420:	4581      	cmp	r9, r0
 8012422:	d142      	bne.n	80124aa <_malloc_r+0xea>
 8012424:	6821      	ldr	r1, [r4, #0]
 8012426:	1a6d      	subs	r5, r5, r1
 8012428:	4629      	mov	r1, r5
 801242a:	4630      	mov	r0, r6
 801242c:	f7ff ffa6 	bl	801237c <sbrk_aligned>
 8012430:	3001      	adds	r0, #1
 8012432:	d03a      	beq.n	80124aa <_malloc_r+0xea>
 8012434:	6823      	ldr	r3, [r4, #0]
 8012436:	442b      	add	r3, r5
 8012438:	6023      	str	r3, [r4, #0]
 801243a:	f8d8 3000 	ldr.w	r3, [r8]
 801243e:	685a      	ldr	r2, [r3, #4]
 8012440:	bb62      	cbnz	r2, 801249c <_malloc_r+0xdc>
 8012442:	f8c8 7000 	str.w	r7, [r8]
 8012446:	e00f      	b.n	8012468 <_malloc_r+0xa8>
 8012448:	6822      	ldr	r2, [r4, #0]
 801244a:	1b52      	subs	r2, r2, r5
 801244c:	d420      	bmi.n	8012490 <_malloc_r+0xd0>
 801244e:	2a0b      	cmp	r2, #11
 8012450:	d917      	bls.n	8012482 <_malloc_r+0xc2>
 8012452:	1961      	adds	r1, r4, r5
 8012454:	42a3      	cmp	r3, r4
 8012456:	6025      	str	r5, [r4, #0]
 8012458:	bf18      	it	ne
 801245a:	6059      	strne	r1, [r3, #4]
 801245c:	6863      	ldr	r3, [r4, #4]
 801245e:	bf08      	it	eq
 8012460:	f8c8 1000 	streq.w	r1, [r8]
 8012464:	5162      	str	r2, [r4, r5]
 8012466:	604b      	str	r3, [r1, #4]
 8012468:	4630      	mov	r0, r6
 801246a:	f000 f82f 	bl	80124cc <__malloc_unlock>
 801246e:	f104 000b 	add.w	r0, r4, #11
 8012472:	1d23      	adds	r3, r4, #4
 8012474:	f020 0007 	bic.w	r0, r0, #7
 8012478:	1ac2      	subs	r2, r0, r3
 801247a:	bf1c      	itt	ne
 801247c:	1a1b      	subne	r3, r3, r0
 801247e:	50a3      	strne	r3, [r4, r2]
 8012480:	e7af      	b.n	80123e2 <_malloc_r+0x22>
 8012482:	6862      	ldr	r2, [r4, #4]
 8012484:	42a3      	cmp	r3, r4
 8012486:	bf0c      	ite	eq
 8012488:	f8c8 2000 	streq.w	r2, [r8]
 801248c:	605a      	strne	r2, [r3, #4]
 801248e:	e7eb      	b.n	8012468 <_malloc_r+0xa8>
 8012490:	4623      	mov	r3, r4
 8012492:	6864      	ldr	r4, [r4, #4]
 8012494:	e7ae      	b.n	80123f4 <_malloc_r+0x34>
 8012496:	463c      	mov	r4, r7
 8012498:	687f      	ldr	r7, [r7, #4]
 801249a:	e7b6      	b.n	801240a <_malloc_r+0x4a>
 801249c:	461a      	mov	r2, r3
 801249e:	685b      	ldr	r3, [r3, #4]
 80124a0:	42a3      	cmp	r3, r4
 80124a2:	d1fb      	bne.n	801249c <_malloc_r+0xdc>
 80124a4:	2300      	movs	r3, #0
 80124a6:	6053      	str	r3, [r2, #4]
 80124a8:	e7de      	b.n	8012468 <_malloc_r+0xa8>
 80124aa:	230c      	movs	r3, #12
 80124ac:	6033      	str	r3, [r6, #0]
 80124ae:	4630      	mov	r0, r6
 80124b0:	f000 f80c 	bl	80124cc <__malloc_unlock>
 80124b4:	e794      	b.n	80123e0 <_malloc_r+0x20>
 80124b6:	6005      	str	r5, [r0, #0]
 80124b8:	e7d6      	b.n	8012468 <_malloc_r+0xa8>
 80124ba:	bf00      	nop
 80124bc:	24009520 	.word	0x24009520

080124c0 <__malloc_lock>:
 80124c0:	4801      	ldr	r0, [pc, #4]	@ (80124c8 <__malloc_lock+0x8>)
 80124c2:	f000 bdf4 	b.w	80130ae <__retarget_lock_acquire_recursive>
 80124c6:	bf00      	nop
 80124c8:	24009664 	.word	0x24009664

080124cc <__malloc_unlock>:
 80124cc:	4801      	ldr	r0, [pc, #4]	@ (80124d4 <__malloc_unlock+0x8>)
 80124ce:	f000 bdef 	b.w	80130b0 <__retarget_lock_release_recursive>
 80124d2:	bf00      	nop
 80124d4:	24009664 	.word	0x24009664

080124d8 <__cvt>:
 80124d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80124da:	ed2d 8b02 	vpush	{d8}
 80124de:	eeb0 8b40 	vmov.f64	d8, d0
 80124e2:	b085      	sub	sp, #20
 80124e4:	4617      	mov	r7, r2
 80124e6:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80124e8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80124ea:	ee18 2a90 	vmov	r2, s17
 80124ee:	f025 0520 	bic.w	r5, r5, #32
 80124f2:	2a00      	cmp	r2, #0
 80124f4:	bfb6      	itet	lt
 80124f6:	222d      	movlt	r2, #45	@ 0x2d
 80124f8:	2200      	movge	r2, #0
 80124fa:	eeb1 8b40 	vneglt.f64	d8, d0
 80124fe:	2d46      	cmp	r5, #70	@ 0x46
 8012500:	460c      	mov	r4, r1
 8012502:	701a      	strb	r2, [r3, #0]
 8012504:	d004      	beq.n	8012510 <__cvt+0x38>
 8012506:	2d45      	cmp	r5, #69	@ 0x45
 8012508:	d100      	bne.n	801250c <__cvt+0x34>
 801250a:	3401      	adds	r4, #1
 801250c:	2102      	movs	r1, #2
 801250e:	e000      	b.n	8012512 <__cvt+0x3a>
 8012510:	2103      	movs	r1, #3
 8012512:	ab03      	add	r3, sp, #12
 8012514:	9301      	str	r3, [sp, #4]
 8012516:	ab02      	add	r3, sp, #8
 8012518:	9300      	str	r3, [sp, #0]
 801251a:	4622      	mov	r2, r4
 801251c:	4633      	mov	r3, r6
 801251e:	eeb0 0b48 	vmov.f64	d0, d8
 8012522:	f000 fe5d 	bl	80131e0 <_dtoa_r>
 8012526:	2d47      	cmp	r5, #71	@ 0x47
 8012528:	d114      	bne.n	8012554 <__cvt+0x7c>
 801252a:	07fb      	lsls	r3, r7, #31
 801252c:	d50a      	bpl.n	8012544 <__cvt+0x6c>
 801252e:	1902      	adds	r2, r0, r4
 8012530:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8012534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012538:	bf08      	it	eq
 801253a:	9203      	streq	r2, [sp, #12]
 801253c:	2130      	movs	r1, #48	@ 0x30
 801253e:	9b03      	ldr	r3, [sp, #12]
 8012540:	4293      	cmp	r3, r2
 8012542:	d319      	bcc.n	8012578 <__cvt+0xa0>
 8012544:	9b03      	ldr	r3, [sp, #12]
 8012546:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012548:	1a1b      	subs	r3, r3, r0
 801254a:	6013      	str	r3, [r2, #0]
 801254c:	b005      	add	sp, #20
 801254e:	ecbd 8b02 	vpop	{d8}
 8012552:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012554:	2d46      	cmp	r5, #70	@ 0x46
 8012556:	eb00 0204 	add.w	r2, r0, r4
 801255a:	d1e9      	bne.n	8012530 <__cvt+0x58>
 801255c:	7803      	ldrb	r3, [r0, #0]
 801255e:	2b30      	cmp	r3, #48	@ 0x30
 8012560:	d107      	bne.n	8012572 <__cvt+0x9a>
 8012562:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8012566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801256a:	bf1c      	itt	ne
 801256c:	f1c4 0401 	rsbne	r4, r4, #1
 8012570:	6034      	strne	r4, [r6, #0]
 8012572:	6833      	ldr	r3, [r6, #0]
 8012574:	441a      	add	r2, r3
 8012576:	e7db      	b.n	8012530 <__cvt+0x58>
 8012578:	1c5c      	adds	r4, r3, #1
 801257a:	9403      	str	r4, [sp, #12]
 801257c:	7019      	strb	r1, [r3, #0]
 801257e:	e7de      	b.n	801253e <__cvt+0x66>

08012580 <__exponent>:
 8012580:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012582:	2900      	cmp	r1, #0
 8012584:	bfba      	itte	lt
 8012586:	4249      	neglt	r1, r1
 8012588:	232d      	movlt	r3, #45	@ 0x2d
 801258a:	232b      	movge	r3, #43	@ 0x2b
 801258c:	2909      	cmp	r1, #9
 801258e:	7002      	strb	r2, [r0, #0]
 8012590:	7043      	strb	r3, [r0, #1]
 8012592:	dd29      	ble.n	80125e8 <__exponent+0x68>
 8012594:	f10d 0307 	add.w	r3, sp, #7
 8012598:	461d      	mov	r5, r3
 801259a:	270a      	movs	r7, #10
 801259c:	461a      	mov	r2, r3
 801259e:	fbb1 f6f7 	udiv	r6, r1, r7
 80125a2:	fb07 1416 	mls	r4, r7, r6, r1
 80125a6:	3430      	adds	r4, #48	@ 0x30
 80125a8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80125ac:	460c      	mov	r4, r1
 80125ae:	2c63      	cmp	r4, #99	@ 0x63
 80125b0:	f103 33ff 	add.w	r3, r3, #4294967295
 80125b4:	4631      	mov	r1, r6
 80125b6:	dcf1      	bgt.n	801259c <__exponent+0x1c>
 80125b8:	3130      	adds	r1, #48	@ 0x30
 80125ba:	1e94      	subs	r4, r2, #2
 80125bc:	f803 1c01 	strb.w	r1, [r3, #-1]
 80125c0:	1c41      	adds	r1, r0, #1
 80125c2:	4623      	mov	r3, r4
 80125c4:	42ab      	cmp	r3, r5
 80125c6:	d30a      	bcc.n	80125de <__exponent+0x5e>
 80125c8:	f10d 0309 	add.w	r3, sp, #9
 80125cc:	1a9b      	subs	r3, r3, r2
 80125ce:	42ac      	cmp	r4, r5
 80125d0:	bf88      	it	hi
 80125d2:	2300      	movhi	r3, #0
 80125d4:	3302      	adds	r3, #2
 80125d6:	4403      	add	r3, r0
 80125d8:	1a18      	subs	r0, r3, r0
 80125da:	b003      	add	sp, #12
 80125dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80125de:	f813 6b01 	ldrb.w	r6, [r3], #1
 80125e2:	f801 6f01 	strb.w	r6, [r1, #1]!
 80125e6:	e7ed      	b.n	80125c4 <__exponent+0x44>
 80125e8:	2330      	movs	r3, #48	@ 0x30
 80125ea:	3130      	adds	r1, #48	@ 0x30
 80125ec:	7083      	strb	r3, [r0, #2]
 80125ee:	70c1      	strb	r1, [r0, #3]
 80125f0:	1d03      	adds	r3, r0, #4
 80125f2:	e7f1      	b.n	80125d8 <__exponent+0x58>
 80125f4:	0000      	movs	r0, r0
	...

080125f8 <_printf_float>:
 80125f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125fc:	b08d      	sub	sp, #52	@ 0x34
 80125fe:	460c      	mov	r4, r1
 8012600:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8012604:	4616      	mov	r6, r2
 8012606:	461f      	mov	r7, r3
 8012608:	4605      	mov	r5, r0
 801260a:	f000 fccb 	bl	8012fa4 <_localeconv_r>
 801260e:	f8d0 b000 	ldr.w	fp, [r0]
 8012612:	4658      	mov	r0, fp
 8012614:	f7ed feb4 	bl	8000380 <strlen>
 8012618:	2300      	movs	r3, #0
 801261a:	930a      	str	r3, [sp, #40]	@ 0x28
 801261c:	f8d8 3000 	ldr.w	r3, [r8]
 8012620:	f894 9018 	ldrb.w	r9, [r4, #24]
 8012624:	6822      	ldr	r2, [r4, #0]
 8012626:	9005      	str	r0, [sp, #20]
 8012628:	3307      	adds	r3, #7
 801262a:	f023 0307 	bic.w	r3, r3, #7
 801262e:	f103 0108 	add.w	r1, r3, #8
 8012632:	f8c8 1000 	str.w	r1, [r8]
 8012636:	ed93 0b00 	vldr	d0, [r3]
 801263a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8012898 <_printf_float+0x2a0>
 801263e:	eeb0 7bc0 	vabs.f64	d7, d0
 8012642:	eeb4 7b46 	vcmp.f64	d7, d6
 8012646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801264a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 801264e:	dd24      	ble.n	801269a <_printf_float+0xa2>
 8012650:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8012654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012658:	d502      	bpl.n	8012660 <_printf_float+0x68>
 801265a:	232d      	movs	r3, #45	@ 0x2d
 801265c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012660:	498f      	ldr	r1, [pc, #572]	@ (80128a0 <_printf_float+0x2a8>)
 8012662:	4b90      	ldr	r3, [pc, #576]	@ (80128a4 <_printf_float+0x2ac>)
 8012664:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8012668:	bf94      	ite	ls
 801266a:	4688      	movls	r8, r1
 801266c:	4698      	movhi	r8, r3
 801266e:	f022 0204 	bic.w	r2, r2, #4
 8012672:	2303      	movs	r3, #3
 8012674:	6123      	str	r3, [r4, #16]
 8012676:	6022      	str	r2, [r4, #0]
 8012678:	f04f 0a00 	mov.w	sl, #0
 801267c:	9700      	str	r7, [sp, #0]
 801267e:	4633      	mov	r3, r6
 8012680:	aa0b      	add	r2, sp, #44	@ 0x2c
 8012682:	4621      	mov	r1, r4
 8012684:	4628      	mov	r0, r5
 8012686:	f000 f9d1 	bl	8012a2c <_printf_common>
 801268a:	3001      	adds	r0, #1
 801268c:	f040 8089 	bne.w	80127a2 <_printf_float+0x1aa>
 8012690:	f04f 30ff 	mov.w	r0, #4294967295
 8012694:	b00d      	add	sp, #52	@ 0x34
 8012696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801269a:	eeb4 0b40 	vcmp.f64	d0, d0
 801269e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80126a2:	d709      	bvc.n	80126b8 <_printf_float+0xc0>
 80126a4:	ee10 3a90 	vmov	r3, s1
 80126a8:	2b00      	cmp	r3, #0
 80126aa:	bfbc      	itt	lt
 80126ac:	232d      	movlt	r3, #45	@ 0x2d
 80126ae:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80126b2:	497d      	ldr	r1, [pc, #500]	@ (80128a8 <_printf_float+0x2b0>)
 80126b4:	4b7d      	ldr	r3, [pc, #500]	@ (80128ac <_printf_float+0x2b4>)
 80126b6:	e7d5      	b.n	8012664 <_printf_float+0x6c>
 80126b8:	6863      	ldr	r3, [r4, #4]
 80126ba:	1c59      	adds	r1, r3, #1
 80126bc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 80126c0:	d139      	bne.n	8012736 <_printf_float+0x13e>
 80126c2:	2306      	movs	r3, #6
 80126c4:	6063      	str	r3, [r4, #4]
 80126c6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80126ca:	2300      	movs	r3, #0
 80126cc:	6022      	str	r2, [r4, #0]
 80126ce:	9303      	str	r3, [sp, #12]
 80126d0:	ab0a      	add	r3, sp, #40	@ 0x28
 80126d2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80126d6:	ab09      	add	r3, sp, #36	@ 0x24
 80126d8:	9300      	str	r3, [sp, #0]
 80126da:	6861      	ldr	r1, [r4, #4]
 80126dc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80126e0:	4628      	mov	r0, r5
 80126e2:	f7ff fef9 	bl	80124d8 <__cvt>
 80126e6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80126ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80126ec:	4680      	mov	r8, r0
 80126ee:	d129      	bne.n	8012744 <_printf_float+0x14c>
 80126f0:	1cc8      	adds	r0, r1, #3
 80126f2:	db02      	blt.n	80126fa <_printf_float+0x102>
 80126f4:	6863      	ldr	r3, [r4, #4]
 80126f6:	4299      	cmp	r1, r3
 80126f8:	dd41      	ble.n	801277e <_printf_float+0x186>
 80126fa:	f1a9 0902 	sub.w	r9, r9, #2
 80126fe:	fa5f f989 	uxtb.w	r9, r9
 8012702:	3901      	subs	r1, #1
 8012704:	464a      	mov	r2, r9
 8012706:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801270a:	9109      	str	r1, [sp, #36]	@ 0x24
 801270c:	f7ff ff38 	bl	8012580 <__exponent>
 8012710:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012712:	1813      	adds	r3, r2, r0
 8012714:	2a01      	cmp	r2, #1
 8012716:	4682      	mov	sl, r0
 8012718:	6123      	str	r3, [r4, #16]
 801271a:	dc02      	bgt.n	8012722 <_printf_float+0x12a>
 801271c:	6822      	ldr	r2, [r4, #0]
 801271e:	07d2      	lsls	r2, r2, #31
 8012720:	d501      	bpl.n	8012726 <_printf_float+0x12e>
 8012722:	3301      	adds	r3, #1
 8012724:	6123      	str	r3, [r4, #16]
 8012726:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801272a:	2b00      	cmp	r3, #0
 801272c:	d0a6      	beq.n	801267c <_printf_float+0x84>
 801272e:	232d      	movs	r3, #45	@ 0x2d
 8012730:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012734:	e7a2      	b.n	801267c <_printf_float+0x84>
 8012736:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801273a:	d1c4      	bne.n	80126c6 <_printf_float+0xce>
 801273c:	2b00      	cmp	r3, #0
 801273e:	d1c2      	bne.n	80126c6 <_printf_float+0xce>
 8012740:	2301      	movs	r3, #1
 8012742:	e7bf      	b.n	80126c4 <_printf_float+0xcc>
 8012744:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8012748:	d9db      	bls.n	8012702 <_printf_float+0x10a>
 801274a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801274e:	d118      	bne.n	8012782 <_printf_float+0x18a>
 8012750:	2900      	cmp	r1, #0
 8012752:	6863      	ldr	r3, [r4, #4]
 8012754:	dd0b      	ble.n	801276e <_printf_float+0x176>
 8012756:	6121      	str	r1, [r4, #16]
 8012758:	b913      	cbnz	r3, 8012760 <_printf_float+0x168>
 801275a:	6822      	ldr	r2, [r4, #0]
 801275c:	07d0      	lsls	r0, r2, #31
 801275e:	d502      	bpl.n	8012766 <_printf_float+0x16e>
 8012760:	3301      	adds	r3, #1
 8012762:	440b      	add	r3, r1
 8012764:	6123      	str	r3, [r4, #16]
 8012766:	65a1      	str	r1, [r4, #88]	@ 0x58
 8012768:	f04f 0a00 	mov.w	sl, #0
 801276c:	e7db      	b.n	8012726 <_printf_float+0x12e>
 801276e:	b913      	cbnz	r3, 8012776 <_printf_float+0x17e>
 8012770:	6822      	ldr	r2, [r4, #0]
 8012772:	07d2      	lsls	r2, r2, #31
 8012774:	d501      	bpl.n	801277a <_printf_float+0x182>
 8012776:	3302      	adds	r3, #2
 8012778:	e7f4      	b.n	8012764 <_printf_float+0x16c>
 801277a:	2301      	movs	r3, #1
 801277c:	e7f2      	b.n	8012764 <_printf_float+0x16c>
 801277e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8012782:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012784:	4299      	cmp	r1, r3
 8012786:	db05      	blt.n	8012794 <_printf_float+0x19c>
 8012788:	6823      	ldr	r3, [r4, #0]
 801278a:	6121      	str	r1, [r4, #16]
 801278c:	07d8      	lsls	r0, r3, #31
 801278e:	d5ea      	bpl.n	8012766 <_printf_float+0x16e>
 8012790:	1c4b      	adds	r3, r1, #1
 8012792:	e7e7      	b.n	8012764 <_printf_float+0x16c>
 8012794:	2900      	cmp	r1, #0
 8012796:	bfd4      	ite	le
 8012798:	f1c1 0202 	rsble	r2, r1, #2
 801279c:	2201      	movgt	r2, #1
 801279e:	4413      	add	r3, r2
 80127a0:	e7e0      	b.n	8012764 <_printf_float+0x16c>
 80127a2:	6823      	ldr	r3, [r4, #0]
 80127a4:	055a      	lsls	r2, r3, #21
 80127a6:	d407      	bmi.n	80127b8 <_printf_float+0x1c0>
 80127a8:	6923      	ldr	r3, [r4, #16]
 80127aa:	4642      	mov	r2, r8
 80127ac:	4631      	mov	r1, r6
 80127ae:	4628      	mov	r0, r5
 80127b0:	47b8      	blx	r7
 80127b2:	3001      	adds	r0, #1
 80127b4:	d12a      	bne.n	801280c <_printf_float+0x214>
 80127b6:	e76b      	b.n	8012690 <_printf_float+0x98>
 80127b8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80127bc:	f240 80e0 	bls.w	8012980 <_printf_float+0x388>
 80127c0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80127c4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80127c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127cc:	d133      	bne.n	8012836 <_printf_float+0x23e>
 80127ce:	4a38      	ldr	r2, [pc, #224]	@ (80128b0 <_printf_float+0x2b8>)
 80127d0:	2301      	movs	r3, #1
 80127d2:	4631      	mov	r1, r6
 80127d4:	4628      	mov	r0, r5
 80127d6:	47b8      	blx	r7
 80127d8:	3001      	adds	r0, #1
 80127da:	f43f af59 	beq.w	8012690 <_printf_float+0x98>
 80127de:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80127e2:	4543      	cmp	r3, r8
 80127e4:	db02      	blt.n	80127ec <_printf_float+0x1f4>
 80127e6:	6823      	ldr	r3, [r4, #0]
 80127e8:	07d8      	lsls	r0, r3, #31
 80127ea:	d50f      	bpl.n	801280c <_printf_float+0x214>
 80127ec:	9b05      	ldr	r3, [sp, #20]
 80127ee:	465a      	mov	r2, fp
 80127f0:	4631      	mov	r1, r6
 80127f2:	4628      	mov	r0, r5
 80127f4:	47b8      	blx	r7
 80127f6:	3001      	adds	r0, #1
 80127f8:	f43f af4a 	beq.w	8012690 <_printf_float+0x98>
 80127fc:	f04f 0900 	mov.w	r9, #0
 8012800:	f108 38ff 	add.w	r8, r8, #4294967295
 8012804:	f104 0a1a 	add.w	sl, r4, #26
 8012808:	45c8      	cmp	r8, r9
 801280a:	dc09      	bgt.n	8012820 <_printf_float+0x228>
 801280c:	6823      	ldr	r3, [r4, #0]
 801280e:	079b      	lsls	r3, r3, #30
 8012810:	f100 8107 	bmi.w	8012a22 <_printf_float+0x42a>
 8012814:	68e0      	ldr	r0, [r4, #12]
 8012816:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012818:	4298      	cmp	r0, r3
 801281a:	bfb8      	it	lt
 801281c:	4618      	movlt	r0, r3
 801281e:	e739      	b.n	8012694 <_printf_float+0x9c>
 8012820:	2301      	movs	r3, #1
 8012822:	4652      	mov	r2, sl
 8012824:	4631      	mov	r1, r6
 8012826:	4628      	mov	r0, r5
 8012828:	47b8      	blx	r7
 801282a:	3001      	adds	r0, #1
 801282c:	f43f af30 	beq.w	8012690 <_printf_float+0x98>
 8012830:	f109 0901 	add.w	r9, r9, #1
 8012834:	e7e8      	b.n	8012808 <_printf_float+0x210>
 8012836:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012838:	2b00      	cmp	r3, #0
 801283a:	dc3b      	bgt.n	80128b4 <_printf_float+0x2bc>
 801283c:	4a1c      	ldr	r2, [pc, #112]	@ (80128b0 <_printf_float+0x2b8>)
 801283e:	2301      	movs	r3, #1
 8012840:	4631      	mov	r1, r6
 8012842:	4628      	mov	r0, r5
 8012844:	47b8      	blx	r7
 8012846:	3001      	adds	r0, #1
 8012848:	f43f af22 	beq.w	8012690 <_printf_float+0x98>
 801284c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8012850:	ea59 0303 	orrs.w	r3, r9, r3
 8012854:	d102      	bne.n	801285c <_printf_float+0x264>
 8012856:	6823      	ldr	r3, [r4, #0]
 8012858:	07d9      	lsls	r1, r3, #31
 801285a:	d5d7      	bpl.n	801280c <_printf_float+0x214>
 801285c:	9b05      	ldr	r3, [sp, #20]
 801285e:	465a      	mov	r2, fp
 8012860:	4631      	mov	r1, r6
 8012862:	4628      	mov	r0, r5
 8012864:	47b8      	blx	r7
 8012866:	3001      	adds	r0, #1
 8012868:	f43f af12 	beq.w	8012690 <_printf_float+0x98>
 801286c:	f04f 0a00 	mov.w	sl, #0
 8012870:	f104 0b1a 	add.w	fp, r4, #26
 8012874:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012876:	425b      	negs	r3, r3
 8012878:	4553      	cmp	r3, sl
 801287a:	dc01      	bgt.n	8012880 <_printf_float+0x288>
 801287c:	464b      	mov	r3, r9
 801287e:	e794      	b.n	80127aa <_printf_float+0x1b2>
 8012880:	2301      	movs	r3, #1
 8012882:	465a      	mov	r2, fp
 8012884:	4631      	mov	r1, r6
 8012886:	4628      	mov	r0, r5
 8012888:	47b8      	blx	r7
 801288a:	3001      	adds	r0, #1
 801288c:	f43f af00 	beq.w	8012690 <_printf_float+0x98>
 8012890:	f10a 0a01 	add.w	sl, sl, #1
 8012894:	e7ee      	b.n	8012874 <_printf_float+0x27c>
 8012896:	bf00      	nop
 8012898:	ffffffff 	.word	0xffffffff
 801289c:	7fefffff 	.word	0x7fefffff
 80128a0:	080176ec 	.word	0x080176ec
 80128a4:	080176f0 	.word	0x080176f0
 80128a8:	080176f4 	.word	0x080176f4
 80128ac:	080176f8 	.word	0x080176f8
 80128b0:	080176fc 	.word	0x080176fc
 80128b4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80128b6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80128ba:	4553      	cmp	r3, sl
 80128bc:	bfa8      	it	ge
 80128be:	4653      	movge	r3, sl
 80128c0:	2b00      	cmp	r3, #0
 80128c2:	4699      	mov	r9, r3
 80128c4:	dc37      	bgt.n	8012936 <_printf_float+0x33e>
 80128c6:	2300      	movs	r3, #0
 80128c8:	9307      	str	r3, [sp, #28]
 80128ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80128ce:	f104 021a 	add.w	r2, r4, #26
 80128d2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80128d4:	9907      	ldr	r1, [sp, #28]
 80128d6:	9306      	str	r3, [sp, #24]
 80128d8:	eba3 0309 	sub.w	r3, r3, r9
 80128dc:	428b      	cmp	r3, r1
 80128de:	dc31      	bgt.n	8012944 <_printf_float+0x34c>
 80128e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80128e2:	459a      	cmp	sl, r3
 80128e4:	dc3b      	bgt.n	801295e <_printf_float+0x366>
 80128e6:	6823      	ldr	r3, [r4, #0]
 80128e8:	07da      	lsls	r2, r3, #31
 80128ea:	d438      	bmi.n	801295e <_printf_float+0x366>
 80128ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80128ee:	ebaa 0903 	sub.w	r9, sl, r3
 80128f2:	9b06      	ldr	r3, [sp, #24]
 80128f4:	ebaa 0303 	sub.w	r3, sl, r3
 80128f8:	4599      	cmp	r9, r3
 80128fa:	bfa8      	it	ge
 80128fc:	4699      	movge	r9, r3
 80128fe:	f1b9 0f00 	cmp.w	r9, #0
 8012902:	dc34      	bgt.n	801296e <_printf_float+0x376>
 8012904:	f04f 0800 	mov.w	r8, #0
 8012908:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801290c:	f104 0b1a 	add.w	fp, r4, #26
 8012910:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012912:	ebaa 0303 	sub.w	r3, sl, r3
 8012916:	eba3 0309 	sub.w	r3, r3, r9
 801291a:	4543      	cmp	r3, r8
 801291c:	f77f af76 	ble.w	801280c <_printf_float+0x214>
 8012920:	2301      	movs	r3, #1
 8012922:	465a      	mov	r2, fp
 8012924:	4631      	mov	r1, r6
 8012926:	4628      	mov	r0, r5
 8012928:	47b8      	blx	r7
 801292a:	3001      	adds	r0, #1
 801292c:	f43f aeb0 	beq.w	8012690 <_printf_float+0x98>
 8012930:	f108 0801 	add.w	r8, r8, #1
 8012934:	e7ec      	b.n	8012910 <_printf_float+0x318>
 8012936:	4642      	mov	r2, r8
 8012938:	4631      	mov	r1, r6
 801293a:	4628      	mov	r0, r5
 801293c:	47b8      	blx	r7
 801293e:	3001      	adds	r0, #1
 8012940:	d1c1      	bne.n	80128c6 <_printf_float+0x2ce>
 8012942:	e6a5      	b.n	8012690 <_printf_float+0x98>
 8012944:	2301      	movs	r3, #1
 8012946:	4631      	mov	r1, r6
 8012948:	4628      	mov	r0, r5
 801294a:	9206      	str	r2, [sp, #24]
 801294c:	47b8      	blx	r7
 801294e:	3001      	adds	r0, #1
 8012950:	f43f ae9e 	beq.w	8012690 <_printf_float+0x98>
 8012954:	9b07      	ldr	r3, [sp, #28]
 8012956:	9a06      	ldr	r2, [sp, #24]
 8012958:	3301      	adds	r3, #1
 801295a:	9307      	str	r3, [sp, #28]
 801295c:	e7b9      	b.n	80128d2 <_printf_float+0x2da>
 801295e:	9b05      	ldr	r3, [sp, #20]
 8012960:	465a      	mov	r2, fp
 8012962:	4631      	mov	r1, r6
 8012964:	4628      	mov	r0, r5
 8012966:	47b8      	blx	r7
 8012968:	3001      	adds	r0, #1
 801296a:	d1bf      	bne.n	80128ec <_printf_float+0x2f4>
 801296c:	e690      	b.n	8012690 <_printf_float+0x98>
 801296e:	9a06      	ldr	r2, [sp, #24]
 8012970:	464b      	mov	r3, r9
 8012972:	4442      	add	r2, r8
 8012974:	4631      	mov	r1, r6
 8012976:	4628      	mov	r0, r5
 8012978:	47b8      	blx	r7
 801297a:	3001      	adds	r0, #1
 801297c:	d1c2      	bne.n	8012904 <_printf_float+0x30c>
 801297e:	e687      	b.n	8012690 <_printf_float+0x98>
 8012980:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8012984:	f1b9 0f01 	cmp.w	r9, #1
 8012988:	dc01      	bgt.n	801298e <_printf_float+0x396>
 801298a:	07db      	lsls	r3, r3, #31
 801298c:	d536      	bpl.n	80129fc <_printf_float+0x404>
 801298e:	2301      	movs	r3, #1
 8012990:	4642      	mov	r2, r8
 8012992:	4631      	mov	r1, r6
 8012994:	4628      	mov	r0, r5
 8012996:	47b8      	blx	r7
 8012998:	3001      	adds	r0, #1
 801299a:	f43f ae79 	beq.w	8012690 <_printf_float+0x98>
 801299e:	9b05      	ldr	r3, [sp, #20]
 80129a0:	465a      	mov	r2, fp
 80129a2:	4631      	mov	r1, r6
 80129a4:	4628      	mov	r0, r5
 80129a6:	47b8      	blx	r7
 80129a8:	3001      	adds	r0, #1
 80129aa:	f43f ae71 	beq.w	8012690 <_printf_float+0x98>
 80129ae:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80129b2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80129b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80129ba:	f109 39ff 	add.w	r9, r9, #4294967295
 80129be:	d018      	beq.n	80129f2 <_printf_float+0x3fa>
 80129c0:	464b      	mov	r3, r9
 80129c2:	f108 0201 	add.w	r2, r8, #1
 80129c6:	4631      	mov	r1, r6
 80129c8:	4628      	mov	r0, r5
 80129ca:	47b8      	blx	r7
 80129cc:	3001      	adds	r0, #1
 80129ce:	d10c      	bne.n	80129ea <_printf_float+0x3f2>
 80129d0:	e65e      	b.n	8012690 <_printf_float+0x98>
 80129d2:	2301      	movs	r3, #1
 80129d4:	465a      	mov	r2, fp
 80129d6:	4631      	mov	r1, r6
 80129d8:	4628      	mov	r0, r5
 80129da:	47b8      	blx	r7
 80129dc:	3001      	adds	r0, #1
 80129de:	f43f ae57 	beq.w	8012690 <_printf_float+0x98>
 80129e2:	f108 0801 	add.w	r8, r8, #1
 80129e6:	45c8      	cmp	r8, r9
 80129e8:	dbf3      	blt.n	80129d2 <_printf_float+0x3da>
 80129ea:	4653      	mov	r3, sl
 80129ec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80129f0:	e6dc      	b.n	80127ac <_printf_float+0x1b4>
 80129f2:	f04f 0800 	mov.w	r8, #0
 80129f6:	f104 0b1a 	add.w	fp, r4, #26
 80129fa:	e7f4      	b.n	80129e6 <_printf_float+0x3ee>
 80129fc:	2301      	movs	r3, #1
 80129fe:	4642      	mov	r2, r8
 8012a00:	e7e1      	b.n	80129c6 <_printf_float+0x3ce>
 8012a02:	2301      	movs	r3, #1
 8012a04:	464a      	mov	r2, r9
 8012a06:	4631      	mov	r1, r6
 8012a08:	4628      	mov	r0, r5
 8012a0a:	47b8      	blx	r7
 8012a0c:	3001      	adds	r0, #1
 8012a0e:	f43f ae3f 	beq.w	8012690 <_printf_float+0x98>
 8012a12:	f108 0801 	add.w	r8, r8, #1
 8012a16:	68e3      	ldr	r3, [r4, #12]
 8012a18:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012a1a:	1a5b      	subs	r3, r3, r1
 8012a1c:	4543      	cmp	r3, r8
 8012a1e:	dcf0      	bgt.n	8012a02 <_printf_float+0x40a>
 8012a20:	e6f8      	b.n	8012814 <_printf_float+0x21c>
 8012a22:	f04f 0800 	mov.w	r8, #0
 8012a26:	f104 0919 	add.w	r9, r4, #25
 8012a2a:	e7f4      	b.n	8012a16 <_printf_float+0x41e>

08012a2c <_printf_common>:
 8012a2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012a30:	4616      	mov	r6, r2
 8012a32:	4698      	mov	r8, r3
 8012a34:	688a      	ldr	r2, [r1, #8]
 8012a36:	690b      	ldr	r3, [r1, #16]
 8012a38:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012a3c:	4293      	cmp	r3, r2
 8012a3e:	bfb8      	it	lt
 8012a40:	4613      	movlt	r3, r2
 8012a42:	6033      	str	r3, [r6, #0]
 8012a44:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012a48:	4607      	mov	r7, r0
 8012a4a:	460c      	mov	r4, r1
 8012a4c:	b10a      	cbz	r2, 8012a52 <_printf_common+0x26>
 8012a4e:	3301      	adds	r3, #1
 8012a50:	6033      	str	r3, [r6, #0]
 8012a52:	6823      	ldr	r3, [r4, #0]
 8012a54:	0699      	lsls	r1, r3, #26
 8012a56:	bf42      	ittt	mi
 8012a58:	6833      	ldrmi	r3, [r6, #0]
 8012a5a:	3302      	addmi	r3, #2
 8012a5c:	6033      	strmi	r3, [r6, #0]
 8012a5e:	6825      	ldr	r5, [r4, #0]
 8012a60:	f015 0506 	ands.w	r5, r5, #6
 8012a64:	d106      	bne.n	8012a74 <_printf_common+0x48>
 8012a66:	f104 0a19 	add.w	sl, r4, #25
 8012a6a:	68e3      	ldr	r3, [r4, #12]
 8012a6c:	6832      	ldr	r2, [r6, #0]
 8012a6e:	1a9b      	subs	r3, r3, r2
 8012a70:	42ab      	cmp	r3, r5
 8012a72:	dc26      	bgt.n	8012ac2 <_printf_common+0x96>
 8012a74:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012a78:	6822      	ldr	r2, [r4, #0]
 8012a7a:	3b00      	subs	r3, #0
 8012a7c:	bf18      	it	ne
 8012a7e:	2301      	movne	r3, #1
 8012a80:	0692      	lsls	r2, r2, #26
 8012a82:	d42b      	bmi.n	8012adc <_printf_common+0xb0>
 8012a84:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012a88:	4641      	mov	r1, r8
 8012a8a:	4638      	mov	r0, r7
 8012a8c:	47c8      	blx	r9
 8012a8e:	3001      	adds	r0, #1
 8012a90:	d01e      	beq.n	8012ad0 <_printf_common+0xa4>
 8012a92:	6823      	ldr	r3, [r4, #0]
 8012a94:	6922      	ldr	r2, [r4, #16]
 8012a96:	f003 0306 	and.w	r3, r3, #6
 8012a9a:	2b04      	cmp	r3, #4
 8012a9c:	bf02      	ittt	eq
 8012a9e:	68e5      	ldreq	r5, [r4, #12]
 8012aa0:	6833      	ldreq	r3, [r6, #0]
 8012aa2:	1aed      	subeq	r5, r5, r3
 8012aa4:	68a3      	ldr	r3, [r4, #8]
 8012aa6:	bf0c      	ite	eq
 8012aa8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012aac:	2500      	movne	r5, #0
 8012aae:	4293      	cmp	r3, r2
 8012ab0:	bfc4      	itt	gt
 8012ab2:	1a9b      	subgt	r3, r3, r2
 8012ab4:	18ed      	addgt	r5, r5, r3
 8012ab6:	2600      	movs	r6, #0
 8012ab8:	341a      	adds	r4, #26
 8012aba:	42b5      	cmp	r5, r6
 8012abc:	d11a      	bne.n	8012af4 <_printf_common+0xc8>
 8012abe:	2000      	movs	r0, #0
 8012ac0:	e008      	b.n	8012ad4 <_printf_common+0xa8>
 8012ac2:	2301      	movs	r3, #1
 8012ac4:	4652      	mov	r2, sl
 8012ac6:	4641      	mov	r1, r8
 8012ac8:	4638      	mov	r0, r7
 8012aca:	47c8      	blx	r9
 8012acc:	3001      	adds	r0, #1
 8012ace:	d103      	bne.n	8012ad8 <_printf_common+0xac>
 8012ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8012ad4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012ad8:	3501      	adds	r5, #1
 8012ada:	e7c6      	b.n	8012a6a <_printf_common+0x3e>
 8012adc:	18e1      	adds	r1, r4, r3
 8012ade:	1c5a      	adds	r2, r3, #1
 8012ae0:	2030      	movs	r0, #48	@ 0x30
 8012ae2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012ae6:	4422      	add	r2, r4
 8012ae8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012aec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012af0:	3302      	adds	r3, #2
 8012af2:	e7c7      	b.n	8012a84 <_printf_common+0x58>
 8012af4:	2301      	movs	r3, #1
 8012af6:	4622      	mov	r2, r4
 8012af8:	4641      	mov	r1, r8
 8012afa:	4638      	mov	r0, r7
 8012afc:	47c8      	blx	r9
 8012afe:	3001      	adds	r0, #1
 8012b00:	d0e6      	beq.n	8012ad0 <_printf_common+0xa4>
 8012b02:	3601      	adds	r6, #1
 8012b04:	e7d9      	b.n	8012aba <_printf_common+0x8e>
	...

08012b08 <_printf_i>:
 8012b08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012b0c:	7e0f      	ldrb	r7, [r1, #24]
 8012b0e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012b10:	2f78      	cmp	r7, #120	@ 0x78
 8012b12:	4691      	mov	r9, r2
 8012b14:	4680      	mov	r8, r0
 8012b16:	460c      	mov	r4, r1
 8012b18:	469a      	mov	sl, r3
 8012b1a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012b1e:	d807      	bhi.n	8012b30 <_printf_i+0x28>
 8012b20:	2f62      	cmp	r7, #98	@ 0x62
 8012b22:	d80a      	bhi.n	8012b3a <_printf_i+0x32>
 8012b24:	2f00      	cmp	r7, #0
 8012b26:	f000 80d2 	beq.w	8012cce <_printf_i+0x1c6>
 8012b2a:	2f58      	cmp	r7, #88	@ 0x58
 8012b2c:	f000 80b9 	beq.w	8012ca2 <_printf_i+0x19a>
 8012b30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012b34:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012b38:	e03a      	b.n	8012bb0 <_printf_i+0xa8>
 8012b3a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8012b3e:	2b15      	cmp	r3, #21
 8012b40:	d8f6      	bhi.n	8012b30 <_printf_i+0x28>
 8012b42:	a101      	add	r1, pc, #4	@ (adr r1, 8012b48 <_printf_i+0x40>)
 8012b44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012b48:	08012ba1 	.word	0x08012ba1
 8012b4c:	08012bb5 	.word	0x08012bb5
 8012b50:	08012b31 	.word	0x08012b31
 8012b54:	08012b31 	.word	0x08012b31
 8012b58:	08012b31 	.word	0x08012b31
 8012b5c:	08012b31 	.word	0x08012b31
 8012b60:	08012bb5 	.word	0x08012bb5
 8012b64:	08012b31 	.word	0x08012b31
 8012b68:	08012b31 	.word	0x08012b31
 8012b6c:	08012b31 	.word	0x08012b31
 8012b70:	08012b31 	.word	0x08012b31
 8012b74:	08012cb5 	.word	0x08012cb5
 8012b78:	08012bdf 	.word	0x08012bdf
 8012b7c:	08012c6f 	.word	0x08012c6f
 8012b80:	08012b31 	.word	0x08012b31
 8012b84:	08012b31 	.word	0x08012b31
 8012b88:	08012cd7 	.word	0x08012cd7
 8012b8c:	08012b31 	.word	0x08012b31
 8012b90:	08012bdf 	.word	0x08012bdf
 8012b94:	08012b31 	.word	0x08012b31
 8012b98:	08012b31 	.word	0x08012b31
 8012b9c:	08012c77 	.word	0x08012c77
 8012ba0:	6833      	ldr	r3, [r6, #0]
 8012ba2:	1d1a      	adds	r2, r3, #4
 8012ba4:	681b      	ldr	r3, [r3, #0]
 8012ba6:	6032      	str	r2, [r6, #0]
 8012ba8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012bac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012bb0:	2301      	movs	r3, #1
 8012bb2:	e09d      	b.n	8012cf0 <_printf_i+0x1e8>
 8012bb4:	6833      	ldr	r3, [r6, #0]
 8012bb6:	6820      	ldr	r0, [r4, #0]
 8012bb8:	1d19      	adds	r1, r3, #4
 8012bba:	6031      	str	r1, [r6, #0]
 8012bbc:	0606      	lsls	r6, r0, #24
 8012bbe:	d501      	bpl.n	8012bc4 <_printf_i+0xbc>
 8012bc0:	681d      	ldr	r5, [r3, #0]
 8012bc2:	e003      	b.n	8012bcc <_printf_i+0xc4>
 8012bc4:	0645      	lsls	r5, r0, #25
 8012bc6:	d5fb      	bpl.n	8012bc0 <_printf_i+0xb8>
 8012bc8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012bcc:	2d00      	cmp	r5, #0
 8012bce:	da03      	bge.n	8012bd8 <_printf_i+0xd0>
 8012bd0:	232d      	movs	r3, #45	@ 0x2d
 8012bd2:	426d      	negs	r5, r5
 8012bd4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012bd8:	4859      	ldr	r0, [pc, #356]	@ (8012d40 <_printf_i+0x238>)
 8012bda:	230a      	movs	r3, #10
 8012bdc:	e011      	b.n	8012c02 <_printf_i+0xfa>
 8012bde:	6821      	ldr	r1, [r4, #0]
 8012be0:	6833      	ldr	r3, [r6, #0]
 8012be2:	0608      	lsls	r0, r1, #24
 8012be4:	f853 5b04 	ldr.w	r5, [r3], #4
 8012be8:	d402      	bmi.n	8012bf0 <_printf_i+0xe8>
 8012bea:	0649      	lsls	r1, r1, #25
 8012bec:	bf48      	it	mi
 8012bee:	b2ad      	uxthmi	r5, r5
 8012bf0:	2f6f      	cmp	r7, #111	@ 0x6f
 8012bf2:	4853      	ldr	r0, [pc, #332]	@ (8012d40 <_printf_i+0x238>)
 8012bf4:	6033      	str	r3, [r6, #0]
 8012bf6:	bf14      	ite	ne
 8012bf8:	230a      	movne	r3, #10
 8012bfa:	2308      	moveq	r3, #8
 8012bfc:	2100      	movs	r1, #0
 8012bfe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012c02:	6866      	ldr	r6, [r4, #4]
 8012c04:	60a6      	str	r6, [r4, #8]
 8012c06:	2e00      	cmp	r6, #0
 8012c08:	bfa2      	ittt	ge
 8012c0a:	6821      	ldrge	r1, [r4, #0]
 8012c0c:	f021 0104 	bicge.w	r1, r1, #4
 8012c10:	6021      	strge	r1, [r4, #0]
 8012c12:	b90d      	cbnz	r5, 8012c18 <_printf_i+0x110>
 8012c14:	2e00      	cmp	r6, #0
 8012c16:	d04b      	beq.n	8012cb0 <_printf_i+0x1a8>
 8012c18:	4616      	mov	r6, r2
 8012c1a:	fbb5 f1f3 	udiv	r1, r5, r3
 8012c1e:	fb03 5711 	mls	r7, r3, r1, r5
 8012c22:	5dc7      	ldrb	r7, [r0, r7]
 8012c24:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012c28:	462f      	mov	r7, r5
 8012c2a:	42bb      	cmp	r3, r7
 8012c2c:	460d      	mov	r5, r1
 8012c2e:	d9f4      	bls.n	8012c1a <_printf_i+0x112>
 8012c30:	2b08      	cmp	r3, #8
 8012c32:	d10b      	bne.n	8012c4c <_printf_i+0x144>
 8012c34:	6823      	ldr	r3, [r4, #0]
 8012c36:	07df      	lsls	r7, r3, #31
 8012c38:	d508      	bpl.n	8012c4c <_printf_i+0x144>
 8012c3a:	6923      	ldr	r3, [r4, #16]
 8012c3c:	6861      	ldr	r1, [r4, #4]
 8012c3e:	4299      	cmp	r1, r3
 8012c40:	bfde      	ittt	le
 8012c42:	2330      	movle	r3, #48	@ 0x30
 8012c44:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012c48:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012c4c:	1b92      	subs	r2, r2, r6
 8012c4e:	6122      	str	r2, [r4, #16]
 8012c50:	f8cd a000 	str.w	sl, [sp]
 8012c54:	464b      	mov	r3, r9
 8012c56:	aa03      	add	r2, sp, #12
 8012c58:	4621      	mov	r1, r4
 8012c5a:	4640      	mov	r0, r8
 8012c5c:	f7ff fee6 	bl	8012a2c <_printf_common>
 8012c60:	3001      	adds	r0, #1
 8012c62:	d14a      	bne.n	8012cfa <_printf_i+0x1f2>
 8012c64:	f04f 30ff 	mov.w	r0, #4294967295
 8012c68:	b004      	add	sp, #16
 8012c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012c6e:	6823      	ldr	r3, [r4, #0]
 8012c70:	f043 0320 	orr.w	r3, r3, #32
 8012c74:	6023      	str	r3, [r4, #0]
 8012c76:	4833      	ldr	r0, [pc, #204]	@ (8012d44 <_printf_i+0x23c>)
 8012c78:	2778      	movs	r7, #120	@ 0x78
 8012c7a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012c7e:	6823      	ldr	r3, [r4, #0]
 8012c80:	6831      	ldr	r1, [r6, #0]
 8012c82:	061f      	lsls	r7, r3, #24
 8012c84:	f851 5b04 	ldr.w	r5, [r1], #4
 8012c88:	d402      	bmi.n	8012c90 <_printf_i+0x188>
 8012c8a:	065f      	lsls	r7, r3, #25
 8012c8c:	bf48      	it	mi
 8012c8e:	b2ad      	uxthmi	r5, r5
 8012c90:	6031      	str	r1, [r6, #0]
 8012c92:	07d9      	lsls	r1, r3, #31
 8012c94:	bf44      	itt	mi
 8012c96:	f043 0320 	orrmi.w	r3, r3, #32
 8012c9a:	6023      	strmi	r3, [r4, #0]
 8012c9c:	b11d      	cbz	r5, 8012ca6 <_printf_i+0x19e>
 8012c9e:	2310      	movs	r3, #16
 8012ca0:	e7ac      	b.n	8012bfc <_printf_i+0xf4>
 8012ca2:	4827      	ldr	r0, [pc, #156]	@ (8012d40 <_printf_i+0x238>)
 8012ca4:	e7e9      	b.n	8012c7a <_printf_i+0x172>
 8012ca6:	6823      	ldr	r3, [r4, #0]
 8012ca8:	f023 0320 	bic.w	r3, r3, #32
 8012cac:	6023      	str	r3, [r4, #0]
 8012cae:	e7f6      	b.n	8012c9e <_printf_i+0x196>
 8012cb0:	4616      	mov	r6, r2
 8012cb2:	e7bd      	b.n	8012c30 <_printf_i+0x128>
 8012cb4:	6833      	ldr	r3, [r6, #0]
 8012cb6:	6825      	ldr	r5, [r4, #0]
 8012cb8:	6961      	ldr	r1, [r4, #20]
 8012cba:	1d18      	adds	r0, r3, #4
 8012cbc:	6030      	str	r0, [r6, #0]
 8012cbe:	062e      	lsls	r6, r5, #24
 8012cc0:	681b      	ldr	r3, [r3, #0]
 8012cc2:	d501      	bpl.n	8012cc8 <_printf_i+0x1c0>
 8012cc4:	6019      	str	r1, [r3, #0]
 8012cc6:	e002      	b.n	8012cce <_printf_i+0x1c6>
 8012cc8:	0668      	lsls	r0, r5, #25
 8012cca:	d5fb      	bpl.n	8012cc4 <_printf_i+0x1bc>
 8012ccc:	8019      	strh	r1, [r3, #0]
 8012cce:	2300      	movs	r3, #0
 8012cd0:	6123      	str	r3, [r4, #16]
 8012cd2:	4616      	mov	r6, r2
 8012cd4:	e7bc      	b.n	8012c50 <_printf_i+0x148>
 8012cd6:	6833      	ldr	r3, [r6, #0]
 8012cd8:	1d1a      	adds	r2, r3, #4
 8012cda:	6032      	str	r2, [r6, #0]
 8012cdc:	681e      	ldr	r6, [r3, #0]
 8012cde:	6862      	ldr	r2, [r4, #4]
 8012ce0:	2100      	movs	r1, #0
 8012ce2:	4630      	mov	r0, r6
 8012ce4:	f7ed fafc 	bl	80002e0 <memchr>
 8012ce8:	b108      	cbz	r0, 8012cee <_printf_i+0x1e6>
 8012cea:	1b80      	subs	r0, r0, r6
 8012cec:	6060      	str	r0, [r4, #4]
 8012cee:	6863      	ldr	r3, [r4, #4]
 8012cf0:	6123      	str	r3, [r4, #16]
 8012cf2:	2300      	movs	r3, #0
 8012cf4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012cf8:	e7aa      	b.n	8012c50 <_printf_i+0x148>
 8012cfa:	6923      	ldr	r3, [r4, #16]
 8012cfc:	4632      	mov	r2, r6
 8012cfe:	4649      	mov	r1, r9
 8012d00:	4640      	mov	r0, r8
 8012d02:	47d0      	blx	sl
 8012d04:	3001      	adds	r0, #1
 8012d06:	d0ad      	beq.n	8012c64 <_printf_i+0x15c>
 8012d08:	6823      	ldr	r3, [r4, #0]
 8012d0a:	079b      	lsls	r3, r3, #30
 8012d0c:	d413      	bmi.n	8012d36 <_printf_i+0x22e>
 8012d0e:	68e0      	ldr	r0, [r4, #12]
 8012d10:	9b03      	ldr	r3, [sp, #12]
 8012d12:	4298      	cmp	r0, r3
 8012d14:	bfb8      	it	lt
 8012d16:	4618      	movlt	r0, r3
 8012d18:	e7a6      	b.n	8012c68 <_printf_i+0x160>
 8012d1a:	2301      	movs	r3, #1
 8012d1c:	4632      	mov	r2, r6
 8012d1e:	4649      	mov	r1, r9
 8012d20:	4640      	mov	r0, r8
 8012d22:	47d0      	blx	sl
 8012d24:	3001      	adds	r0, #1
 8012d26:	d09d      	beq.n	8012c64 <_printf_i+0x15c>
 8012d28:	3501      	adds	r5, #1
 8012d2a:	68e3      	ldr	r3, [r4, #12]
 8012d2c:	9903      	ldr	r1, [sp, #12]
 8012d2e:	1a5b      	subs	r3, r3, r1
 8012d30:	42ab      	cmp	r3, r5
 8012d32:	dcf2      	bgt.n	8012d1a <_printf_i+0x212>
 8012d34:	e7eb      	b.n	8012d0e <_printf_i+0x206>
 8012d36:	2500      	movs	r5, #0
 8012d38:	f104 0619 	add.w	r6, r4, #25
 8012d3c:	e7f5      	b.n	8012d2a <_printf_i+0x222>
 8012d3e:	bf00      	nop
 8012d40:	080176fe 	.word	0x080176fe
 8012d44:	0801770f 	.word	0x0801770f

08012d48 <std>:
 8012d48:	2300      	movs	r3, #0
 8012d4a:	b510      	push	{r4, lr}
 8012d4c:	4604      	mov	r4, r0
 8012d4e:	e9c0 3300 	strd	r3, r3, [r0]
 8012d52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012d56:	6083      	str	r3, [r0, #8]
 8012d58:	8181      	strh	r1, [r0, #12]
 8012d5a:	6643      	str	r3, [r0, #100]	@ 0x64
 8012d5c:	81c2      	strh	r2, [r0, #14]
 8012d5e:	6183      	str	r3, [r0, #24]
 8012d60:	4619      	mov	r1, r3
 8012d62:	2208      	movs	r2, #8
 8012d64:	305c      	adds	r0, #92	@ 0x5c
 8012d66:	f000 f914 	bl	8012f92 <memset>
 8012d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8012da0 <std+0x58>)
 8012d6c:	6263      	str	r3, [r4, #36]	@ 0x24
 8012d6e:	4b0d      	ldr	r3, [pc, #52]	@ (8012da4 <std+0x5c>)
 8012d70:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012d72:	4b0d      	ldr	r3, [pc, #52]	@ (8012da8 <std+0x60>)
 8012d74:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012d76:	4b0d      	ldr	r3, [pc, #52]	@ (8012dac <std+0x64>)
 8012d78:	6323      	str	r3, [r4, #48]	@ 0x30
 8012d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8012db0 <std+0x68>)
 8012d7c:	6224      	str	r4, [r4, #32]
 8012d7e:	429c      	cmp	r4, r3
 8012d80:	d006      	beq.n	8012d90 <std+0x48>
 8012d82:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8012d86:	4294      	cmp	r4, r2
 8012d88:	d002      	beq.n	8012d90 <std+0x48>
 8012d8a:	33d0      	adds	r3, #208	@ 0xd0
 8012d8c:	429c      	cmp	r4, r3
 8012d8e:	d105      	bne.n	8012d9c <std+0x54>
 8012d90:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012d94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012d98:	f000 b988 	b.w	80130ac <__retarget_lock_init_recursive>
 8012d9c:	bd10      	pop	{r4, pc}
 8012d9e:	bf00      	nop
 8012da0:	08012f0d 	.word	0x08012f0d
 8012da4:	08012f2f 	.word	0x08012f2f
 8012da8:	08012f67 	.word	0x08012f67
 8012dac:	08012f8b 	.word	0x08012f8b
 8012db0:	24009524 	.word	0x24009524

08012db4 <stdio_exit_handler>:
 8012db4:	4a02      	ldr	r2, [pc, #8]	@ (8012dc0 <stdio_exit_handler+0xc>)
 8012db6:	4903      	ldr	r1, [pc, #12]	@ (8012dc4 <stdio_exit_handler+0x10>)
 8012db8:	4803      	ldr	r0, [pc, #12]	@ (8012dc8 <stdio_exit_handler+0x14>)
 8012dba:	f000 b869 	b.w	8012e90 <_fwalk_sglue>
 8012dbe:	bf00      	nop
 8012dc0:	2400012c 	.word	0x2400012c
 8012dc4:	080147dd 	.word	0x080147dd
 8012dc8:	2400013c 	.word	0x2400013c

08012dcc <cleanup_stdio>:
 8012dcc:	6841      	ldr	r1, [r0, #4]
 8012dce:	4b0c      	ldr	r3, [pc, #48]	@ (8012e00 <cleanup_stdio+0x34>)
 8012dd0:	4299      	cmp	r1, r3
 8012dd2:	b510      	push	{r4, lr}
 8012dd4:	4604      	mov	r4, r0
 8012dd6:	d001      	beq.n	8012ddc <cleanup_stdio+0x10>
 8012dd8:	f001 fd00 	bl	80147dc <_fflush_r>
 8012ddc:	68a1      	ldr	r1, [r4, #8]
 8012dde:	4b09      	ldr	r3, [pc, #36]	@ (8012e04 <cleanup_stdio+0x38>)
 8012de0:	4299      	cmp	r1, r3
 8012de2:	d002      	beq.n	8012dea <cleanup_stdio+0x1e>
 8012de4:	4620      	mov	r0, r4
 8012de6:	f001 fcf9 	bl	80147dc <_fflush_r>
 8012dea:	68e1      	ldr	r1, [r4, #12]
 8012dec:	4b06      	ldr	r3, [pc, #24]	@ (8012e08 <cleanup_stdio+0x3c>)
 8012dee:	4299      	cmp	r1, r3
 8012df0:	d004      	beq.n	8012dfc <cleanup_stdio+0x30>
 8012df2:	4620      	mov	r0, r4
 8012df4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012df8:	f001 bcf0 	b.w	80147dc <_fflush_r>
 8012dfc:	bd10      	pop	{r4, pc}
 8012dfe:	bf00      	nop
 8012e00:	24009524 	.word	0x24009524
 8012e04:	2400958c 	.word	0x2400958c
 8012e08:	240095f4 	.word	0x240095f4

08012e0c <global_stdio_init.part.0>:
 8012e0c:	b510      	push	{r4, lr}
 8012e0e:	4b0b      	ldr	r3, [pc, #44]	@ (8012e3c <global_stdio_init.part.0+0x30>)
 8012e10:	4c0b      	ldr	r4, [pc, #44]	@ (8012e40 <global_stdio_init.part.0+0x34>)
 8012e12:	4a0c      	ldr	r2, [pc, #48]	@ (8012e44 <global_stdio_init.part.0+0x38>)
 8012e14:	601a      	str	r2, [r3, #0]
 8012e16:	4620      	mov	r0, r4
 8012e18:	2200      	movs	r2, #0
 8012e1a:	2104      	movs	r1, #4
 8012e1c:	f7ff ff94 	bl	8012d48 <std>
 8012e20:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012e24:	2201      	movs	r2, #1
 8012e26:	2109      	movs	r1, #9
 8012e28:	f7ff ff8e 	bl	8012d48 <std>
 8012e2c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012e30:	2202      	movs	r2, #2
 8012e32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012e36:	2112      	movs	r1, #18
 8012e38:	f7ff bf86 	b.w	8012d48 <std>
 8012e3c:	2400965c 	.word	0x2400965c
 8012e40:	24009524 	.word	0x24009524
 8012e44:	08012db5 	.word	0x08012db5

08012e48 <__sfp_lock_acquire>:
 8012e48:	4801      	ldr	r0, [pc, #4]	@ (8012e50 <__sfp_lock_acquire+0x8>)
 8012e4a:	f000 b930 	b.w	80130ae <__retarget_lock_acquire_recursive>
 8012e4e:	bf00      	nop
 8012e50:	24009665 	.word	0x24009665

08012e54 <__sfp_lock_release>:
 8012e54:	4801      	ldr	r0, [pc, #4]	@ (8012e5c <__sfp_lock_release+0x8>)
 8012e56:	f000 b92b 	b.w	80130b0 <__retarget_lock_release_recursive>
 8012e5a:	bf00      	nop
 8012e5c:	24009665 	.word	0x24009665

08012e60 <__sinit>:
 8012e60:	b510      	push	{r4, lr}
 8012e62:	4604      	mov	r4, r0
 8012e64:	f7ff fff0 	bl	8012e48 <__sfp_lock_acquire>
 8012e68:	6a23      	ldr	r3, [r4, #32]
 8012e6a:	b11b      	cbz	r3, 8012e74 <__sinit+0x14>
 8012e6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012e70:	f7ff bff0 	b.w	8012e54 <__sfp_lock_release>
 8012e74:	4b04      	ldr	r3, [pc, #16]	@ (8012e88 <__sinit+0x28>)
 8012e76:	6223      	str	r3, [r4, #32]
 8012e78:	4b04      	ldr	r3, [pc, #16]	@ (8012e8c <__sinit+0x2c>)
 8012e7a:	681b      	ldr	r3, [r3, #0]
 8012e7c:	2b00      	cmp	r3, #0
 8012e7e:	d1f5      	bne.n	8012e6c <__sinit+0xc>
 8012e80:	f7ff ffc4 	bl	8012e0c <global_stdio_init.part.0>
 8012e84:	e7f2      	b.n	8012e6c <__sinit+0xc>
 8012e86:	bf00      	nop
 8012e88:	08012dcd 	.word	0x08012dcd
 8012e8c:	2400965c 	.word	0x2400965c

08012e90 <_fwalk_sglue>:
 8012e90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012e94:	4607      	mov	r7, r0
 8012e96:	4688      	mov	r8, r1
 8012e98:	4614      	mov	r4, r2
 8012e9a:	2600      	movs	r6, #0
 8012e9c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012ea0:	f1b9 0901 	subs.w	r9, r9, #1
 8012ea4:	d505      	bpl.n	8012eb2 <_fwalk_sglue+0x22>
 8012ea6:	6824      	ldr	r4, [r4, #0]
 8012ea8:	2c00      	cmp	r4, #0
 8012eaa:	d1f7      	bne.n	8012e9c <_fwalk_sglue+0xc>
 8012eac:	4630      	mov	r0, r6
 8012eae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012eb2:	89ab      	ldrh	r3, [r5, #12]
 8012eb4:	2b01      	cmp	r3, #1
 8012eb6:	d907      	bls.n	8012ec8 <_fwalk_sglue+0x38>
 8012eb8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012ebc:	3301      	adds	r3, #1
 8012ebe:	d003      	beq.n	8012ec8 <_fwalk_sglue+0x38>
 8012ec0:	4629      	mov	r1, r5
 8012ec2:	4638      	mov	r0, r7
 8012ec4:	47c0      	blx	r8
 8012ec6:	4306      	orrs	r6, r0
 8012ec8:	3568      	adds	r5, #104	@ 0x68
 8012eca:	e7e9      	b.n	8012ea0 <_fwalk_sglue+0x10>

08012ecc <siprintf>:
 8012ecc:	b40e      	push	{r1, r2, r3}
 8012ece:	b500      	push	{lr}
 8012ed0:	b09c      	sub	sp, #112	@ 0x70
 8012ed2:	ab1d      	add	r3, sp, #116	@ 0x74
 8012ed4:	9002      	str	r0, [sp, #8]
 8012ed6:	9006      	str	r0, [sp, #24]
 8012ed8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8012edc:	4809      	ldr	r0, [pc, #36]	@ (8012f04 <siprintf+0x38>)
 8012ede:	9107      	str	r1, [sp, #28]
 8012ee0:	9104      	str	r1, [sp, #16]
 8012ee2:	4909      	ldr	r1, [pc, #36]	@ (8012f08 <siprintf+0x3c>)
 8012ee4:	f853 2b04 	ldr.w	r2, [r3], #4
 8012ee8:	9105      	str	r1, [sp, #20]
 8012eea:	6800      	ldr	r0, [r0, #0]
 8012eec:	9301      	str	r3, [sp, #4]
 8012eee:	a902      	add	r1, sp, #8
 8012ef0:	f001 faf4 	bl	80144dc <_svfiprintf_r>
 8012ef4:	9b02      	ldr	r3, [sp, #8]
 8012ef6:	2200      	movs	r2, #0
 8012ef8:	701a      	strb	r2, [r3, #0]
 8012efa:	b01c      	add	sp, #112	@ 0x70
 8012efc:	f85d eb04 	ldr.w	lr, [sp], #4
 8012f00:	b003      	add	sp, #12
 8012f02:	4770      	bx	lr
 8012f04:	24000138 	.word	0x24000138
 8012f08:	ffff0208 	.word	0xffff0208

08012f0c <__sread>:
 8012f0c:	b510      	push	{r4, lr}
 8012f0e:	460c      	mov	r4, r1
 8012f10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f14:	f000 f86c 	bl	8012ff0 <_read_r>
 8012f18:	2800      	cmp	r0, #0
 8012f1a:	bfab      	itete	ge
 8012f1c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012f1e:	89a3      	ldrhlt	r3, [r4, #12]
 8012f20:	181b      	addge	r3, r3, r0
 8012f22:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012f26:	bfac      	ite	ge
 8012f28:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012f2a:	81a3      	strhlt	r3, [r4, #12]
 8012f2c:	bd10      	pop	{r4, pc}

08012f2e <__swrite>:
 8012f2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f32:	461f      	mov	r7, r3
 8012f34:	898b      	ldrh	r3, [r1, #12]
 8012f36:	05db      	lsls	r3, r3, #23
 8012f38:	4605      	mov	r5, r0
 8012f3a:	460c      	mov	r4, r1
 8012f3c:	4616      	mov	r6, r2
 8012f3e:	d505      	bpl.n	8012f4c <__swrite+0x1e>
 8012f40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f44:	2302      	movs	r3, #2
 8012f46:	2200      	movs	r2, #0
 8012f48:	f000 f840 	bl	8012fcc <_lseek_r>
 8012f4c:	89a3      	ldrh	r3, [r4, #12]
 8012f4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012f52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012f56:	81a3      	strh	r3, [r4, #12]
 8012f58:	4632      	mov	r2, r6
 8012f5a:	463b      	mov	r3, r7
 8012f5c:	4628      	mov	r0, r5
 8012f5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012f62:	f000 b867 	b.w	8013034 <_write_r>

08012f66 <__sseek>:
 8012f66:	b510      	push	{r4, lr}
 8012f68:	460c      	mov	r4, r1
 8012f6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f6e:	f000 f82d 	bl	8012fcc <_lseek_r>
 8012f72:	1c43      	adds	r3, r0, #1
 8012f74:	89a3      	ldrh	r3, [r4, #12]
 8012f76:	bf15      	itete	ne
 8012f78:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012f7a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012f7e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012f82:	81a3      	strheq	r3, [r4, #12]
 8012f84:	bf18      	it	ne
 8012f86:	81a3      	strhne	r3, [r4, #12]
 8012f88:	bd10      	pop	{r4, pc}

08012f8a <__sclose>:
 8012f8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f8e:	f000 b80d 	b.w	8012fac <_close_r>

08012f92 <memset>:
 8012f92:	4402      	add	r2, r0
 8012f94:	4603      	mov	r3, r0
 8012f96:	4293      	cmp	r3, r2
 8012f98:	d100      	bne.n	8012f9c <memset+0xa>
 8012f9a:	4770      	bx	lr
 8012f9c:	f803 1b01 	strb.w	r1, [r3], #1
 8012fa0:	e7f9      	b.n	8012f96 <memset+0x4>
	...

08012fa4 <_localeconv_r>:
 8012fa4:	4800      	ldr	r0, [pc, #0]	@ (8012fa8 <_localeconv_r+0x4>)
 8012fa6:	4770      	bx	lr
 8012fa8:	24000278 	.word	0x24000278

08012fac <_close_r>:
 8012fac:	b538      	push	{r3, r4, r5, lr}
 8012fae:	4d06      	ldr	r5, [pc, #24]	@ (8012fc8 <_close_r+0x1c>)
 8012fb0:	2300      	movs	r3, #0
 8012fb2:	4604      	mov	r4, r0
 8012fb4:	4608      	mov	r0, r1
 8012fb6:	602b      	str	r3, [r5, #0]
 8012fb8:	f7ee fd12 	bl	80019e0 <_close>
 8012fbc:	1c43      	adds	r3, r0, #1
 8012fbe:	d102      	bne.n	8012fc6 <_close_r+0x1a>
 8012fc0:	682b      	ldr	r3, [r5, #0]
 8012fc2:	b103      	cbz	r3, 8012fc6 <_close_r+0x1a>
 8012fc4:	6023      	str	r3, [r4, #0]
 8012fc6:	bd38      	pop	{r3, r4, r5, pc}
 8012fc8:	24009660 	.word	0x24009660

08012fcc <_lseek_r>:
 8012fcc:	b538      	push	{r3, r4, r5, lr}
 8012fce:	4d07      	ldr	r5, [pc, #28]	@ (8012fec <_lseek_r+0x20>)
 8012fd0:	4604      	mov	r4, r0
 8012fd2:	4608      	mov	r0, r1
 8012fd4:	4611      	mov	r1, r2
 8012fd6:	2200      	movs	r2, #0
 8012fd8:	602a      	str	r2, [r5, #0]
 8012fda:	461a      	mov	r2, r3
 8012fdc:	f7ee fd27 	bl	8001a2e <_lseek>
 8012fe0:	1c43      	adds	r3, r0, #1
 8012fe2:	d102      	bne.n	8012fea <_lseek_r+0x1e>
 8012fe4:	682b      	ldr	r3, [r5, #0]
 8012fe6:	b103      	cbz	r3, 8012fea <_lseek_r+0x1e>
 8012fe8:	6023      	str	r3, [r4, #0]
 8012fea:	bd38      	pop	{r3, r4, r5, pc}
 8012fec:	24009660 	.word	0x24009660

08012ff0 <_read_r>:
 8012ff0:	b538      	push	{r3, r4, r5, lr}
 8012ff2:	4d07      	ldr	r5, [pc, #28]	@ (8013010 <_read_r+0x20>)
 8012ff4:	4604      	mov	r4, r0
 8012ff6:	4608      	mov	r0, r1
 8012ff8:	4611      	mov	r1, r2
 8012ffa:	2200      	movs	r2, #0
 8012ffc:	602a      	str	r2, [r5, #0]
 8012ffe:	461a      	mov	r2, r3
 8013000:	f7ee fcb5 	bl	800196e <_read>
 8013004:	1c43      	adds	r3, r0, #1
 8013006:	d102      	bne.n	801300e <_read_r+0x1e>
 8013008:	682b      	ldr	r3, [r5, #0]
 801300a:	b103      	cbz	r3, 801300e <_read_r+0x1e>
 801300c:	6023      	str	r3, [r4, #0]
 801300e:	bd38      	pop	{r3, r4, r5, pc}
 8013010:	24009660 	.word	0x24009660

08013014 <_sbrk_r>:
 8013014:	b538      	push	{r3, r4, r5, lr}
 8013016:	4d06      	ldr	r5, [pc, #24]	@ (8013030 <_sbrk_r+0x1c>)
 8013018:	2300      	movs	r3, #0
 801301a:	4604      	mov	r4, r0
 801301c:	4608      	mov	r0, r1
 801301e:	602b      	str	r3, [r5, #0]
 8013020:	f7ee fd12 	bl	8001a48 <_sbrk>
 8013024:	1c43      	adds	r3, r0, #1
 8013026:	d102      	bne.n	801302e <_sbrk_r+0x1a>
 8013028:	682b      	ldr	r3, [r5, #0]
 801302a:	b103      	cbz	r3, 801302e <_sbrk_r+0x1a>
 801302c:	6023      	str	r3, [r4, #0]
 801302e:	bd38      	pop	{r3, r4, r5, pc}
 8013030:	24009660 	.word	0x24009660

08013034 <_write_r>:
 8013034:	b538      	push	{r3, r4, r5, lr}
 8013036:	4d07      	ldr	r5, [pc, #28]	@ (8013054 <_write_r+0x20>)
 8013038:	4604      	mov	r4, r0
 801303a:	4608      	mov	r0, r1
 801303c:	4611      	mov	r1, r2
 801303e:	2200      	movs	r2, #0
 8013040:	602a      	str	r2, [r5, #0]
 8013042:	461a      	mov	r2, r3
 8013044:	f7ee fcb0 	bl	80019a8 <_write>
 8013048:	1c43      	adds	r3, r0, #1
 801304a:	d102      	bne.n	8013052 <_write_r+0x1e>
 801304c:	682b      	ldr	r3, [r5, #0]
 801304e:	b103      	cbz	r3, 8013052 <_write_r+0x1e>
 8013050:	6023      	str	r3, [r4, #0]
 8013052:	bd38      	pop	{r3, r4, r5, pc}
 8013054:	24009660 	.word	0x24009660

08013058 <__errno>:
 8013058:	4b01      	ldr	r3, [pc, #4]	@ (8013060 <__errno+0x8>)
 801305a:	6818      	ldr	r0, [r3, #0]
 801305c:	4770      	bx	lr
 801305e:	bf00      	nop
 8013060:	24000138 	.word	0x24000138

08013064 <__libc_init_array>:
 8013064:	b570      	push	{r4, r5, r6, lr}
 8013066:	4d0d      	ldr	r5, [pc, #52]	@ (801309c <__libc_init_array+0x38>)
 8013068:	4c0d      	ldr	r4, [pc, #52]	@ (80130a0 <__libc_init_array+0x3c>)
 801306a:	1b64      	subs	r4, r4, r5
 801306c:	10a4      	asrs	r4, r4, #2
 801306e:	2600      	movs	r6, #0
 8013070:	42a6      	cmp	r6, r4
 8013072:	d109      	bne.n	8013088 <__libc_init_array+0x24>
 8013074:	4d0b      	ldr	r5, [pc, #44]	@ (80130a4 <__libc_init_array+0x40>)
 8013076:	4c0c      	ldr	r4, [pc, #48]	@ (80130a8 <__libc_init_array+0x44>)
 8013078:	f002 fa1c 	bl	80154b4 <_init>
 801307c:	1b64      	subs	r4, r4, r5
 801307e:	10a4      	asrs	r4, r4, #2
 8013080:	2600      	movs	r6, #0
 8013082:	42a6      	cmp	r6, r4
 8013084:	d105      	bne.n	8013092 <__libc_init_array+0x2e>
 8013086:	bd70      	pop	{r4, r5, r6, pc}
 8013088:	f855 3b04 	ldr.w	r3, [r5], #4
 801308c:	4798      	blx	r3
 801308e:	3601      	adds	r6, #1
 8013090:	e7ee      	b.n	8013070 <__libc_init_array+0xc>
 8013092:	f855 3b04 	ldr.w	r3, [r5], #4
 8013096:	4798      	blx	r3
 8013098:	3601      	adds	r6, #1
 801309a:	e7f2      	b.n	8013082 <__libc_init_array+0x1e>
 801309c:	08017a78 	.word	0x08017a78
 80130a0:	08017a78 	.word	0x08017a78
 80130a4:	08017a78 	.word	0x08017a78
 80130a8:	08017a7c 	.word	0x08017a7c

080130ac <__retarget_lock_init_recursive>:
 80130ac:	4770      	bx	lr

080130ae <__retarget_lock_acquire_recursive>:
 80130ae:	4770      	bx	lr

080130b0 <__retarget_lock_release_recursive>:
 80130b0:	4770      	bx	lr

080130b2 <memcpy>:
 80130b2:	440a      	add	r2, r1
 80130b4:	4291      	cmp	r1, r2
 80130b6:	f100 33ff 	add.w	r3, r0, #4294967295
 80130ba:	d100      	bne.n	80130be <memcpy+0xc>
 80130bc:	4770      	bx	lr
 80130be:	b510      	push	{r4, lr}
 80130c0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80130c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80130c8:	4291      	cmp	r1, r2
 80130ca:	d1f9      	bne.n	80130c0 <memcpy+0xe>
 80130cc:	bd10      	pop	{r4, pc}

080130ce <quorem>:
 80130ce:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80130d2:	6903      	ldr	r3, [r0, #16]
 80130d4:	690c      	ldr	r4, [r1, #16]
 80130d6:	42a3      	cmp	r3, r4
 80130d8:	4607      	mov	r7, r0
 80130da:	db7e      	blt.n	80131da <quorem+0x10c>
 80130dc:	3c01      	subs	r4, #1
 80130de:	f101 0814 	add.w	r8, r1, #20
 80130e2:	00a3      	lsls	r3, r4, #2
 80130e4:	f100 0514 	add.w	r5, r0, #20
 80130e8:	9300      	str	r3, [sp, #0]
 80130ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80130ee:	9301      	str	r3, [sp, #4]
 80130f0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80130f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80130f8:	3301      	adds	r3, #1
 80130fa:	429a      	cmp	r2, r3
 80130fc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8013100:	fbb2 f6f3 	udiv	r6, r2, r3
 8013104:	d32e      	bcc.n	8013164 <quorem+0x96>
 8013106:	f04f 0a00 	mov.w	sl, #0
 801310a:	46c4      	mov	ip, r8
 801310c:	46ae      	mov	lr, r5
 801310e:	46d3      	mov	fp, sl
 8013110:	f85c 3b04 	ldr.w	r3, [ip], #4
 8013114:	b298      	uxth	r0, r3
 8013116:	fb06 a000 	mla	r0, r6, r0, sl
 801311a:	0c02      	lsrs	r2, r0, #16
 801311c:	0c1b      	lsrs	r3, r3, #16
 801311e:	fb06 2303 	mla	r3, r6, r3, r2
 8013122:	f8de 2000 	ldr.w	r2, [lr]
 8013126:	b280      	uxth	r0, r0
 8013128:	b292      	uxth	r2, r2
 801312a:	1a12      	subs	r2, r2, r0
 801312c:	445a      	add	r2, fp
 801312e:	f8de 0000 	ldr.w	r0, [lr]
 8013132:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013136:	b29b      	uxth	r3, r3
 8013138:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801313c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8013140:	b292      	uxth	r2, r2
 8013142:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8013146:	45e1      	cmp	r9, ip
 8013148:	f84e 2b04 	str.w	r2, [lr], #4
 801314c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8013150:	d2de      	bcs.n	8013110 <quorem+0x42>
 8013152:	9b00      	ldr	r3, [sp, #0]
 8013154:	58eb      	ldr	r3, [r5, r3]
 8013156:	b92b      	cbnz	r3, 8013164 <quorem+0x96>
 8013158:	9b01      	ldr	r3, [sp, #4]
 801315a:	3b04      	subs	r3, #4
 801315c:	429d      	cmp	r5, r3
 801315e:	461a      	mov	r2, r3
 8013160:	d32f      	bcc.n	80131c2 <quorem+0xf4>
 8013162:	613c      	str	r4, [r7, #16]
 8013164:	4638      	mov	r0, r7
 8013166:	f001 f855 	bl	8014214 <__mcmp>
 801316a:	2800      	cmp	r0, #0
 801316c:	db25      	blt.n	80131ba <quorem+0xec>
 801316e:	4629      	mov	r1, r5
 8013170:	2000      	movs	r0, #0
 8013172:	f858 2b04 	ldr.w	r2, [r8], #4
 8013176:	f8d1 c000 	ldr.w	ip, [r1]
 801317a:	fa1f fe82 	uxth.w	lr, r2
 801317e:	fa1f f38c 	uxth.w	r3, ip
 8013182:	eba3 030e 	sub.w	r3, r3, lr
 8013186:	4403      	add	r3, r0
 8013188:	0c12      	lsrs	r2, r2, #16
 801318a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801318e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8013192:	b29b      	uxth	r3, r3
 8013194:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013198:	45c1      	cmp	r9, r8
 801319a:	f841 3b04 	str.w	r3, [r1], #4
 801319e:	ea4f 4022 	mov.w	r0, r2, asr #16
 80131a2:	d2e6      	bcs.n	8013172 <quorem+0xa4>
 80131a4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80131a8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80131ac:	b922      	cbnz	r2, 80131b8 <quorem+0xea>
 80131ae:	3b04      	subs	r3, #4
 80131b0:	429d      	cmp	r5, r3
 80131b2:	461a      	mov	r2, r3
 80131b4:	d30b      	bcc.n	80131ce <quorem+0x100>
 80131b6:	613c      	str	r4, [r7, #16]
 80131b8:	3601      	adds	r6, #1
 80131ba:	4630      	mov	r0, r6
 80131bc:	b003      	add	sp, #12
 80131be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80131c2:	6812      	ldr	r2, [r2, #0]
 80131c4:	3b04      	subs	r3, #4
 80131c6:	2a00      	cmp	r2, #0
 80131c8:	d1cb      	bne.n	8013162 <quorem+0x94>
 80131ca:	3c01      	subs	r4, #1
 80131cc:	e7c6      	b.n	801315c <quorem+0x8e>
 80131ce:	6812      	ldr	r2, [r2, #0]
 80131d0:	3b04      	subs	r3, #4
 80131d2:	2a00      	cmp	r2, #0
 80131d4:	d1ef      	bne.n	80131b6 <quorem+0xe8>
 80131d6:	3c01      	subs	r4, #1
 80131d8:	e7ea      	b.n	80131b0 <quorem+0xe2>
 80131da:	2000      	movs	r0, #0
 80131dc:	e7ee      	b.n	80131bc <quorem+0xee>
	...

080131e0 <_dtoa_r>:
 80131e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131e4:	ed2d 8b02 	vpush	{d8}
 80131e8:	69c7      	ldr	r7, [r0, #28]
 80131ea:	b091      	sub	sp, #68	@ 0x44
 80131ec:	ed8d 0b02 	vstr	d0, [sp, #8]
 80131f0:	ec55 4b10 	vmov	r4, r5, d0
 80131f4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80131f6:	9107      	str	r1, [sp, #28]
 80131f8:	4681      	mov	r9, r0
 80131fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80131fc:	930d      	str	r3, [sp, #52]	@ 0x34
 80131fe:	b97f      	cbnz	r7, 8013220 <_dtoa_r+0x40>
 8013200:	2010      	movs	r0, #16
 8013202:	f7ff f8b3 	bl	801236c <malloc>
 8013206:	4602      	mov	r2, r0
 8013208:	f8c9 001c 	str.w	r0, [r9, #28]
 801320c:	b920      	cbnz	r0, 8013218 <_dtoa_r+0x38>
 801320e:	4ba0      	ldr	r3, [pc, #640]	@ (8013490 <_dtoa_r+0x2b0>)
 8013210:	21ef      	movs	r1, #239	@ 0xef
 8013212:	48a0      	ldr	r0, [pc, #640]	@ (8013494 <_dtoa_r+0x2b4>)
 8013214:	f001 fb24 	bl	8014860 <__assert_func>
 8013218:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801321c:	6007      	str	r7, [r0, #0]
 801321e:	60c7      	str	r7, [r0, #12]
 8013220:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013224:	6819      	ldr	r1, [r3, #0]
 8013226:	b159      	cbz	r1, 8013240 <_dtoa_r+0x60>
 8013228:	685a      	ldr	r2, [r3, #4]
 801322a:	604a      	str	r2, [r1, #4]
 801322c:	2301      	movs	r3, #1
 801322e:	4093      	lsls	r3, r2
 8013230:	608b      	str	r3, [r1, #8]
 8013232:	4648      	mov	r0, r9
 8013234:	f000 fdb4 	bl	8013da0 <_Bfree>
 8013238:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801323c:	2200      	movs	r2, #0
 801323e:	601a      	str	r2, [r3, #0]
 8013240:	1e2b      	subs	r3, r5, #0
 8013242:	bfbb      	ittet	lt
 8013244:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8013248:	9303      	strlt	r3, [sp, #12]
 801324a:	2300      	movge	r3, #0
 801324c:	2201      	movlt	r2, #1
 801324e:	bfac      	ite	ge
 8013250:	6033      	strge	r3, [r6, #0]
 8013252:	6032      	strlt	r2, [r6, #0]
 8013254:	4b90      	ldr	r3, [pc, #576]	@ (8013498 <_dtoa_r+0x2b8>)
 8013256:	9e03      	ldr	r6, [sp, #12]
 8013258:	43b3      	bics	r3, r6
 801325a:	d110      	bne.n	801327e <_dtoa_r+0x9e>
 801325c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801325e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8013262:	6013      	str	r3, [r2, #0]
 8013264:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8013268:	4323      	orrs	r3, r4
 801326a:	f000 84de 	beq.w	8013c2a <_dtoa_r+0xa4a>
 801326e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013270:	4f8a      	ldr	r7, [pc, #552]	@ (801349c <_dtoa_r+0x2bc>)
 8013272:	2b00      	cmp	r3, #0
 8013274:	f000 84e0 	beq.w	8013c38 <_dtoa_r+0xa58>
 8013278:	1cfb      	adds	r3, r7, #3
 801327a:	f000 bcdb 	b.w	8013c34 <_dtoa_r+0xa54>
 801327e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8013282:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8013286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801328a:	d10a      	bne.n	80132a2 <_dtoa_r+0xc2>
 801328c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801328e:	2301      	movs	r3, #1
 8013290:	6013      	str	r3, [r2, #0]
 8013292:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013294:	b113      	cbz	r3, 801329c <_dtoa_r+0xbc>
 8013296:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8013298:	4b81      	ldr	r3, [pc, #516]	@ (80134a0 <_dtoa_r+0x2c0>)
 801329a:	6013      	str	r3, [r2, #0]
 801329c:	4f81      	ldr	r7, [pc, #516]	@ (80134a4 <_dtoa_r+0x2c4>)
 801329e:	f000 bccb 	b.w	8013c38 <_dtoa_r+0xa58>
 80132a2:	aa0e      	add	r2, sp, #56	@ 0x38
 80132a4:	a90f      	add	r1, sp, #60	@ 0x3c
 80132a6:	4648      	mov	r0, r9
 80132a8:	eeb0 0b48 	vmov.f64	d0, d8
 80132ac:	f001 f862 	bl	8014374 <__d2b>
 80132b0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 80132b4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80132b6:	9001      	str	r0, [sp, #4]
 80132b8:	2b00      	cmp	r3, #0
 80132ba:	d045      	beq.n	8013348 <_dtoa_r+0x168>
 80132bc:	eeb0 7b48 	vmov.f64	d7, d8
 80132c0:	ee18 1a90 	vmov	r1, s17
 80132c4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80132c8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 80132cc:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80132d0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80132d4:	2500      	movs	r5, #0
 80132d6:	ee07 1a90 	vmov	s15, r1
 80132da:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 80132de:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8013478 <_dtoa_r+0x298>
 80132e2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80132e6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8013480 <_dtoa_r+0x2a0>
 80132ea:	eea7 6b05 	vfma.f64	d6, d7, d5
 80132ee:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8013488 <_dtoa_r+0x2a8>
 80132f2:	ee07 3a90 	vmov	s15, r3
 80132f6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80132fa:	eeb0 7b46 	vmov.f64	d7, d6
 80132fe:	eea4 7b05 	vfma.f64	d7, d4, d5
 8013302:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8013306:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801330a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801330e:	ee16 8a90 	vmov	r8, s13
 8013312:	d508      	bpl.n	8013326 <_dtoa_r+0x146>
 8013314:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8013318:	eeb4 6b47 	vcmp.f64	d6, d7
 801331c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013320:	bf18      	it	ne
 8013322:	f108 38ff 	addne.w	r8, r8, #4294967295
 8013326:	f1b8 0f16 	cmp.w	r8, #22
 801332a:	d82b      	bhi.n	8013384 <_dtoa_r+0x1a4>
 801332c:	495e      	ldr	r1, [pc, #376]	@ (80134a8 <_dtoa_r+0x2c8>)
 801332e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8013332:	ed91 7b00 	vldr	d7, [r1]
 8013336:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801333a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801333e:	d501      	bpl.n	8013344 <_dtoa_r+0x164>
 8013340:	f108 38ff 	add.w	r8, r8, #4294967295
 8013344:	2100      	movs	r1, #0
 8013346:	e01e      	b.n	8013386 <_dtoa_r+0x1a6>
 8013348:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801334a:	4413      	add	r3, r2
 801334c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8013350:	2920      	cmp	r1, #32
 8013352:	bfc1      	itttt	gt
 8013354:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8013358:	408e      	lslgt	r6, r1
 801335a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801335e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8013362:	bfd6      	itet	le
 8013364:	f1c1 0120 	rsble	r1, r1, #32
 8013368:	4331      	orrgt	r1, r6
 801336a:	fa04 f101 	lslle.w	r1, r4, r1
 801336e:	ee07 1a90 	vmov	s15, r1
 8013372:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8013376:	3b01      	subs	r3, #1
 8013378:	ee17 1a90 	vmov	r1, s15
 801337c:	2501      	movs	r5, #1
 801337e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8013382:	e7a8      	b.n	80132d6 <_dtoa_r+0xf6>
 8013384:	2101      	movs	r1, #1
 8013386:	1ad2      	subs	r2, r2, r3
 8013388:	1e53      	subs	r3, r2, #1
 801338a:	9306      	str	r3, [sp, #24]
 801338c:	bf45      	ittet	mi
 801338e:	f1c2 0301 	rsbmi	r3, r2, #1
 8013392:	9305      	strmi	r3, [sp, #20]
 8013394:	2300      	movpl	r3, #0
 8013396:	2300      	movmi	r3, #0
 8013398:	bf4c      	ite	mi
 801339a:	9306      	strmi	r3, [sp, #24]
 801339c:	9305      	strpl	r3, [sp, #20]
 801339e:	f1b8 0f00 	cmp.w	r8, #0
 80133a2:	910c      	str	r1, [sp, #48]	@ 0x30
 80133a4:	db18      	blt.n	80133d8 <_dtoa_r+0x1f8>
 80133a6:	9b06      	ldr	r3, [sp, #24]
 80133a8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80133ac:	4443      	add	r3, r8
 80133ae:	9306      	str	r3, [sp, #24]
 80133b0:	2300      	movs	r3, #0
 80133b2:	9a07      	ldr	r2, [sp, #28]
 80133b4:	2a09      	cmp	r2, #9
 80133b6:	d849      	bhi.n	801344c <_dtoa_r+0x26c>
 80133b8:	2a05      	cmp	r2, #5
 80133ba:	bfc4      	itt	gt
 80133bc:	3a04      	subgt	r2, #4
 80133be:	9207      	strgt	r2, [sp, #28]
 80133c0:	9a07      	ldr	r2, [sp, #28]
 80133c2:	f1a2 0202 	sub.w	r2, r2, #2
 80133c6:	bfcc      	ite	gt
 80133c8:	2400      	movgt	r4, #0
 80133ca:	2401      	movle	r4, #1
 80133cc:	2a03      	cmp	r2, #3
 80133ce:	d848      	bhi.n	8013462 <_dtoa_r+0x282>
 80133d0:	e8df f002 	tbb	[pc, r2]
 80133d4:	3a2c2e0b 	.word	0x3a2c2e0b
 80133d8:	9b05      	ldr	r3, [sp, #20]
 80133da:	2200      	movs	r2, #0
 80133dc:	eba3 0308 	sub.w	r3, r3, r8
 80133e0:	9305      	str	r3, [sp, #20]
 80133e2:	920a      	str	r2, [sp, #40]	@ 0x28
 80133e4:	f1c8 0300 	rsb	r3, r8, #0
 80133e8:	e7e3      	b.n	80133b2 <_dtoa_r+0x1d2>
 80133ea:	2200      	movs	r2, #0
 80133ec:	9208      	str	r2, [sp, #32]
 80133ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80133f0:	2a00      	cmp	r2, #0
 80133f2:	dc39      	bgt.n	8013468 <_dtoa_r+0x288>
 80133f4:	f04f 0b01 	mov.w	fp, #1
 80133f8:	46da      	mov	sl, fp
 80133fa:	465a      	mov	r2, fp
 80133fc:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8013400:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8013404:	2100      	movs	r1, #0
 8013406:	2004      	movs	r0, #4
 8013408:	f100 0614 	add.w	r6, r0, #20
 801340c:	4296      	cmp	r6, r2
 801340e:	d930      	bls.n	8013472 <_dtoa_r+0x292>
 8013410:	6079      	str	r1, [r7, #4]
 8013412:	4648      	mov	r0, r9
 8013414:	9304      	str	r3, [sp, #16]
 8013416:	f000 fc83 	bl	8013d20 <_Balloc>
 801341a:	9b04      	ldr	r3, [sp, #16]
 801341c:	4607      	mov	r7, r0
 801341e:	2800      	cmp	r0, #0
 8013420:	d146      	bne.n	80134b0 <_dtoa_r+0x2d0>
 8013422:	4b22      	ldr	r3, [pc, #136]	@ (80134ac <_dtoa_r+0x2cc>)
 8013424:	4602      	mov	r2, r0
 8013426:	f240 11af 	movw	r1, #431	@ 0x1af
 801342a:	e6f2      	b.n	8013212 <_dtoa_r+0x32>
 801342c:	2201      	movs	r2, #1
 801342e:	e7dd      	b.n	80133ec <_dtoa_r+0x20c>
 8013430:	2200      	movs	r2, #0
 8013432:	9208      	str	r2, [sp, #32]
 8013434:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013436:	eb08 0b02 	add.w	fp, r8, r2
 801343a:	f10b 0a01 	add.w	sl, fp, #1
 801343e:	4652      	mov	r2, sl
 8013440:	2a01      	cmp	r2, #1
 8013442:	bfb8      	it	lt
 8013444:	2201      	movlt	r2, #1
 8013446:	e7db      	b.n	8013400 <_dtoa_r+0x220>
 8013448:	2201      	movs	r2, #1
 801344a:	e7f2      	b.n	8013432 <_dtoa_r+0x252>
 801344c:	2401      	movs	r4, #1
 801344e:	2200      	movs	r2, #0
 8013450:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8013454:	f04f 3bff 	mov.w	fp, #4294967295
 8013458:	2100      	movs	r1, #0
 801345a:	46da      	mov	sl, fp
 801345c:	2212      	movs	r2, #18
 801345e:	9109      	str	r1, [sp, #36]	@ 0x24
 8013460:	e7ce      	b.n	8013400 <_dtoa_r+0x220>
 8013462:	2201      	movs	r2, #1
 8013464:	9208      	str	r2, [sp, #32]
 8013466:	e7f5      	b.n	8013454 <_dtoa_r+0x274>
 8013468:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 801346c:	46da      	mov	sl, fp
 801346e:	465a      	mov	r2, fp
 8013470:	e7c6      	b.n	8013400 <_dtoa_r+0x220>
 8013472:	3101      	adds	r1, #1
 8013474:	0040      	lsls	r0, r0, #1
 8013476:	e7c7      	b.n	8013408 <_dtoa_r+0x228>
 8013478:	636f4361 	.word	0x636f4361
 801347c:	3fd287a7 	.word	0x3fd287a7
 8013480:	8b60c8b3 	.word	0x8b60c8b3
 8013484:	3fc68a28 	.word	0x3fc68a28
 8013488:	509f79fb 	.word	0x509f79fb
 801348c:	3fd34413 	.word	0x3fd34413
 8013490:	0801772d 	.word	0x0801772d
 8013494:	08017744 	.word	0x08017744
 8013498:	7ff00000 	.word	0x7ff00000
 801349c:	08017729 	.word	0x08017729
 80134a0:	080176fd 	.word	0x080176fd
 80134a4:	080176fc 	.word	0x080176fc
 80134a8:	08017840 	.word	0x08017840
 80134ac:	0801779c 	.word	0x0801779c
 80134b0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 80134b4:	f1ba 0f0e 	cmp.w	sl, #14
 80134b8:	6010      	str	r0, [r2, #0]
 80134ba:	d86f      	bhi.n	801359c <_dtoa_r+0x3bc>
 80134bc:	2c00      	cmp	r4, #0
 80134be:	d06d      	beq.n	801359c <_dtoa_r+0x3bc>
 80134c0:	f1b8 0f00 	cmp.w	r8, #0
 80134c4:	f340 80c2 	ble.w	801364c <_dtoa_r+0x46c>
 80134c8:	4aca      	ldr	r2, [pc, #808]	@ (80137f4 <_dtoa_r+0x614>)
 80134ca:	f008 010f 	and.w	r1, r8, #15
 80134ce:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80134d2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 80134d6:	ed92 7b00 	vldr	d7, [r2]
 80134da:	ea4f 1128 	mov.w	r1, r8, asr #4
 80134de:	f000 80a9 	beq.w	8013634 <_dtoa_r+0x454>
 80134e2:	4ac5      	ldr	r2, [pc, #788]	@ (80137f8 <_dtoa_r+0x618>)
 80134e4:	ed92 6b08 	vldr	d6, [r2, #32]
 80134e8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80134ec:	ed8d 6b02 	vstr	d6, [sp, #8]
 80134f0:	f001 010f 	and.w	r1, r1, #15
 80134f4:	2203      	movs	r2, #3
 80134f6:	48c0      	ldr	r0, [pc, #768]	@ (80137f8 <_dtoa_r+0x618>)
 80134f8:	2900      	cmp	r1, #0
 80134fa:	f040 809d 	bne.w	8013638 <_dtoa_r+0x458>
 80134fe:	ed9d 6b02 	vldr	d6, [sp, #8]
 8013502:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8013506:	ed8d 7b02 	vstr	d7, [sp, #8]
 801350a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801350c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013510:	2900      	cmp	r1, #0
 8013512:	f000 80c1 	beq.w	8013698 <_dtoa_r+0x4b8>
 8013516:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801351a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801351e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013522:	f140 80b9 	bpl.w	8013698 <_dtoa_r+0x4b8>
 8013526:	f1ba 0f00 	cmp.w	sl, #0
 801352a:	f000 80b5 	beq.w	8013698 <_dtoa_r+0x4b8>
 801352e:	f1bb 0f00 	cmp.w	fp, #0
 8013532:	dd31      	ble.n	8013598 <_dtoa_r+0x3b8>
 8013534:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8013538:	ee27 7b06 	vmul.f64	d7, d7, d6
 801353c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013540:	f108 31ff 	add.w	r1, r8, #4294967295
 8013544:	9104      	str	r1, [sp, #16]
 8013546:	3201      	adds	r2, #1
 8013548:	465c      	mov	r4, fp
 801354a:	ed9d 6b02 	vldr	d6, [sp, #8]
 801354e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8013552:	ee07 2a90 	vmov	s15, r2
 8013556:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801355a:	eea7 5b06 	vfma.f64	d5, d7, d6
 801355e:	ee15 2a90 	vmov	r2, s11
 8013562:	ec51 0b15 	vmov	r0, r1, d5
 8013566:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801356a:	2c00      	cmp	r4, #0
 801356c:	f040 8098 	bne.w	80136a0 <_dtoa_r+0x4c0>
 8013570:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8013574:	ee36 6b47 	vsub.f64	d6, d6, d7
 8013578:	ec41 0b17 	vmov	d7, r0, r1
 801357c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013584:	f300 8261 	bgt.w	8013a4a <_dtoa_r+0x86a>
 8013588:	eeb1 7b47 	vneg.f64	d7, d7
 801358c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013590:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013594:	f100 80f5 	bmi.w	8013782 <_dtoa_r+0x5a2>
 8013598:	ed8d 8b02 	vstr	d8, [sp, #8]
 801359c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801359e:	2a00      	cmp	r2, #0
 80135a0:	f2c0 812c 	blt.w	80137fc <_dtoa_r+0x61c>
 80135a4:	f1b8 0f0e 	cmp.w	r8, #14
 80135a8:	f300 8128 	bgt.w	80137fc <_dtoa_r+0x61c>
 80135ac:	4b91      	ldr	r3, [pc, #580]	@ (80137f4 <_dtoa_r+0x614>)
 80135ae:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80135b2:	ed93 6b00 	vldr	d6, [r3]
 80135b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80135b8:	2b00      	cmp	r3, #0
 80135ba:	da03      	bge.n	80135c4 <_dtoa_r+0x3e4>
 80135bc:	f1ba 0f00 	cmp.w	sl, #0
 80135c0:	f340 80d2 	ble.w	8013768 <_dtoa_r+0x588>
 80135c4:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 80135c8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80135cc:	463e      	mov	r6, r7
 80135ce:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80135d2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80135d6:	ee15 3a10 	vmov	r3, s10
 80135da:	3330      	adds	r3, #48	@ 0x30
 80135dc:	f806 3b01 	strb.w	r3, [r6], #1
 80135e0:	1bf3      	subs	r3, r6, r7
 80135e2:	459a      	cmp	sl, r3
 80135e4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80135e8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80135ec:	f040 80f8 	bne.w	80137e0 <_dtoa_r+0x600>
 80135f0:	ee37 7b07 	vadd.f64	d7, d7, d7
 80135f4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80135f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80135fc:	f300 80dd 	bgt.w	80137ba <_dtoa_r+0x5da>
 8013600:	eeb4 7b46 	vcmp.f64	d7, d6
 8013604:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013608:	d104      	bne.n	8013614 <_dtoa_r+0x434>
 801360a:	ee15 3a10 	vmov	r3, s10
 801360e:	07db      	lsls	r3, r3, #31
 8013610:	f100 80d3 	bmi.w	80137ba <_dtoa_r+0x5da>
 8013614:	9901      	ldr	r1, [sp, #4]
 8013616:	4648      	mov	r0, r9
 8013618:	f000 fbc2 	bl	8013da0 <_Bfree>
 801361c:	2300      	movs	r3, #0
 801361e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013620:	7033      	strb	r3, [r6, #0]
 8013622:	f108 0301 	add.w	r3, r8, #1
 8013626:	6013      	str	r3, [r2, #0]
 8013628:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801362a:	2b00      	cmp	r3, #0
 801362c:	f000 8304 	beq.w	8013c38 <_dtoa_r+0xa58>
 8013630:	601e      	str	r6, [r3, #0]
 8013632:	e301      	b.n	8013c38 <_dtoa_r+0xa58>
 8013634:	2202      	movs	r2, #2
 8013636:	e75e      	b.n	80134f6 <_dtoa_r+0x316>
 8013638:	07cc      	lsls	r4, r1, #31
 801363a:	d504      	bpl.n	8013646 <_dtoa_r+0x466>
 801363c:	ed90 6b00 	vldr	d6, [r0]
 8013640:	3201      	adds	r2, #1
 8013642:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013646:	1049      	asrs	r1, r1, #1
 8013648:	3008      	adds	r0, #8
 801364a:	e755      	b.n	80134f8 <_dtoa_r+0x318>
 801364c:	d022      	beq.n	8013694 <_dtoa_r+0x4b4>
 801364e:	f1c8 0100 	rsb	r1, r8, #0
 8013652:	4a68      	ldr	r2, [pc, #416]	@ (80137f4 <_dtoa_r+0x614>)
 8013654:	f001 000f 	and.w	r0, r1, #15
 8013658:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801365c:	ed92 7b00 	vldr	d7, [r2]
 8013660:	ee28 7b07 	vmul.f64	d7, d8, d7
 8013664:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013668:	4863      	ldr	r0, [pc, #396]	@ (80137f8 <_dtoa_r+0x618>)
 801366a:	1109      	asrs	r1, r1, #4
 801366c:	2400      	movs	r4, #0
 801366e:	2202      	movs	r2, #2
 8013670:	b929      	cbnz	r1, 801367e <_dtoa_r+0x49e>
 8013672:	2c00      	cmp	r4, #0
 8013674:	f43f af49 	beq.w	801350a <_dtoa_r+0x32a>
 8013678:	ed8d 7b02 	vstr	d7, [sp, #8]
 801367c:	e745      	b.n	801350a <_dtoa_r+0x32a>
 801367e:	07ce      	lsls	r6, r1, #31
 8013680:	d505      	bpl.n	801368e <_dtoa_r+0x4ae>
 8013682:	ed90 6b00 	vldr	d6, [r0]
 8013686:	3201      	adds	r2, #1
 8013688:	2401      	movs	r4, #1
 801368a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801368e:	1049      	asrs	r1, r1, #1
 8013690:	3008      	adds	r0, #8
 8013692:	e7ed      	b.n	8013670 <_dtoa_r+0x490>
 8013694:	2202      	movs	r2, #2
 8013696:	e738      	b.n	801350a <_dtoa_r+0x32a>
 8013698:	f8cd 8010 	str.w	r8, [sp, #16]
 801369c:	4654      	mov	r4, sl
 801369e:	e754      	b.n	801354a <_dtoa_r+0x36a>
 80136a0:	4a54      	ldr	r2, [pc, #336]	@ (80137f4 <_dtoa_r+0x614>)
 80136a2:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80136a6:	ed12 4b02 	vldr	d4, [r2, #-8]
 80136aa:	9a08      	ldr	r2, [sp, #32]
 80136ac:	ec41 0b17 	vmov	d7, r0, r1
 80136b0:	443c      	add	r4, r7
 80136b2:	b34a      	cbz	r2, 8013708 <_dtoa_r+0x528>
 80136b4:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 80136b8:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 80136bc:	463e      	mov	r6, r7
 80136be:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80136c2:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80136c6:	ee35 7b47 	vsub.f64	d7, d5, d7
 80136ca:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80136ce:	ee14 2a90 	vmov	r2, s9
 80136d2:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80136d6:	3230      	adds	r2, #48	@ 0x30
 80136d8:	ee36 6b45 	vsub.f64	d6, d6, d5
 80136dc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80136e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80136e4:	f806 2b01 	strb.w	r2, [r6], #1
 80136e8:	d438      	bmi.n	801375c <_dtoa_r+0x57c>
 80136ea:	ee32 5b46 	vsub.f64	d5, d2, d6
 80136ee:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80136f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80136f6:	d462      	bmi.n	80137be <_dtoa_r+0x5de>
 80136f8:	42a6      	cmp	r6, r4
 80136fa:	f43f af4d 	beq.w	8013598 <_dtoa_r+0x3b8>
 80136fe:	ee27 7b03 	vmul.f64	d7, d7, d3
 8013702:	ee26 6b03 	vmul.f64	d6, d6, d3
 8013706:	e7e0      	b.n	80136ca <_dtoa_r+0x4ea>
 8013708:	4621      	mov	r1, r4
 801370a:	463e      	mov	r6, r7
 801370c:	ee27 7b04 	vmul.f64	d7, d7, d4
 8013710:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8013714:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8013718:	ee14 2a90 	vmov	r2, s9
 801371c:	3230      	adds	r2, #48	@ 0x30
 801371e:	f806 2b01 	strb.w	r2, [r6], #1
 8013722:	42a6      	cmp	r6, r4
 8013724:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8013728:	ee36 6b45 	vsub.f64	d6, d6, d5
 801372c:	d119      	bne.n	8013762 <_dtoa_r+0x582>
 801372e:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8013732:	ee37 4b05 	vadd.f64	d4, d7, d5
 8013736:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801373a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801373e:	dc3e      	bgt.n	80137be <_dtoa_r+0x5de>
 8013740:	ee35 5b47 	vsub.f64	d5, d5, d7
 8013744:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8013748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801374c:	f57f af24 	bpl.w	8013598 <_dtoa_r+0x3b8>
 8013750:	460e      	mov	r6, r1
 8013752:	3901      	subs	r1, #1
 8013754:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8013758:	2b30      	cmp	r3, #48	@ 0x30
 801375a:	d0f9      	beq.n	8013750 <_dtoa_r+0x570>
 801375c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8013760:	e758      	b.n	8013614 <_dtoa_r+0x434>
 8013762:	ee26 6b03 	vmul.f64	d6, d6, d3
 8013766:	e7d5      	b.n	8013714 <_dtoa_r+0x534>
 8013768:	d10b      	bne.n	8013782 <_dtoa_r+0x5a2>
 801376a:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801376e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8013772:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013776:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801377a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801377e:	f2c0 8161 	blt.w	8013a44 <_dtoa_r+0x864>
 8013782:	2400      	movs	r4, #0
 8013784:	4625      	mov	r5, r4
 8013786:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013788:	43db      	mvns	r3, r3
 801378a:	9304      	str	r3, [sp, #16]
 801378c:	463e      	mov	r6, r7
 801378e:	f04f 0800 	mov.w	r8, #0
 8013792:	4621      	mov	r1, r4
 8013794:	4648      	mov	r0, r9
 8013796:	f000 fb03 	bl	8013da0 <_Bfree>
 801379a:	2d00      	cmp	r5, #0
 801379c:	d0de      	beq.n	801375c <_dtoa_r+0x57c>
 801379e:	f1b8 0f00 	cmp.w	r8, #0
 80137a2:	d005      	beq.n	80137b0 <_dtoa_r+0x5d0>
 80137a4:	45a8      	cmp	r8, r5
 80137a6:	d003      	beq.n	80137b0 <_dtoa_r+0x5d0>
 80137a8:	4641      	mov	r1, r8
 80137aa:	4648      	mov	r0, r9
 80137ac:	f000 faf8 	bl	8013da0 <_Bfree>
 80137b0:	4629      	mov	r1, r5
 80137b2:	4648      	mov	r0, r9
 80137b4:	f000 faf4 	bl	8013da0 <_Bfree>
 80137b8:	e7d0      	b.n	801375c <_dtoa_r+0x57c>
 80137ba:	f8cd 8010 	str.w	r8, [sp, #16]
 80137be:	4633      	mov	r3, r6
 80137c0:	461e      	mov	r6, r3
 80137c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80137c6:	2a39      	cmp	r2, #57	@ 0x39
 80137c8:	d106      	bne.n	80137d8 <_dtoa_r+0x5f8>
 80137ca:	429f      	cmp	r7, r3
 80137cc:	d1f8      	bne.n	80137c0 <_dtoa_r+0x5e0>
 80137ce:	9a04      	ldr	r2, [sp, #16]
 80137d0:	3201      	adds	r2, #1
 80137d2:	9204      	str	r2, [sp, #16]
 80137d4:	2230      	movs	r2, #48	@ 0x30
 80137d6:	703a      	strb	r2, [r7, #0]
 80137d8:	781a      	ldrb	r2, [r3, #0]
 80137da:	3201      	adds	r2, #1
 80137dc:	701a      	strb	r2, [r3, #0]
 80137de:	e7bd      	b.n	801375c <_dtoa_r+0x57c>
 80137e0:	ee27 7b04 	vmul.f64	d7, d7, d4
 80137e4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80137e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80137ec:	f47f aeef 	bne.w	80135ce <_dtoa_r+0x3ee>
 80137f0:	e710      	b.n	8013614 <_dtoa_r+0x434>
 80137f2:	bf00      	nop
 80137f4:	08017840 	.word	0x08017840
 80137f8:	08017818 	.word	0x08017818
 80137fc:	9908      	ldr	r1, [sp, #32]
 80137fe:	2900      	cmp	r1, #0
 8013800:	f000 80e3 	beq.w	80139ca <_dtoa_r+0x7ea>
 8013804:	9907      	ldr	r1, [sp, #28]
 8013806:	2901      	cmp	r1, #1
 8013808:	f300 80c8 	bgt.w	801399c <_dtoa_r+0x7bc>
 801380c:	2d00      	cmp	r5, #0
 801380e:	f000 80c1 	beq.w	8013994 <_dtoa_r+0x7b4>
 8013812:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8013816:	9e05      	ldr	r6, [sp, #20]
 8013818:	461c      	mov	r4, r3
 801381a:	9304      	str	r3, [sp, #16]
 801381c:	9b05      	ldr	r3, [sp, #20]
 801381e:	4413      	add	r3, r2
 8013820:	9305      	str	r3, [sp, #20]
 8013822:	9b06      	ldr	r3, [sp, #24]
 8013824:	2101      	movs	r1, #1
 8013826:	4413      	add	r3, r2
 8013828:	4648      	mov	r0, r9
 801382a:	9306      	str	r3, [sp, #24]
 801382c:	f000 fb6c 	bl	8013f08 <__i2b>
 8013830:	9b04      	ldr	r3, [sp, #16]
 8013832:	4605      	mov	r5, r0
 8013834:	b166      	cbz	r6, 8013850 <_dtoa_r+0x670>
 8013836:	9a06      	ldr	r2, [sp, #24]
 8013838:	2a00      	cmp	r2, #0
 801383a:	dd09      	ble.n	8013850 <_dtoa_r+0x670>
 801383c:	42b2      	cmp	r2, r6
 801383e:	9905      	ldr	r1, [sp, #20]
 8013840:	bfa8      	it	ge
 8013842:	4632      	movge	r2, r6
 8013844:	1a89      	subs	r1, r1, r2
 8013846:	9105      	str	r1, [sp, #20]
 8013848:	9906      	ldr	r1, [sp, #24]
 801384a:	1ab6      	subs	r6, r6, r2
 801384c:	1a8a      	subs	r2, r1, r2
 801384e:	9206      	str	r2, [sp, #24]
 8013850:	b1fb      	cbz	r3, 8013892 <_dtoa_r+0x6b2>
 8013852:	9a08      	ldr	r2, [sp, #32]
 8013854:	2a00      	cmp	r2, #0
 8013856:	f000 80bc 	beq.w	80139d2 <_dtoa_r+0x7f2>
 801385a:	b19c      	cbz	r4, 8013884 <_dtoa_r+0x6a4>
 801385c:	4629      	mov	r1, r5
 801385e:	4622      	mov	r2, r4
 8013860:	4648      	mov	r0, r9
 8013862:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013864:	f000 fc10 	bl	8014088 <__pow5mult>
 8013868:	9a01      	ldr	r2, [sp, #4]
 801386a:	4601      	mov	r1, r0
 801386c:	4605      	mov	r5, r0
 801386e:	4648      	mov	r0, r9
 8013870:	f000 fb60 	bl	8013f34 <__multiply>
 8013874:	9901      	ldr	r1, [sp, #4]
 8013876:	9004      	str	r0, [sp, #16]
 8013878:	4648      	mov	r0, r9
 801387a:	f000 fa91 	bl	8013da0 <_Bfree>
 801387e:	9a04      	ldr	r2, [sp, #16]
 8013880:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013882:	9201      	str	r2, [sp, #4]
 8013884:	1b1a      	subs	r2, r3, r4
 8013886:	d004      	beq.n	8013892 <_dtoa_r+0x6b2>
 8013888:	9901      	ldr	r1, [sp, #4]
 801388a:	4648      	mov	r0, r9
 801388c:	f000 fbfc 	bl	8014088 <__pow5mult>
 8013890:	9001      	str	r0, [sp, #4]
 8013892:	2101      	movs	r1, #1
 8013894:	4648      	mov	r0, r9
 8013896:	f000 fb37 	bl	8013f08 <__i2b>
 801389a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801389c:	4604      	mov	r4, r0
 801389e:	2b00      	cmp	r3, #0
 80138a0:	f000 81d0 	beq.w	8013c44 <_dtoa_r+0xa64>
 80138a4:	461a      	mov	r2, r3
 80138a6:	4601      	mov	r1, r0
 80138a8:	4648      	mov	r0, r9
 80138aa:	f000 fbed 	bl	8014088 <__pow5mult>
 80138ae:	9b07      	ldr	r3, [sp, #28]
 80138b0:	2b01      	cmp	r3, #1
 80138b2:	4604      	mov	r4, r0
 80138b4:	f300 8095 	bgt.w	80139e2 <_dtoa_r+0x802>
 80138b8:	9b02      	ldr	r3, [sp, #8]
 80138ba:	2b00      	cmp	r3, #0
 80138bc:	f040 808b 	bne.w	80139d6 <_dtoa_r+0x7f6>
 80138c0:	9b03      	ldr	r3, [sp, #12]
 80138c2:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80138c6:	2a00      	cmp	r2, #0
 80138c8:	f040 8087 	bne.w	80139da <_dtoa_r+0x7fa>
 80138cc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80138d0:	0d12      	lsrs	r2, r2, #20
 80138d2:	0512      	lsls	r2, r2, #20
 80138d4:	2a00      	cmp	r2, #0
 80138d6:	f000 8082 	beq.w	80139de <_dtoa_r+0x7fe>
 80138da:	9b05      	ldr	r3, [sp, #20]
 80138dc:	3301      	adds	r3, #1
 80138de:	9305      	str	r3, [sp, #20]
 80138e0:	9b06      	ldr	r3, [sp, #24]
 80138e2:	3301      	adds	r3, #1
 80138e4:	9306      	str	r3, [sp, #24]
 80138e6:	2301      	movs	r3, #1
 80138e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80138ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80138ec:	2b00      	cmp	r3, #0
 80138ee:	f000 81af 	beq.w	8013c50 <_dtoa_r+0xa70>
 80138f2:	6922      	ldr	r2, [r4, #16]
 80138f4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80138f8:	6910      	ldr	r0, [r2, #16]
 80138fa:	f000 fab9 	bl	8013e70 <__hi0bits>
 80138fe:	f1c0 0020 	rsb	r0, r0, #32
 8013902:	9b06      	ldr	r3, [sp, #24]
 8013904:	4418      	add	r0, r3
 8013906:	f010 001f 	ands.w	r0, r0, #31
 801390a:	d076      	beq.n	80139fa <_dtoa_r+0x81a>
 801390c:	f1c0 0220 	rsb	r2, r0, #32
 8013910:	2a04      	cmp	r2, #4
 8013912:	dd69      	ble.n	80139e8 <_dtoa_r+0x808>
 8013914:	9b05      	ldr	r3, [sp, #20]
 8013916:	f1c0 001c 	rsb	r0, r0, #28
 801391a:	4403      	add	r3, r0
 801391c:	9305      	str	r3, [sp, #20]
 801391e:	9b06      	ldr	r3, [sp, #24]
 8013920:	4406      	add	r6, r0
 8013922:	4403      	add	r3, r0
 8013924:	9306      	str	r3, [sp, #24]
 8013926:	9b05      	ldr	r3, [sp, #20]
 8013928:	2b00      	cmp	r3, #0
 801392a:	dd05      	ble.n	8013938 <_dtoa_r+0x758>
 801392c:	9901      	ldr	r1, [sp, #4]
 801392e:	461a      	mov	r2, r3
 8013930:	4648      	mov	r0, r9
 8013932:	f000 fc03 	bl	801413c <__lshift>
 8013936:	9001      	str	r0, [sp, #4]
 8013938:	9b06      	ldr	r3, [sp, #24]
 801393a:	2b00      	cmp	r3, #0
 801393c:	dd05      	ble.n	801394a <_dtoa_r+0x76a>
 801393e:	4621      	mov	r1, r4
 8013940:	461a      	mov	r2, r3
 8013942:	4648      	mov	r0, r9
 8013944:	f000 fbfa 	bl	801413c <__lshift>
 8013948:	4604      	mov	r4, r0
 801394a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801394c:	2b00      	cmp	r3, #0
 801394e:	d056      	beq.n	80139fe <_dtoa_r+0x81e>
 8013950:	9801      	ldr	r0, [sp, #4]
 8013952:	4621      	mov	r1, r4
 8013954:	f000 fc5e 	bl	8014214 <__mcmp>
 8013958:	2800      	cmp	r0, #0
 801395a:	da50      	bge.n	80139fe <_dtoa_r+0x81e>
 801395c:	f108 33ff 	add.w	r3, r8, #4294967295
 8013960:	9304      	str	r3, [sp, #16]
 8013962:	9901      	ldr	r1, [sp, #4]
 8013964:	2300      	movs	r3, #0
 8013966:	220a      	movs	r2, #10
 8013968:	4648      	mov	r0, r9
 801396a:	f000 fa3b 	bl	8013de4 <__multadd>
 801396e:	9b08      	ldr	r3, [sp, #32]
 8013970:	9001      	str	r0, [sp, #4]
 8013972:	2b00      	cmp	r3, #0
 8013974:	f000 816e 	beq.w	8013c54 <_dtoa_r+0xa74>
 8013978:	4629      	mov	r1, r5
 801397a:	2300      	movs	r3, #0
 801397c:	220a      	movs	r2, #10
 801397e:	4648      	mov	r0, r9
 8013980:	f000 fa30 	bl	8013de4 <__multadd>
 8013984:	f1bb 0f00 	cmp.w	fp, #0
 8013988:	4605      	mov	r5, r0
 801398a:	dc64      	bgt.n	8013a56 <_dtoa_r+0x876>
 801398c:	9b07      	ldr	r3, [sp, #28]
 801398e:	2b02      	cmp	r3, #2
 8013990:	dc3e      	bgt.n	8013a10 <_dtoa_r+0x830>
 8013992:	e060      	b.n	8013a56 <_dtoa_r+0x876>
 8013994:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013996:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801399a:	e73c      	b.n	8013816 <_dtoa_r+0x636>
 801399c:	f10a 34ff 	add.w	r4, sl, #4294967295
 80139a0:	42a3      	cmp	r3, r4
 80139a2:	bfbf      	itttt	lt
 80139a4:	1ae2      	sublt	r2, r4, r3
 80139a6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80139a8:	189b      	addlt	r3, r3, r2
 80139aa:	930a      	strlt	r3, [sp, #40]	@ 0x28
 80139ac:	bfae      	itee	ge
 80139ae:	1b1c      	subge	r4, r3, r4
 80139b0:	4623      	movlt	r3, r4
 80139b2:	2400      	movlt	r4, #0
 80139b4:	f1ba 0f00 	cmp.w	sl, #0
 80139b8:	bfb5      	itete	lt
 80139ba:	9a05      	ldrlt	r2, [sp, #20]
 80139bc:	9e05      	ldrge	r6, [sp, #20]
 80139be:	eba2 060a 	sublt.w	r6, r2, sl
 80139c2:	4652      	movge	r2, sl
 80139c4:	bfb8      	it	lt
 80139c6:	2200      	movlt	r2, #0
 80139c8:	e727      	b.n	801381a <_dtoa_r+0x63a>
 80139ca:	9e05      	ldr	r6, [sp, #20]
 80139cc:	9d08      	ldr	r5, [sp, #32]
 80139ce:	461c      	mov	r4, r3
 80139d0:	e730      	b.n	8013834 <_dtoa_r+0x654>
 80139d2:	461a      	mov	r2, r3
 80139d4:	e758      	b.n	8013888 <_dtoa_r+0x6a8>
 80139d6:	2300      	movs	r3, #0
 80139d8:	e786      	b.n	80138e8 <_dtoa_r+0x708>
 80139da:	9b02      	ldr	r3, [sp, #8]
 80139dc:	e784      	b.n	80138e8 <_dtoa_r+0x708>
 80139de:	920b      	str	r2, [sp, #44]	@ 0x2c
 80139e0:	e783      	b.n	80138ea <_dtoa_r+0x70a>
 80139e2:	2300      	movs	r3, #0
 80139e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80139e6:	e784      	b.n	80138f2 <_dtoa_r+0x712>
 80139e8:	d09d      	beq.n	8013926 <_dtoa_r+0x746>
 80139ea:	9b05      	ldr	r3, [sp, #20]
 80139ec:	321c      	adds	r2, #28
 80139ee:	4413      	add	r3, r2
 80139f0:	9305      	str	r3, [sp, #20]
 80139f2:	9b06      	ldr	r3, [sp, #24]
 80139f4:	4416      	add	r6, r2
 80139f6:	4413      	add	r3, r2
 80139f8:	e794      	b.n	8013924 <_dtoa_r+0x744>
 80139fa:	4602      	mov	r2, r0
 80139fc:	e7f5      	b.n	80139ea <_dtoa_r+0x80a>
 80139fe:	f1ba 0f00 	cmp.w	sl, #0
 8013a02:	f8cd 8010 	str.w	r8, [sp, #16]
 8013a06:	46d3      	mov	fp, sl
 8013a08:	dc21      	bgt.n	8013a4e <_dtoa_r+0x86e>
 8013a0a:	9b07      	ldr	r3, [sp, #28]
 8013a0c:	2b02      	cmp	r3, #2
 8013a0e:	dd1e      	ble.n	8013a4e <_dtoa_r+0x86e>
 8013a10:	f1bb 0f00 	cmp.w	fp, #0
 8013a14:	f47f aeb7 	bne.w	8013786 <_dtoa_r+0x5a6>
 8013a18:	4621      	mov	r1, r4
 8013a1a:	465b      	mov	r3, fp
 8013a1c:	2205      	movs	r2, #5
 8013a1e:	4648      	mov	r0, r9
 8013a20:	f000 f9e0 	bl	8013de4 <__multadd>
 8013a24:	4601      	mov	r1, r0
 8013a26:	4604      	mov	r4, r0
 8013a28:	9801      	ldr	r0, [sp, #4]
 8013a2a:	f000 fbf3 	bl	8014214 <__mcmp>
 8013a2e:	2800      	cmp	r0, #0
 8013a30:	f77f aea9 	ble.w	8013786 <_dtoa_r+0x5a6>
 8013a34:	463e      	mov	r6, r7
 8013a36:	2331      	movs	r3, #49	@ 0x31
 8013a38:	f806 3b01 	strb.w	r3, [r6], #1
 8013a3c:	9b04      	ldr	r3, [sp, #16]
 8013a3e:	3301      	adds	r3, #1
 8013a40:	9304      	str	r3, [sp, #16]
 8013a42:	e6a4      	b.n	801378e <_dtoa_r+0x5ae>
 8013a44:	f8cd 8010 	str.w	r8, [sp, #16]
 8013a48:	4654      	mov	r4, sl
 8013a4a:	4625      	mov	r5, r4
 8013a4c:	e7f2      	b.n	8013a34 <_dtoa_r+0x854>
 8013a4e:	9b08      	ldr	r3, [sp, #32]
 8013a50:	2b00      	cmp	r3, #0
 8013a52:	f000 8103 	beq.w	8013c5c <_dtoa_r+0xa7c>
 8013a56:	2e00      	cmp	r6, #0
 8013a58:	dd05      	ble.n	8013a66 <_dtoa_r+0x886>
 8013a5a:	4629      	mov	r1, r5
 8013a5c:	4632      	mov	r2, r6
 8013a5e:	4648      	mov	r0, r9
 8013a60:	f000 fb6c 	bl	801413c <__lshift>
 8013a64:	4605      	mov	r5, r0
 8013a66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013a68:	2b00      	cmp	r3, #0
 8013a6a:	d058      	beq.n	8013b1e <_dtoa_r+0x93e>
 8013a6c:	6869      	ldr	r1, [r5, #4]
 8013a6e:	4648      	mov	r0, r9
 8013a70:	f000 f956 	bl	8013d20 <_Balloc>
 8013a74:	4606      	mov	r6, r0
 8013a76:	b928      	cbnz	r0, 8013a84 <_dtoa_r+0x8a4>
 8013a78:	4b82      	ldr	r3, [pc, #520]	@ (8013c84 <_dtoa_r+0xaa4>)
 8013a7a:	4602      	mov	r2, r0
 8013a7c:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8013a80:	f7ff bbc7 	b.w	8013212 <_dtoa_r+0x32>
 8013a84:	692a      	ldr	r2, [r5, #16]
 8013a86:	3202      	adds	r2, #2
 8013a88:	0092      	lsls	r2, r2, #2
 8013a8a:	f105 010c 	add.w	r1, r5, #12
 8013a8e:	300c      	adds	r0, #12
 8013a90:	f7ff fb0f 	bl	80130b2 <memcpy>
 8013a94:	2201      	movs	r2, #1
 8013a96:	4631      	mov	r1, r6
 8013a98:	4648      	mov	r0, r9
 8013a9a:	f000 fb4f 	bl	801413c <__lshift>
 8013a9e:	1c7b      	adds	r3, r7, #1
 8013aa0:	9305      	str	r3, [sp, #20]
 8013aa2:	eb07 030b 	add.w	r3, r7, fp
 8013aa6:	9309      	str	r3, [sp, #36]	@ 0x24
 8013aa8:	9b02      	ldr	r3, [sp, #8]
 8013aaa:	f003 0301 	and.w	r3, r3, #1
 8013aae:	46a8      	mov	r8, r5
 8013ab0:	9308      	str	r3, [sp, #32]
 8013ab2:	4605      	mov	r5, r0
 8013ab4:	9b05      	ldr	r3, [sp, #20]
 8013ab6:	9801      	ldr	r0, [sp, #4]
 8013ab8:	4621      	mov	r1, r4
 8013aba:	f103 3bff 	add.w	fp, r3, #4294967295
 8013abe:	f7ff fb06 	bl	80130ce <quorem>
 8013ac2:	4641      	mov	r1, r8
 8013ac4:	9002      	str	r0, [sp, #8]
 8013ac6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8013aca:	9801      	ldr	r0, [sp, #4]
 8013acc:	f000 fba2 	bl	8014214 <__mcmp>
 8013ad0:	462a      	mov	r2, r5
 8013ad2:	9006      	str	r0, [sp, #24]
 8013ad4:	4621      	mov	r1, r4
 8013ad6:	4648      	mov	r0, r9
 8013ad8:	f000 fbb8 	bl	801424c <__mdiff>
 8013adc:	68c2      	ldr	r2, [r0, #12]
 8013ade:	4606      	mov	r6, r0
 8013ae0:	b9fa      	cbnz	r2, 8013b22 <_dtoa_r+0x942>
 8013ae2:	4601      	mov	r1, r0
 8013ae4:	9801      	ldr	r0, [sp, #4]
 8013ae6:	f000 fb95 	bl	8014214 <__mcmp>
 8013aea:	4602      	mov	r2, r0
 8013aec:	4631      	mov	r1, r6
 8013aee:	4648      	mov	r0, r9
 8013af0:	920a      	str	r2, [sp, #40]	@ 0x28
 8013af2:	f000 f955 	bl	8013da0 <_Bfree>
 8013af6:	9b07      	ldr	r3, [sp, #28]
 8013af8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013afa:	9e05      	ldr	r6, [sp, #20]
 8013afc:	ea43 0102 	orr.w	r1, r3, r2
 8013b00:	9b08      	ldr	r3, [sp, #32]
 8013b02:	4319      	orrs	r1, r3
 8013b04:	d10f      	bne.n	8013b26 <_dtoa_r+0x946>
 8013b06:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8013b0a:	d028      	beq.n	8013b5e <_dtoa_r+0x97e>
 8013b0c:	9b06      	ldr	r3, [sp, #24]
 8013b0e:	2b00      	cmp	r3, #0
 8013b10:	dd02      	ble.n	8013b18 <_dtoa_r+0x938>
 8013b12:	9b02      	ldr	r3, [sp, #8]
 8013b14:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8013b18:	f88b a000 	strb.w	sl, [fp]
 8013b1c:	e639      	b.n	8013792 <_dtoa_r+0x5b2>
 8013b1e:	4628      	mov	r0, r5
 8013b20:	e7bd      	b.n	8013a9e <_dtoa_r+0x8be>
 8013b22:	2201      	movs	r2, #1
 8013b24:	e7e2      	b.n	8013aec <_dtoa_r+0x90c>
 8013b26:	9b06      	ldr	r3, [sp, #24]
 8013b28:	2b00      	cmp	r3, #0
 8013b2a:	db04      	blt.n	8013b36 <_dtoa_r+0x956>
 8013b2c:	9907      	ldr	r1, [sp, #28]
 8013b2e:	430b      	orrs	r3, r1
 8013b30:	9908      	ldr	r1, [sp, #32]
 8013b32:	430b      	orrs	r3, r1
 8013b34:	d120      	bne.n	8013b78 <_dtoa_r+0x998>
 8013b36:	2a00      	cmp	r2, #0
 8013b38:	ddee      	ble.n	8013b18 <_dtoa_r+0x938>
 8013b3a:	9901      	ldr	r1, [sp, #4]
 8013b3c:	2201      	movs	r2, #1
 8013b3e:	4648      	mov	r0, r9
 8013b40:	f000 fafc 	bl	801413c <__lshift>
 8013b44:	4621      	mov	r1, r4
 8013b46:	9001      	str	r0, [sp, #4]
 8013b48:	f000 fb64 	bl	8014214 <__mcmp>
 8013b4c:	2800      	cmp	r0, #0
 8013b4e:	dc03      	bgt.n	8013b58 <_dtoa_r+0x978>
 8013b50:	d1e2      	bne.n	8013b18 <_dtoa_r+0x938>
 8013b52:	f01a 0f01 	tst.w	sl, #1
 8013b56:	d0df      	beq.n	8013b18 <_dtoa_r+0x938>
 8013b58:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8013b5c:	d1d9      	bne.n	8013b12 <_dtoa_r+0x932>
 8013b5e:	2339      	movs	r3, #57	@ 0x39
 8013b60:	f88b 3000 	strb.w	r3, [fp]
 8013b64:	4633      	mov	r3, r6
 8013b66:	461e      	mov	r6, r3
 8013b68:	3b01      	subs	r3, #1
 8013b6a:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8013b6e:	2a39      	cmp	r2, #57	@ 0x39
 8013b70:	d053      	beq.n	8013c1a <_dtoa_r+0xa3a>
 8013b72:	3201      	adds	r2, #1
 8013b74:	701a      	strb	r2, [r3, #0]
 8013b76:	e60c      	b.n	8013792 <_dtoa_r+0x5b2>
 8013b78:	2a00      	cmp	r2, #0
 8013b7a:	dd07      	ble.n	8013b8c <_dtoa_r+0x9ac>
 8013b7c:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8013b80:	d0ed      	beq.n	8013b5e <_dtoa_r+0x97e>
 8013b82:	f10a 0301 	add.w	r3, sl, #1
 8013b86:	f88b 3000 	strb.w	r3, [fp]
 8013b8a:	e602      	b.n	8013792 <_dtoa_r+0x5b2>
 8013b8c:	9b05      	ldr	r3, [sp, #20]
 8013b8e:	9a05      	ldr	r2, [sp, #20]
 8013b90:	f803 ac01 	strb.w	sl, [r3, #-1]
 8013b94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013b96:	4293      	cmp	r3, r2
 8013b98:	d029      	beq.n	8013bee <_dtoa_r+0xa0e>
 8013b9a:	9901      	ldr	r1, [sp, #4]
 8013b9c:	2300      	movs	r3, #0
 8013b9e:	220a      	movs	r2, #10
 8013ba0:	4648      	mov	r0, r9
 8013ba2:	f000 f91f 	bl	8013de4 <__multadd>
 8013ba6:	45a8      	cmp	r8, r5
 8013ba8:	9001      	str	r0, [sp, #4]
 8013baa:	f04f 0300 	mov.w	r3, #0
 8013bae:	f04f 020a 	mov.w	r2, #10
 8013bb2:	4641      	mov	r1, r8
 8013bb4:	4648      	mov	r0, r9
 8013bb6:	d107      	bne.n	8013bc8 <_dtoa_r+0x9e8>
 8013bb8:	f000 f914 	bl	8013de4 <__multadd>
 8013bbc:	4680      	mov	r8, r0
 8013bbe:	4605      	mov	r5, r0
 8013bc0:	9b05      	ldr	r3, [sp, #20]
 8013bc2:	3301      	adds	r3, #1
 8013bc4:	9305      	str	r3, [sp, #20]
 8013bc6:	e775      	b.n	8013ab4 <_dtoa_r+0x8d4>
 8013bc8:	f000 f90c 	bl	8013de4 <__multadd>
 8013bcc:	4629      	mov	r1, r5
 8013bce:	4680      	mov	r8, r0
 8013bd0:	2300      	movs	r3, #0
 8013bd2:	220a      	movs	r2, #10
 8013bd4:	4648      	mov	r0, r9
 8013bd6:	f000 f905 	bl	8013de4 <__multadd>
 8013bda:	4605      	mov	r5, r0
 8013bdc:	e7f0      	b.n	8013bc0 <_dtoa_r+0x9e0>
 8013bde:	f1bb 0f00 	cmp.w	fp, #0
 8013be2:	bfcc      	ite	gt
 8013be4:	465e      	movgt	r6, fp
 8013be6:	2601      	movle	r6, #1
 8013be8:	443e      	add	r6, r7
 8013bea:	f04f 0800 	mov.w	r8, #0
 8013bee:	9901      	ldr	r1, [sp, #4]
 8013bf0:	2201      	movs	r2, #1
 8013bf2:	4648      	mov	r0, r9
 8013bf4:	f000 faa2 	bl	801413c <__lshift>
 8013bf8:	4621      	mov	r1, r4
 8013bfa:	9001      	str	r0, [sp, #4]
 8013bfc:	f000 fb0a 	bl	8014214 <__mcmp>
 8013c00:	2800      	cmp	r0, #0
 8013c02:	dcaf      	bgt.n	8013b64 <_dtoa_r+0x984>
 8013c04:	d102      	bne.n	8013c0c <_dtoa_r+0xa2c>
 8013c06:	f01a 0f01 	tst.w	sl, #1
 8013c0a:	d1ab      	bne.n	8013b64 <_dtoa_r+0x984>
 8013c0c:	4633      	mov	r3, r6
 8013c0e:	461e      	mov	r6, r3
 8013c10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013c14:	2a30      	cmp	r2, #48	@ 0x30
 8013c16:	d0fa      	beq.n	8013c0e <_dtoa_r+0xa2e>
 8013c18:	e5bb      	b.n	8013792 <_dtoa_r+0x5b2>
 8013c1a:	429f      	cmp	r7, r3
 8013c1c:	d1a3      	bne.n	8013b66 <_dtoa_r+0x986>
 8013c1e:	9b04      	ldr	r3, [sp, #16]
 8013c20:	3301      	adds	r3, #1
 8013c22:	9304      	str	r3, [sp, #16]
 8013c24:	2331      	movs	r3, #49	@ 0x31
 8013c26:	703b      	strb	r3, [r7, #0]
 8013c28:	e5b3      	b.n	8013792 <_dtoa_r+0x5b2>
 8013c2a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013c2c:	4f16      	ldr	r7, [pc, #88]	@ (8013c88 <_dtoa_r+0xaa8>)
 8013c2e:	b11b      	cbz	r3, 8013c38 <_dtoa_r+0xa58>
 8013c30:	f107 0308 	add.w	r3, r7, #8
 8013c34:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8013c36:	6013      	str	r3, [r2, #0]
 8013c38:	4638      	mov	r0, r7
 8013c3a:	b011      	add	sp, #68	@ 0x44
 8013c3c:	ecbd 8b02 	vpop	{d8}
 8013c40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c44:	9b07      	ldr	r3, [sp, #28]
 8013c46:	2b01      	cmp	r3, #1
 8013c48:	f77f ae36 	ble.w	80138b8 <_dtoa_r+0x6d8>
 8013c4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013c4e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013c50:	2001      	movs	r0, #1
 8013c52:	e656      	b.n	8013902 <_dtoa_r+0x722>
 8013c54:	f1bb 0f00 	cmp.w	fp, #0
 8013c58:	f77f aed7 	ble.w	8013a0a <_dtoa_r+0x82a>
 8013c5c:	463e      	mov	r6, r7
 8013c5e:	9801      	ldr	r0, [sp, #4]
 8013c60:	4621      	mov	r1, r4
 8013c62:	f7ff fa34 	bl	80130ce <quorem>
 8013c66:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8013c6a:	f806 ab01 	strb.w	sl, [r6], #1
 8013c6e:	1bf2      	subs	r2, r6, r7
 8013c70:	4593      	cmp	fp, r2
 8013c72:	ddb4      	ble.n	8013bde <_dtoa_r+0x9fe>
 8013c74:	9901      	ldr	r1, [sp, #4]
 8013c76:	2300      	movs	r3, #0
 8013c78:	220a      	movs	r2, #10
 8013c7a:	4648      	mov	r0, r9
 8013c7c:	f000 f8b2 	bl	8013de4 <__multadd>
 8013c80:	9001      	str	r0, [sp, #4]
 8013c82:	e7ec      	b.n	8013c5e <_dtoa_r+0xa7e>
 8013c84:	0801779c 	.word	0x0801779c
 8013c88:	08017720 	.word	0x08017720

08013c8c <_free_r>:
 8013c8c:	b538      	push	{r3, r4, r5, lr}
 8013c8e:	4605      	mov	r5, r0
 8013c90:	2900      	cmp	r1, #0
 8013c92:	d041      	beq.n	8013d18 <_free_r+0x8c>
 8013c94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013c98:	1f0c      	subs	r4, r1, #4
 8013c9a:	2b00      	cmp	r3, #0
 8013c9c:	bfb8      	it	lt
 8013c9e:	18e4      	addlt	r4, r4, r3
 8013ca0:	f7fe fc0e 	bl	80124c0 <__malloc_lock>
 8013ca4:	4a1d      	ldr	r2, [pc, #116]	@ (8013d1c <_free_r+0x90>)
 8013ca6:	6813      	ldr	r3, [r2, #0]
 8013ca8:	b933      	cbnz	r3, 8013cb8 <_free_r+0x2c>
 8013caa:	6063      	str	r3, [r4, #4]
 8013cac:	6014      	str	r4, [r2, #0]
 8013cae:	4628      	mov	r0, r5
 8013cb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013cb4:	f7fe bc0a 	b.w	80124cc <__malloc_unlock>
 8013cb8:	42a3      	cmp	r3, r4
 8013cba:	d908      	bls.n	8013cce <_free_r+0x42>
 8013cbc:	6820      	ldr	r0, [r4, #0]
 8013cbe:	1821      	adds	r1, r4, r0
 8013cc0:	428b      	cmp	r3, r1
 8013cc2:	bf01      	itttt	eq
 8013cc4:	6819      	ldreq	r1, [r3, #0]
 8013cc6:	685b      	ldreq	r3, [r3, #4]
 8013cc8:	1809      	addeq	r1, r1, r0
 8013cca:	6021      	streq	r1, [r4, #0]
 8013ccc:	e7ed      	b.n	8013caa <_free_r+0x1e>
 8013cce:	461a      	mov	r2, r3
 8013cd0:	685b      	ldr	r3, [r3, #4]
 8013cd2:	b10b      	cbz	r3, 8013cd8 <_free_r+0x4c>
 8013cd4:	42a3      	cmp	r3, r4
 8013cd6:	d9fa      	bls.n	8013cce <_free_r+0x42>
 8013cd8:	6811      	ldr	r1, [r2, #0]
 8013cda:	1850      	adds	r0, r2, r1
 8013cdc:	42a0      	cmp	r0, r4
 8013cde:	d10b      	bne.n	8013cf8 <_free_r+0x6c>
 8013ce0:	6820      	ldr	r0, [r4, #0]
 8013ce2:	4401      	add	r1, r0
 8013ce4:	1850      	adds	r0, r2, r1
 8013ce6:	4283      	cmp	r3, r0
 8013ce8:	6011      	str	r1, [r2, #0]
 8013cea:	d1e0      	bne.n	8013cae <_free_r+0x22>
 8013cec:	6818      	ldr	r0, [r3, #0]
 8013cee:	685b      	ldr	r3, [r3, #4]
 8013cf0:	6053      	str	r3, [r2, #4]
 8013cf2:	4408      	add	r0, r1
 8013cf4:	6010      	str	r0, [r2, #0]
 8013cf6:	e7da      	b.n	8013cae <_free_r+0x22>
 8013cf8:	d902      	bls.n	8013d00 <_free_r+0x74>
 8013cfa:	230c      	movs	r3, #12
 8013cfc:	602b      	str	r3, [r5, #0]
 8013cfe:	e7d6      	b.n	8013cae <_free_r+0x22>
 8013d00:	6820      	ldr	r0, [r4, #0]
 8013d02:	1821      	adds	r1, r4, r0
 8013d04:	428b      	cmp	r3, r1
 8013d06:	bf04      	itt	eq
 8013d08:	6819      	ldreq	r1, [r3, #0]
 8013d0a:	685b      	ldreq	r3, [r3, #4]
 8013d0c:	6063      	str	r3, [r4, #4]
 8013d0e:	bf04      	itt	eq
 8013d10:	1809      	addeq	r1, r1, r0
 8013d12:	6021      	streq	r1, [r4, #0]
 8013d14:	6054      	str	r4, [r2, #4]
 8013d16:	e7ca      	b.n	8013cae <_free_r+0x22>
 8013d18:	bd38      	pop	{r3, r4, r5, pc}
 8013d1a:	bf00      	nop
 8013d1c:	24009520 	.word	0x24009520

08013d20 <_Balloc>:
 8013d20:	b570      	push	{r4, r5, r6, lr}
 8013d22:	69c6      	ldr	r6, [r0, #28]
 8013d24:	4604      	mov	r4, r0
 8013d26:	460d      	mov	r5, r1
 8013d28:	b976      	cbnz	r6, 8013d48 <_Balloc+0x28>
 8013d2a:	2010      	movs	r0, #16
 8013d2c:	f7fe fb1e 	bl	801236c <malloc>
 8013d30:	4602      	mov	r2, r0
 8013d32:	61e0      	str	r0, [r4, #28]
 8013d34:	b920      	cbnz	r0, 8013d40 <_Balloc+0x20>
 8013d36:	4b18      	ldr	r3, [pc, #96]	@ (8013d98 <_Balloc+0x78>)
 8013d38:	4818      	ldr	r0, [pc, #96]	@ (8013d9c <_Balloc+0x7c>)
 8013d3a:	216b      	movs	r1, #107	@ 0x6b
 8013d3c:	f000 fd90 	bl	8014860 <__assert_func>
 8013d40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013d44:	6006      	str	r6, [r0, #0]
 8013d46:	60c6      	str	r6, [r0, #12]
 8013d48:	69e6      	ldr	r6, [r4, #28]
 8013d4a:	68f3      	ldr	r3, [r6, #12]
 8013d4c:	b183      	cbz	r3, 8013d70 <_Balloc+0x50>
 8013d4e:	69e3      	ldr	r3, [r4, #28]
 8013d50:	68db      	ldr	r3, [r3, #12]
 8013d52:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013d56:	b9b8      	cbnz	r0, 8013d88 <_Balloc+0x68>
 8013d58:	2101      	movs	r1, #1
 8013d5a:	fa01 f605 	lsl.w	r6, r1, r5
 8013d5e:	1d72      	adds	r2, r6, #5
 8013d60:	0092      	lsls	r2, r2, #2
 8013d62:	4620      	mov	r0, r4
 8013d64:	f000 fd9a 	bl	801489c <_calloc_r>
 8013d68:	b160      	cbz	r0, 8013d84 <_Balloc+0x64>
 8013d6a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013d6e:	e00e      	b.n	8013d8e <_Balloc+0x6e>
 8013d70:	2221      	movs	r2, #33	@ 0x21
 8013d72:	2104      	movs	r1, #4
 8013d74:	4620      	mov	r0, r4
 8013d76:	f000 fd91 	bl	801489c <_calloc_r>
 8013d7a:	69e3      	ldr	r3, [r4, #28]
 8013d7c:	60f0      	str	r0, [r6, #12]
 8013d7e:	68db      	ldr	r3, [r3, #12]
 8013d80:	2b00      	cmp	r3, #0
 8013d82:	d1e4      	bne.n	8013d4e <_Balloc+0x2e>
 8013d84:	2000      	movs	r0, #0
 8013d86:	bd70      	pop	{r4, r5, r6, pc}
 8013d88:	6802      	ldr	r2, [r0, #0]
 8013d8a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013d8e:	2300      	movs	r3, #0
 8013d90:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013d94:	e7f7      	b.n	8013d86 <_Balloc+0x66>
 8013d96:	bf00      	nop
 8013d98:	0801772d 	.word	0x0801772d
 8013d9c:	080177ad 	.word	0x080177ad

08013da0 <_Bfree>:
 8013da0:	b570      	push	{r4, r5, r6, lr}
 8013da2:	69c6      	ldr	r6, [r0, #28]
 8013da4:	4605      	mov	r5, r0
 8013da6:	460c      	mov	r4, r1
 8013da8:	b976      	cbnz	r6, 8013dc8 <_Bfree+0x28>
 8013daa:	2010      	movs	r0, #16
 8013dac:	f7fe fade 	bl	801236c <malloc>
 8013db0:	4602      	mov	r2, r0
 8013db2:	61e8      	str	r0, [r5, #28]
 8013db4:	b920      	cbnz	r0, 8013dc0 <_Bfree+0x20>
 8013db6:	4b09      	ldr	r3, [pc, #36]	@ (8013ddc <_Bfree+0x3c>)
 8013db8:	4809      	ldr	r0, [pc, #36]	@ (8013de0 <_Bfree+0x40>)
 8013dba:	218f      	movs	r1, #143	@ 0x8f
 8013dbc:	f000 fd50 	bl	8014860 <__assert_func>
 8013dc0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013dc4:	6006      	str	r6, [r0, #0]
 8013dc6:	60c6      	str	r6, [r0, #12]
 8013dc8:	b13c      	cbz	r4, 8013dda <_Bfree+0x3a>
 8013dca:	69eb      	ldr	r3, [r5, #28]
 8013dcc:	6862      	ldr	r2, [r4, #4]
 8013dce:	68db      	ldr	r3, [r3, #12]
 8013dd0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013dd4:	6021      	str	r1, [r4, #0]
 8013dd6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013dda:	bd70      	pop	{r4, r5, r6, pc}
 8013ddc:	0801772d 	.word	0x0801772d
 8013de0:	080177ad 	.word	0x080177ad

08013de4 <__multadd>:
 8013de4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013de8:	690d      	ldr	r5, [r1, #16]
 8013dea:	4607      	mov	r7, r0
 8013dec:	460c      	mov	r4, r1
 8013dee:	461e      	mov	r6, r3
 8013df0:	f101 0c14 	add.w	ip, r1, #20
 8013df4:	2000      	movs	r0, #0
 8013df6:	f8dc 3000 	ldr.w	r3, [ip]
 8013dfa:	b299      	uxth	r1, r3
 8013dfc:	fb02 6101 	mla	r1, r2, r1, r6
 8013e00:	0c1e      	lsrs	r6, r3, #16
 8013e02:	0c0b      	lsrs	r3, r1, #16
 8013e04:	fb02 3306 	mla	r3, r2, r6, r3
 8013e08:	b289      	uxth	r1, r1
 8013e0a:	3001      	adds	r0, #1
 8013e0c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013e10:	4285      	cmp	r5, r0
 8013e12:	f84c 1b04 	str.w	r1, [ip], #4
 8013e16:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013e1a:	dcec      	bgt.n	8013df6 <__multadd+0x12>
 8013e1c:	b30e      	cbz	r6, 8013e62 <__multadd+0x7e>
 8013e1e:	68a3      	ldr	r3, [r4, #8]
 8013e20:	42ab      	cmp	r3, r5
 8013e22:	dc19      	bgt.n	8013e58 <__multadd+0x74>
 8013e24:	6861      	ldr	r1, [r4, #4]
 8013e26:	4638      	mov	r0, r7
 8013e28:	3101      	adds	r1, #1
 8013e2a:	f7ff ff79 	bl	8013d20 <_Balloc>
 8013e2e:	4680      	mov	r8, r0
 8013e30:	b928      	cbnz	r0, 8013e3e <__multadd+0x5a>
 8013e32:	4602      	mov	r2, r0
 8013e34:	4b0c      	ldr	r3, [pc, #48]	@ (8013e68 <__multadd+0x84>)
 8013e36:	480d      	ldr	r0, [pc, #52]	@ (8013e6c <__multadd+0x88>)
 8013e38:	21ba      	movs	r1, #186	@ 0xba
 8013e3a:	f000 fd11 	bl	8014860 <__assert_func>
 8013e3e:	6922      	ldr	r2, [r4, #16]
 8013e40:	3202      	adds	r2, #2
 8013e42:	f104 010c 	add.w	r1, r4, #12
 8013e46:	0092      	lsls	r2, r2, #2
 8013e48:	300c      	adds	r0, #12
 8013e4a:	f7ff f932 	bl	80130b2 <memcpy>
 8013e4e:	4621      	mov	r1, r4
 8013e50:	4638      	mov	r0, r7
 8013e52:	f7ff ffa5 	bl	8013da0 <_Bfree>
 8013e56:	4644      	mov	r4, r8
 8013e58:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013e5c:	3501      	adds	r5, #1
 8013e5e:	615e      	str	r6, [r3, #20]
 8013e60:	6125      	str	r5, [r4, #16]
 8013e62:	4620      	mov	r0, r4
 8013e64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013e68:	0801779c 	.word	0x0801779c
 8013e6c:	080177ad 	.word	0x080177ad

08013e70 <__hi0bits>:
 8013e70:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013e74:	4603      	mov	r3, r0
 8013e76:	bf36      	itet	cc
 8013e78:	0403      	lslcc	r3, r0, #16
 8013e7a:	2000      	movcs	r0, #0
 8013e7c:	2010      	movcc	r0, #16
 8013e7e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013e82:	bf3c      	itt	cc
 8013e84:	021b      	lslcc	r3, r3, #8
 8013e86:	3008      	addcc	r0, #8
 8013e88:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013e8c:	bf3c      	itt	cc
 8013e8e:	011b      	lslcc	r3, r3, #4
 8013e90:	3004      	addcc	r0, #4
 8013e92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013e96:	bf3c      	itt	cc
 8013e98:	009b      	lslcc	r3, r3, #2
 8013e9a:	3002      	addcc	r0, #2
 8013e9c:	2b00      	cmp	r3, #0
 8013e9e:	db05      	blt.n	8013eac <__hi0bits+0x3c>
 8013ea0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013ea4:	f100 0001 	add.w	r0, r0, #1
 8013ea8:	bf08      	it	eq
 8013eaa:	2020      	moveq	r0, #32
 8013eac:	4770      	bx	lr

08013eae <__lo0bits>:
 8013eae:	6803      	ldr	r3, [r0, #0]
 8013eb0:	4602      	mov	r2, r0
 8013eb2:	f013 0007 	ands.w	r0, r3, #7
 8013eb6:	d00b      	beq.n	8013ed0 <__lo0bits+0x22>
 8013eb8:	07d9      	lsls	r1, r3, #31
 8013eba:	d421      	bmi.n	8013f00 <__lo0bits+0x52>
 8013ebc:	0798      	lsls	r0, r3, #30
 8013ebe:	bf49      	itett	mi
 8013ec0:	085b      	lsrmi	r3, r3, #1
 8013ec2:	089b      	lsrpl	r3, r3, #2
 8013ec4:	2001      	movmi	r0, #1
 8013ec6:	6013      	strmi	r3, [r2, #0]
 8013ec8:	bf5c      	itt	pl
 8013eca:	6013      	strpl	r3, [r2, #0]
 8013ecc:	2002      	movpl	r0, #2
 8013ece:	4770      	bx	lr
 8013ed0:	b299      	uxth	r1, r3
 8013ed2:	b909      	cbnz	r1, 8013ed8 <__lo0bits+0x2a>
 8013ed4:	0c1b      	lsrs	r3, r3, #16
 8013ed6:	2010      	movs	r0, #16
 8013ed8:	b2d9      	uxtb	r1, r3
 8013eda:	b909      	cbnz	r1, 8013ee0 <__lo0bits+0x32>
 8013edc:	3008      	adds	r0, #8
 8013ede:	0a1b      	lsrs	r3, r3, #8
 8013ee0:	0719      	lsls	r1, r3, #28
 8013ee2:	bf04      	itt	eq
 8013ee4:	091b      	lsreq	r3, r3, #4
 8013ee6:	3004      	addeq	r0, #4
 8013ee8:	0799      	lsls	r1, r3, #30
 8013eea:	bf04      	itt	eq
 8013eec:	089b      	lsreq	r3, r3, #2
 8013eee:	3002      	addeq	r0, #2
 8013ef0:	07d9      	lsls	r1, r3, #31
 8013ef2:	d403      	bmi.n	8013efc <__lo0bits+0x4e>
 8013ef4:	085b      	lsrs	r3, r3, #1
 8013ef6:	f100 0001 	add.w	r0, r0, #1
 8013efa:	d003      	beq.n	8013f04 <__lo0bits+0x56>
 8013efc:	6013      	str	r3, [r2, #0]
 8013efe:	4770      	bx	lr
 8013f00:	2000      	movs	r0, #0
 8013f02:	4770      	bx	lr
 8013f04:	2020      	movs	r0, #32
 8013f06:	4770      	bx	lr

08013f08 <__i2b>:
 8013f08:	b510      	push	{r4, lr}
 8013f0a:	460c      	mov	r4, r1
 8013f0c:	2101      	movs	r1, #1
 8013f0e:	f7ff ff07 	bl	8013d20 <_Balloc>
 8013f12:	4602      	mov	r2, r0
 8013f14:	b928      	cbnz	r0, 8013f22 <__i2b+0x1a>
 8013f16:	4b05      	ldr	r3, [pc, #20]	@ (8013f2c <__i2b+0x24>)
 8013f18:	4805      	ldr	r0, [pc, #20]	@ (8013f30 <__i2b+0x28>)
 8013f1a:	f240 1145 	movw	r1, #325	@ 0x145
 8013f1e:	f000 fc9f 	bl	8014860 <__assert_func>
 8013f22:	2301      	movs	r3, #1
 8013f24:	6144      	str	r4, [r0, #20]
 8013f26:	6103      	str	r3, [r0, #16]
 8013f28:	bd10      	pop	{r4, pc}
 8013f2a:	bf00      	nop
 8013f2c:	0801779c 	.word	0x0801779c
 8013f30:	080177ad 	.word	0x080177ad

08013f34 <__multiply>:
 8013f34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f38:	4614      	mov	r4, r2
 8013f3a:	690a      	ldr	r2, [r1, #16]
 8013f3c:	6923      	ldr	r3, [r4, #16]
 8013f3e:	429a      	cmp	r2, r3
 8013f40:	bfa8      	it	ge
 8013f42:	4623      	movge	r3, r4
 8013f44:	460f      	mov	r7, r1
 8013f46:	bfa4      	itt	ge
 8013f48:	460c      	movge	r4, r1
 8013f4a:	461f      	movge	r7, r3
 8013f4c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8013f50:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8013f54:	68a3      	ldr	r3, [r4, #8]
 8013f56:	6861      	ldr	r1, [r4, #4]
 8013f58:	eb0a 0609 	add.w	r6, sl, r9
 8013f5c:	42b3      	cmp	r3, r6
 8013f5e:	b085      	sub	sp, #20
 8013f60:	bfb8      	it	lt
 8013f62:	3101      	addlt	r1, #1
 8013f64:	f7ff fedc 	bl	8013d20 <_Balloc>
 8013f68:	b930      	cbnz	r0, 8013f78 <__multiply+0x44>
 8013f6a:	4602      	mov	r2, r0
 8013f6c:	4b44      	ldr	r3, [pc, #272]	@ (8014080 <__multiply+0x14c>)
 8013f6e:	4845      	ldr	r0, [pc, #276]	@ (8014084 <__multiply+0x150>)
 8013f70:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013f74:	f000 fc74 	bl	8014860 <__assert_func>
 8013f78:	f100 0514 	add.w	r5, r0, #20
 8013f7c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8013f80:	462b      	mov	r3, r5
 8013f82:	2200      	movs	r2, #0
 8013f84:	4543      	cmp	r3, r8
 8013f86:	d321      	bcc.n	8013fcc <__multiply+0x98>
 8013f88:	f107 0114 	add.w	r1, r7, #20
 8013f8c:	f104 0214 	add.w	r2, r4, #20
 8013f90:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8013f94:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8013f98:	9302      	str	r3, [sp, #8]
 8013f9a:	1b13      	subs	r3, r2, r4
 8013f9c:	3b15      	subs	r3, #21
 8013f9e:	f023 0303 	bic.w	r3, r3, #3
 8013fa2:	3304      	adds	r3, #4
 8013fa4:	f104 0715 	add.w	r7, r4, #21
 8013fa8:	42ba      	cmp	r2, r7
 8013faa:	bf38      	it	cc
 8013fac:	2304      	movcc	r3, #4
 8013fae:	9301      	str	r3, [sp, #4]
 8013fb0:	9b02      	ldr	r3, [sp, #8]
 8013fb2:	9103      	str	r1, [sp, #12]
 8013fb4:	428b      	cmp	r3, r1
 8013fb6:	d80c      	bhi.n	8013fd2 <__multiply+0x9e>
 8013fb8:	2e00      	cmp	r6, #0
 8013fba:	dd03      	ble.n	8013fc4 <__multiply+0x90>
 8013fbc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013fc0:	2b00      	cmp	r3, #0
 8013fc2:	d05b      	beq.n	801407c <__multiply+0x148>
 8013fc4:	6106      	str	r6, [r0, #16]
 8013fc6:	b005      	add	sp, #20
 8013fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013fcc:	f843 2b04 	str.w	r2, [r3], #4
 8013fd0:	e7d8      	b.n	8013f84 <__multiply+0x50>
 8013fd2:	f8b1 a000 	ldrh.w	sl, [r1]
 8013fd6:	f1ba 0f00 	cmp.w	sl, #0
 8013fda:	d024      	beq.n	8014026 <__multiply+0xf2>
 8013fdc:	f104 0e14 	add.w	lr, r4, #20
 8013fe0:	46a9      	mov	r9, r5
 8013fe2:	f04f 0c00 	mov.w	ip, #0
 8013fe6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8013fea:	f8d9 3000 	ldr.w	r3, [r9]
 8013fee:	fa1f fb87 	uxth.w	fp, r7
 8013ff2:	b29b      	uxth	r3, r3
 8013ff4:	fb0a 330b 	mla	r3, sl, fp, r3
 8013ff8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8013ffc:	f8d9 7000 	ldr.w	r7, [r9]
 8014000:	4463      	add	r3, ip
 8014002:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8014006:	fb0a c70b 	mla	r7, sl, fp, ip
 801400a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801400e:	b29b      	uxth	r3, r3
 8014010:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8014014:	4572      	cmp	r2, lr
 8014016:	f849 3b04 	str.w	r3, [r9], #4
 801401a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801401e:	d8e2      	bhi.n	8013fe6 <__multiply+0xb2>
 8014020:	9b01      	ldr	r3, [sp, #4]
 8014022:	f845 c003 	str.w	ip, [r5, r3]
 8014026:	9b03      	ldr	r3, [sp, #12]
 8014028:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801402c:	3104      	adds	r1, #4
 801402e:	f1b9 0f00 	cmp.w	r9, #0
 8014032:	d021      	beq.n	8014078 <__multiply+0x144>
 8014034:	682b      	ldr	r3, [r5, #0]
 8014036:	f104 0c14 	add.w	ip, r4, #20
 801403a:	46ae      	mov	lr, r5
 801403c:	f04f 0a00 	mov.w	sl, #0
 8014040:	f8bc b000 	ldrh.w	fp, [ip]
 8014044:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8014048:	fb09 770b 	mla	r7, r9, fp, r7
 801404c:	4457      	add	r7, sl
 801404e:	b29b      	uxth	r3, r3
 8014050:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8014054:	f84e 3b04 	str.w	r3, [lr], #4
 8014058:	f85c 3b04 	ldr.w	r3, [ip], #4
 801405c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014060:	f8be 3000 	ldrh.w	r3, [lr]
 8014064:	fb09 330a 	mla	r3, r9, sl, r3
 8014068:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 801406c:	4562      	cmp	r2, ip
 801406e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014072:	d8e5      	bhi.n	8014040 <__multiply+0x10c>
 8014074:	9f01      	ldr	r7, [sp, #4]
 8014076:	51eb      	str	r3, [r5, r7]
 8014078:	3504      	adds	r5, #4
 801407a:	e799      	b.n	8013fb0 <__multiply+0x7c>
 801407c:	3e01      	subs	r6, #1
 801407e:	e79b      	b.n	8013fb8 <__multiply+0x84>
 8014080:	0801779c 	.word	0x0801779c
 8014084:	080177ad 	.word	0x080177ad

08014088 <__pow5mult>:
 8014088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801408c:	4615      	mov	r5, r2
 801408e:	f012 0203 	ands.w	r2, r2, #3
 8014092:	4607      	mov	r7, r0
 8014094:	460e      	mov	r6, r1
 8014096:	d007      	beq.n	80140a8 <__pow5mult+0x20>
 8014098:	4c25      	ldr	r4, [pc, #148]	@ (8014130 <__pow5mult+0xa8>)
 801409a:	3a01      	subs	r2, #1
 801409c:	2300      	movs	r3, #0
 801409e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80140a2:	f7ff fe9f 	bl	8013de4 <__multadd>
 80140a6:	4606      	mov	r6, r0
 80140a8:	10ad      	asrs	r5, r5, #2
 80140aa:	d03d      	beq.n	8014128 <__pow5mult+0xa0>
 80140ac:	69fc      	ldr	r4, [r7, #28]
 80140ae:	b97c      	cbnz	r4, 80140d0 <__pow5mult+0x48>
 80140b0:	2010      	movs	r0, #16
 80140b2:	f7fe f95b 	bl	801236c <malloc>
 80140b6:	4602      	mov	r2, r0
 80140b8:	61f8      	str	r0, [r7, #28]
 80140ba:	b928      	cbnz	r0, 80140c8 <__pow5mult+0x40>
 80140bc:	4b1d      	ldr	r3, [pc, #116]	@ (8014134 <__pow5mult+0xac>)
 80140be:	481e      	ldr	r0, [pc, #120]	@ (8014138 <__pow5mult+0xb0>)
 80140c0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80140c4:	f000 fbcc 	bl	8014860 <__assert_func>
 80140c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80140cc:	6004      	str	r4, [r0, #0]
 80140ce:	60c4      	str	r4, [r0, #12]
 80140d0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80140d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80140d8:	b94c      	cbnz	r4, 80140ee <__pow5mult+0x66>
 80140da:	f240 2171 	movw	r1, #625	@ 0x271
 80140de:	4638      	mov	r0, r7
 80140e0:	f7ff ff12 	bl	8013f08 <__i2b>
 80140e4:	2300      	movs	r3, #0
 80140e6:	f8c8 0008 	str.w	r0, [r8, #8]
 80140ea:	4604      	mov	r4, r0
 80140ec:	6003      	str	r3, [r0, #0]
 80140ee:	f04f 0900 	mov.w	r9, #0
 80140f2:	07eb      	lsls	r3, r5, #31
 80140f4:	d50a      	bpl.n	801410c <__pow5mult+0x84>
 80140f6:	4631      	mov	r1, r6
 80140f8:	4622      	mov	r2, r4
 80140fa:	4638      	mov	r0, r7
 80140fc:	f7ff ff1a 	bl	8013f34 <__multiply>
 8014100:	4631      	mov	r1, r6
 8014102:	4680      	mov	r8, r0
 8014104:	4638      	mov	r0, r7
 8014106:	f7ff fe4b 	bl	8013da0 <_Bfree>
 801410a:	4646      	mov	r6, r8
 801410c:	106d      	asrs	r5, r5, #1
 801410e:	d00b      	beq.n	8014128 <__pow5mult+0xa0>
 8014110:	6820      	ldr	r0, [r4, #0]
 8014112:	b938      	cbnz	r0, 8014124 <__pow5mult+0x9c>
 8014114:	4622      	mov	r2, r4
 8014116:	4621      	mov	r1, r4
 8014118:	4638      	mov	r0, r7
 801411a:	f7ff ff0b 	bl	8013f34 <__multiply>
 801411e:	6020      	str	r0, [r4, #0]
 8014120:	f8c0 9000 	str.w	r9, [r0]
 8014124:	4604      	mov	r4, r0
 8014126:	e7e4      	b.n	80140f2 <__pow5mult+0x6a>
 8014128:	4630      	mov	r0, r6
 801412a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801412e:	bf00      	nop
 8014130:	08017808 	.word	0x08017808
 8014134:	0801772d 	.word	0x0801772d
 8014138:	080177ad 	.word	0x080177ad

0801413c <__lshift>:
 801413c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014140:	460c      	mov	r4, r1
 8014142:	6849      	ldr	r1, [r1, #4]
 8014144:	6923      	ldr	r3, [r4, #16]
 8014146:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801414a:	68a3      	ldr	r3, [r4, #8]
 801414c:	4607      	mov	r7, r0
 801414e:	4691      	mov	r9, r2
 8014150:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014154:	f108 0601 	add.w	r6, r8, #1
 8014158:	42b3      	cmp	r3, r6
 801415a:	db0b      	blt.n	8014174 <__lshift+0x38>
 801415c:	4638      	mov	r0, r7
 801415e:	f7ff fddf 	bl	8013d20 <_Balloc>
 8014162:	4605      	mov	r5, r0
 8014164:	b948      	cbnz	r0, 801417a <__lshift+0x3e>
 8014166:	4602      	mov	r2, r0
 8014168:	4b28      	ldr	r3, [pc, #160]	@ (801420c <__lshift+0xd0>)
 801416a:	4829      	ldr	r0, [pc, #164]	@ (8014210 <__lshift+0xd4>)
 801416c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8014170:	f000 fb76 	bl	8014860 <__assert_func>
 8014174:	3101      	adds	r1, #1
 8014176:	005b      	lsls	r3, r3, #1
 8014178:	e7ee      	b.n	8014158 <__lshift+0x1c>
 801417a:	2300      	movs	r3, #0
 801417c:	f100 0114 	add.w	r1, r0, #20
 8014180:	f100 0210 	add.w	r2, r0, #16
 8014184:	4618      	mov	r0, r3
 8014186:	4553      	cmp	r3, sl
 8014188:	db33      	blt.n	80141f2 <__lshift+0xb6>
 801418a:	6920      	ldr	r0, [r4, #16]
 801418c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014190:	f104 0314 	add.w	r3, r4, #20
 8014194:	f019 091f 	ands.w	r9, r9, #31
 8014198:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801419c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80141a0:	d02b      	beq.n	80141fa <__lshift+0xbe>
 80141a2:	f1c9 0e20 	rsb	lr, r9, #32
 80141a6:	468a      	mov	sl, r1
 80141a8:	2200      	movs	r2, #0
 80141aa:	6818      	ldr	r0, [r3, #0]
 80141ac:	fa00 f009 	lsl.w	r0, r0, r9
 80141b0:	4310      	orrs	r0, r2
 80141b2:	f84a 0b04 	str.w	r0, [sl], #4
 80141b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80141ba:	459c      	cmp	ip, r3
 80141bc:	fa22 f20e 	lsr.w	r2, r2, lr
 80141c0:	d8f3      	bhi.n	80141aa <__lshift+0x6e>
 80141c2:	ebac 0304 	sub.w	r3, ip, r4
 80141c6:	3b15      	subs	r3, #21
 80141c8:	f023 0303 	bic.w	r3, r3, #3
 80141cc:	3304      	adds	r3, #4
 80141ce:	f104 0015 	add.w	r0, r4, #21
 80141d2:	4584      	cmp	ip, r0
 80141d4:	bf38      	it	cc
 80141d6:	2304      	movcc	r3, #4
 80141d8:	50ca      	str	r2, [r1, r3]
 80141da:	b10a      	cbz	r2, 80141e0 <__lshift+0xa4>
 80141dc:	f108 0602 	add.w	r6, r8, #2
 80141e0:	3e01      	subs	r6, #1
 80141e2:	4638      	mov	r0, r7
 80141e4:	612e      	str	r6, [r5, #16]
 80141e6:	4621      	mov	r1, r4
 80141e8:	f7ff fdda 	bl	8013da0 <_Bfree>
 80141ec:	4628      	mov	r0, r5
 80141ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80141f2:	f842 0f04 	str.w	r0, [r2, #4]!
 80141f6:	3301      	adds	r3, #1
 80141f8:	e7c5      	b.n	8014186 <__lshift+0x4a>
 80141fa:	3904      	subs	r1, #4
 80141fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8014200:	f841 2f04 	str.w	r2, [r1, #4]!
 8014204:	459c      	cmp	ip, r3
 8014206:	d8f9      	bhi.n	80141fc <__lshift+0xc0>
 8014208:	e7ea      	b.n	80141e0 <__lshift+0xa4>
 801420a:	bf00      	nop
 801420c:	0801779c 	.word	0x0801779c
 8014210:	080177ad 	.word	0x080177ad

08014214 <__mcmp>:
 8014214:	690a      	ldr	r2, [r1, #16]
 8014216:	4603      	mov	r3, r0
 8014218:	6900      	ldr	r0, [r0, #16]
 801421a:	1a80      	subs	r0, r0, r2
 801421c:	b530      	push	{r4, r5, lr}
 801421e:	d10e      	bne.n	801423e <__mcmp+0x2a>
 8014220:	3314      	adds	r3, #20
 8014222:	3114      	adds	r1, #20
 8014224:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8014228:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801422c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8014230:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8014234:	4295      	cmp	r5, r2
 8014236:	d003      	beq.n	8014240 <__mcmp+0x2c>
 8014238:	d205      	bcs.n	8014246 <__mcmp+0x32>
 801423a:	f04f 30ff 	mov.w	r0, #4294967295
 801423e:	bd30      	pop	{r4, r5, pc}
 8014240:	42a3      	cmp	r3, r4
 8014242:	d3f3      	bcc.n	801422c <__mcmp+0x18>
 8014244:	e7fb      	b.n	801423e <__mcmp+0x2a>
 8014246:	2001      	movs	r0, #1
 8014248:	e7f9      	b.n	801423e <__mcmp+0x2a>
	...

0801424c <__mdiff>:
 801424c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014250:	4689      	mov	r9, r1
 8014252:	4606      	mov	r6, r0
 8014254:	4611      	mov	r1, r2
 8014256:	4648      	mov	r0, r9
 8014258:	4614      	mov	r4, r2
 801425a:	f7ff ffdb 	bl	8014214 <__mcmp>
 801425e:	1e05      	subs	r5, r0, #0
 8014260:	d112      	bne.n	8014288 <__mdiff+0x3c>
 8014262:	4629      	mov	r1, r5
 8014264:	4630      	mov	r0, r6
 8014266:	f7ff fd5b 	bl	8013d20 <_Balloc>
 801426a:	4602      	mov	r2, r0
 801426c:	b928      	cbnz	r0, 801427a <__mdiff+0x2e>
 801426e:	4b3f      	ldr	r3, [pc, #252]	@ (801436c <__mdiff+0x120>)
 8014270:	f240 2137 	movw	r1, #567	@ 0x237
 8014274:	483e      	ldr	r0, [pc, #248]	@ (8014370 <__mdiff+0x124>)
 8014276:	f000 faf3 	bl	8014860 <__assert_func>
 801427a:	2301      	movs	r3, #1
 801427c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014280:	4610      	mov	r0, r2
 8014282:	b003      	add	sp, #12
 8014284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014288:	bfbc      	itt	lt
 801428a:	464b      	movlt	r3, r9
 801428c:	46a1      	movlt	r9, r4
 801428e:	4630      	mov	r0, r6
 8014290:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8014294:	bfba      	itte	lt
 8014296:	461c      	movlt	r4, r3
 8014298:	2501      	movlt	r5, #1
 801429a:	2500      	movge	r5, #0
 801429c:	f7ff fd40 	bl	8013d20 <_Balloc>
 80142a0:	4602      	mov	r2, r0
 80142a2:	b918      	cbnz	r0, 80142ac <__mdiff+0x60>
 80142a4:	4b31      	ldr	r3, [pc, #196]	@ (801436c <__mdiff+0x120>)
 80142a6:	f240 2145 	movw	r1, #581	@ 0x245
 80142aa:	e7e3      	b.n	8014274 <__mdiff+0x28>
 80142ac:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80142b0:	6926      	ldr	r6, [r4, #16]
 80142b2:	60c5      	str	r5, [r0, #12]
 80142b4:	f109 0310 	add.w	r3, r9, #16
 80142b8:	f109 0514 	add.w	r5, r9, #20
 80142bc:	f104 0e14 	add.w	lr, r4, #20
 80142c0:	f100 0b14 	add.w	fp, r0, #20
 80142c4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80142c8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80142cc:	9301      	str	r3, [sp, #4]
 80142ce:	46d9      	mov	r9, fp
 80142d0:	f04f 0c00 	mov.w	ip, #0
 80142d4:	9b01      	ldr	r3, [sp, #4]
 80142d6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80142da:	f853 af04 	ldr.w	sl, [r3, #4]!
 80142de:	9301      	str	r3, [sp, #4]
 80142e0:	fa1f f38a 	uxth.w	r3, sl
 80142e4:	4619      	mov	r1, r3
 80142e6:	b283      	uxth	r3, r0
 80142e8:	1acb      	subs	r3, r1, r3
 80142ea:	0c00      	lsrs	r0, r0, #16
 80142ec:	4463      	add	r3, ip
 80142ee:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80142f2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80142f6:	b29b      	uxth	r3, r3
 80142f8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80142fc:	4576      	cmp	r6, lr
 80142fe:	f849 3b04 	str.w	r3, [r9], #4
 8014302:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014306:	d8e5      	bhi.n	80142d4 <__mdiff+0x88>
 8014308:	1b33      	subs	r3, r6, r4
 801430a:	3b15      	subs	r3, #21
 801430c:	f023 0303 	bic.w	r3, r3, #3
 8014310:	3415      	adds	r4, #21
 8014312:	3304      	adds	r3, #4
 8014314:	42a6      	cmp	r6, r4
 8014316:	bf38      	it	cc
 8014318:	2304      	movcc	r3, #4
 801431a:	441d      	add	r5, r3
 801431c:	445b      	add	r3, fp
 801431e:	461e      	mov	r6, r3
 8014320:	462c      	mov	r4, r5
 8014322:	4544      	cmp	r4, r8
 8014324:	d30e      	bcc.n	8014344 <__mdiff+0xf8>
 8014326:	f108 0103 	add.w	r1, r8, #3
 801432a:	1b49      	subs	r1, r1, r5
 801432c:	f021 0103 	bic.w	r1, r1, #3
 8014330:	3d03      	subs	r5, #3
 8014332:	45a8      	cmp	r8, r5
 8014334:	bf38      	it	cc
 8014336:	2100      	movcc	r1, #0
 8014338:	440b      	add	r3, r1
 801433a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801433e:	b191      	cbz	r1, 8014366 <__mdiff+0x11a>
 8014340:	6117      	str	r7, [r2, #16]
 8014342:	e79d      	b.n	8014280 <__mdiff+0x34>
 8014344:	f854 1b04 	ldr.w	r1, [r4], #4
 8014348:	46e6      	mov	lr, ip
 801434a:	0c08      	lsrs	r0, r1, #16
 801434c:	fa1c fc81 	uxtah	ip, ip, r1
 8014350:	4471      	add	r1, lr
 8014352:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8014356:	b289      	uxth	r1, r1
 8014358:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801435c:	f846 1b04 	str.w	r1, [r6], #4
 8014360:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014364:	e7dd      	b.n	8014322 <__mdiff+0xd6>
 8014366:	3f01      	subs	r7, #1
 8014368:	e7e7      	b.n	801433a <__mdiff+0xee>
 801436a:	bf00      	nop
 801436c:	0801779c 	.word	0x0801779c
 8014370:	080177ad 	.word	0x080177ad

08014374 <__d2b>:
 8014374:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014378:	460f      	mov	r7, r1
 801437a:	2101      	movs	r1, #1
 801437c:	ec59 8b10 	vmov	r8, r9, d0
 8014380:	4616      	mov	r6, r2
 8014382:	f7ff fccd 	bl	8013d20 <_Balloc>
 8014386:	4604      	mov	r4, r0
 8014388:	b930      	cbnz	r0, 8014398 <__d2b+0x24>
 801438a:	4602      	mov	r2, r0
 801438c:	4b23      	ldr	r3, [pc, #140]	@ (801441c <__d2b+0xa8>)
 801438e:	4824      	ldr	r0, [pc, #144]	@ (8014420 <__d2b+0xac>)
 8014390:	f240 310f 	movw	r1, #783	@ 0x30f
 8014394:	f000 fa64 	bl	8014860 <__assert_func>
 8014398:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801439c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80143a0:	b10d      	cbz	r5, 80143a6 <__d2b+0x32>
 80143a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80143a6:	9301      	str	r3, [sp, #4]
 80143a8:	f1b8 0300 	subs.w	r3, r8, #0
 80143ac:	d023      	beq.n	80143f6 <__d2b+0x82>
 80143ae:	4668      	mov	r0, sp
 80143b0:	9300      	str	r3, [sp, #0]
 80143b2:	f7ff fd7c 	bl	8013eae <__lo0bits>
 80143b6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80143ba:	b1d0      	cbz	r0, 80143f2 <__d2b+0x7e>
 80143bc:	f1c0 0320 	rsb	r3, r0, #32
 80143c0:	fa02 f303 	lsl.w	r3, r2, r3
 80143c4:	430b      	orrs	r3, r1
 80143c6:	40c2      	lsrs	r2, r0
 80143c8:	6163      	str	r3, [r4, #20]
 80143ca:	9201      	str	r2, [sp, #4]
 80143cc:	9b01      	ldr	r3, [sp, #4]
 80143ce:	61a3      	str	r3, [r4, #24]
 80143d0:	2b00      	cmp	r3, #0
 80143d2:	bf0c      	ite	eq
 80143d4:	2201      	moveq	r2, #1
 80143d6:	2202      	movne	r2, #2
 80143d8:	6122      	str	r2, [r4, #16]
 80143da:	b1a5      	cbz	r5, 8014406 <__d2b+0x92>
 80143dc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80143e0:	4405      	add	r5, r0
 80143e2:	603d      	str	r5, [r7, #0]
 80143e4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80143e8:	6030      	str	r0, [r6, #0]
 80143ea:	4620      	mov	r0, r4
 80143ec:	b003      	add	sp, #12
 80143ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80143f2:	6161      	str	r1, [r4, #20]
 80143f4:	e7ea      	b.n	80143cc <__d2b+0x58>
 80143f6:	a801      	add	r0, sp, #4
 80143f8:	f7ff fd59 	bl	8013eae <__lo0bits>
 80143fc:	9b01      	ldr	r3, [sp, #4]
 80143fe:	6163      	str	r3, [r4, #20]
 8014400:	3020      	adds	r0, #32
 8014402:	2201      	movs	r2, #1
 8014404:	e7e8      	b.n	80143d8 <__d2b+0x64>
 8014406:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801440a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801440e:	6038      	str	r0, [r7, #0]
 8014410:	6918      	ldr	r0, [r3, #16]
 8014412:	f7ff fd2d 	bl	8013e70 <__hi0bits>
 8014416:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801441a:	e7e5      	b.n	80143e8 <__d2b+0x74>
 801441c:	0801779c 	.word	0x0801779c
 8014420:	080177ad 	.word	0x080177ad

08014424 <__ssputs_r>:
 8014424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014428:	688e      	ldr	r6, [r1, #8]
 801442a:	461f      	mov	r7, r3
 801442c:	42be      	cmp	r6, r7
 801442e:	680b      	ldr	r3, [r1, #0]
 8014430:	4682      	mov	sl, r0
 8014432:	460c      	mov	r4, r1
 8014434:	4690      	mov	r8, r2
 8014436:	d82d      	bhi.n	8014494 <__ssputs_r+0x70>
 8014438:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801443c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014440:	d026      	beq.n	8014490 <__ssputs_r+0x6c>
 8014442:	6965      	ldr	r5, [r4, #20]
 8014444:	6909      	ldr	r1, [r1, #16]
 8014446:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801444a:	eba3 0901 	sub.w	r9, r3, r1
 801444e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014452:	1c7b      	adds	r3, r7, #1
 8014454:	444b      	add	r3, r9
 8014456:	106d      	asrs	r5, r5, #1
 8014458:	429d      	cmp	r5, r3
 801445a:	bf38      	it	cc
 801445c:	461d      	movcc	r5, r3
 801445e:	0553      	lsls	r3, r2, #21
 8014460:	d527      	bpl.n	80144b2 <__ssputs_r+0x8e>
 8014462:	4629      	mov	r1, r5
 8014464:	f7fd ffac 	bl	80123c0 <_malloc_r>
 8014468:	4606      	mov	r6, r0
 801446a:	b360      	cbz	r0, 80144c6 <__ssputs_r+0xa2>
 801446c:	6921      	ldr	r1, [r4, #16]
 801446e:	464a      	mov	r2, r9
 8014470:	f7fe fe1f 	bl	80130b2 <memcpy>
 8014474:	89a3      	ldrh	r3, [r4, #12]
 8014476:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801447a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801447e:	81a3      	strh	r3, [r4, #12]
 8014480:	6126      	str	r6, [r4, #16]
 8014482:	6165      	str	r5, [r4, #20]
 8014484:	444e      	add	r6, r9
 8014486:	eba5 0509 	sub.w	r5, r5, r9
 801448a:	6026      	str	r6, [r4, #0]
 801448c:	60a5      	str	r5, [r4, #8]
 801448e:	463e      	mov	r6, r7
 8014490:	42be      	cmp	r6, r7
 8014492:	d900      	bls.n	8014496 <__ssputs_r+0x72>
 8014494:	463e      	mov	r6, r7
 8014496:	6820      	ldr	r0, [r4, #0]
 8014498:	4632      	mov	r2, r6
 801449a:	4641      	mov	r1, r8
 801449c:	f000 f9c6 	bl	801482c <memmove>
 80144a0:	68a3      	ldr	r3, [r4, #8]
 80144a2:	1b9b      	subs	r3, r3, r6
 80144a4:	60a3      	str	r3, [r4, #8]
 80144a6:	6823      	ldr	r3, [r4, #0]
 80144a8:	4433      	add	r3, r6
 80144aa:	6023      	str	r3, [r4, #0]
 80144ac:	2000      	movs	r0, #0
 80144ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80144b2:	462a      	mov	r2, r5
 80144b4:	f000 fa18 	bl	80148e8 <_realloc_r>
 80144b8:	4606      	mov	r6, r0
 80144ba:	2800      	cmp	r0, #0
 80144bc:	d1e0      	bne.n	8014480 <__ssputs_r+0x5c>
 80144be:	6921      	ldr	r1, [r4, #16]
 80144c0:	4650      	mov	r0, sl
 80144c2:	f7ff fbe3 	bl	8013c8c <_free_r>
 80144c6:	230c      	movs	r3, #12
 80144c8:	f8ca 3000 	str.w	r3, [sl]
 80144cc:	89a3      	ldrh	r3, [r4, #12]
 80144ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80144d2:	81a3      	strh	r3, [r4, #12]
 80144d4:	f04f 30ff 	mov.w	r0, #4294967295
 80144d8:	e7e9      	b.n	80144ae <__ssputs_r+0x8a>
	...

080144dc <_svfiprintf_r>:
 80144dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80144e0:	4698      	mov	r8, r3
 80144e2:	898b      	ldrh	r3, [r1, #12]
 80144e4:	061b      	lsls	r3, r3, #24
 80144e6:	b09d      	sub	sp, #116	@ 0x74
 80144e8:	4607      	mov	r7, r0
 80144ea:	460d      	mov	r5, r1
 80144ec:	4614      	mov	r4, r2
 80144ee:	d510      	bpl.n	8014512 <_svfiprintf_r+0x36>
 80144f0:	690b      	ldr	r3, [r1, #16]
 80144f2:	b973      	cbnz	r3, 8014512 <_svfiprintf_r+0x36>
 80144f4:	2140      	movs	r1, #64	@ 0x40
 80144f6:	f7fd ff63 	bl	80123c0 <_malloc_r>
 80144fa:	6028      	str	r0, [r5, #0]
 80144fc:	6128      	str	r0, [r5, #16]
 80144fe:	b930      	cbnz	r0, 801450e <_svfiprintf_r+0x32>
 8014500:	230c      	movs	r3, #12
 8014502:	603b      	str	r3, [r7, #0]
 8014504:	f04f 30ff 	mov.w	r0, #4294967295
 8014508:	b01d      	add	sp, #116	@ 0x74
 801450a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801450e:	2340      	movs	r3, #64	@ 0x40
 8014510:	616b      	str	r3, [r5, #20]
 8014512:	2300      	movs	r3, #0
 8014514:	9309      	str	r3, [sp, #36]	@ 0x24
 8014516:	2320      	movs	r3, #32
 8014518:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801451c:	f8cd 800c 	str.w	r8, [sp, #12]
 8014520:	2330      	movs	r3, #48	@ 0x30
 8014522:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80146c0 <_svfiprintf_r+0x1e4>
 8014526:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801452a:	f04f 0901 	mov.w	r9, #1
 801452e:	4623      	mov	r3, r4
 8014530:	469a      	mov	sl, r3
 8014532:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014536:	b10a      	cbz	r2, 801453c <_svfiprintf_r+0x60>
 8014538:	2a25      	cmp	r2, #37	@ 0x25
 801453a:	d1f9      	bne.n	8014530 <_svfiprintf_r+0x54>
 801453c:	ebba 0b04 	subs.w	fp, sl, r4
 8014540:	d00b      	beq.n	801455a <_svfiprintf_r+0x7e>
 8014542:	465b      	mov	r3, fp
 8014544:	4622      	mov	r2, r4
 8014546:	4629      	mov	r1, r5
 8014548:	4638      	mov	r0, r7
 801454a:	f7ff ff6b 	bl	8014424 <__ssputs_r>
 801454e:	3001      	adds	r0, #1
 8014550:	f000 80a7 	beq.w	80146a2 <_svfiprintf_r+0x1c6>
 8014554:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014556:	445a      	add	r2, fp
 8014558:	9209      	str	r2, [sp, #36]	@ 0x24
 801455a:	f89a 3000 	ldrb.w	r3, [sl]
 801455e:	2b00      	cmp	r3, #0
 8014560:	f000 809f 	beq.w	80146a2 <_svfiprintf_r+0x1c6>
 8014564:	2300      	movs	r3, #0
 8014566:	f04f 32ff 	mov.w	r2, #4294967295
 801456a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801456e:	f10a 0a01 	add.w	sl, sl, #1
 8014572:	9304      	str	r3, [sp, #16]
 8014574:	9307      	str	r3, [sp, #28]
 8014576:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801457a:	931a      	str	r3, [sp, #104]	@ 0x68
 801457c:	4654      	mov	r4, sl
 801457e:	2205      	movs	r2, #5
 8014580:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014584:	484e      	ldr	r0, [pc, #312]	@ (80146c0 <_svfiprintf_r+0x1e4>)
 8014586:	f7eb feab 	bl	80002e0 <memchr>
 801458a:	9a04      	ldr	r2, [sp, #16]
 801458c:	b9d8      	cbnz	r0, 80145c6 <_svfiprintf_r+0xea>
 801458e:	06d0      	lsls	r0, r2, #27
 8014590:	bf44      	itt	mi
 8014592:	2320      	movmi	r3, #32
 8014594:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014598:	0711      	lsls	r1, r2, #28
 801459a:	bf44      	itt	mi
 801459c:	232b      	movmi	r3, #43	@ 0x2b
 801459e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80145a2:	f89a 3000 	ldrb.w	r3, [sl]
 80145a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80145a8:	d015      	beq.n	80145d6 <_svfiprintf_r+0xfa>
 80145aa:	9a07      	ldr	r2, [sp, #28]
 80145ac:	4654      	mov	r4, sl
 80145ae:	2000      	movs	r0, #0
 80145b0:	f04f 0c0a 	mov.w	ip, #10
 80145b4:	4621      	mov	r1, r4
 80145b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80145ba:	3b30      	subs	r3, #48	@ 0x30
 80145bc:	2b09      	cmp	r3, #9
 80145be:	d94b      	bls.n	8014658 <_svfiprintf_r+0x17c>
 80145c0:	b1b0      	cbz	r0, 80145f0 <_svfiprintf_r+0x114>
 80145c2:	9207      	str	r2, [sp, #28]
 80145c4:	e014      	b.n	80145f0 <_svfiprintf_r+0x114>
 80145c6:	eba0 0308 	sub.w	r3, r0, r8
 80145ca:	fa09 f303 	lsl.w	r3, r9, r3
 80145ce:	4313      	orrs	r3, r2
 80145d0:	9304      	str	r3, [sp, #16]
 80145d2:	46a2      	mov	sl, r4
 80145d4:	e7d2      	b.n	801457c <_svfiprintf_r+0xa0>
 80145d6:	9b03      	ldr	r3, [sp, #12]
 80145d8:	1d19      	adds	r1, r3, #4
 80145da:	681b      	ldr	r3, [r3, #0]
 80145dc:	9103      	str	r1, [sp, #12]
 80145de:	2b00      	cmp	r3, #0
 80145e0:	bfbb      	ittet	lt
 80145e2:	425b      	neglt	r3, r3
 80145e4:	f042 0202 	orrlt.w	r2, r2, #2
 80145e8:	9307      	strge	r3, [sp, #28]
 80145ea:	9307      	strlt	r3, [sp, #28]
 80145ec:	bfb8      	it	lt
 80145ee:	9204      	strlt	r2, [sp, #16]
 80145f0:	7823      	ldrb	r3, [r4, #0]
 80145f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80145f4:	d10a      	bne.n	801460c <_svfiprintf_r+0x130>
 80145f6:	7863      	ldrb	r3, [r4, #1]
 80145f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80145fa:	d132      	bne.n	8014662 <_svfiprintf_r+0x186>
 80145fc:	9b03      	ldr	r3, [sp, #12]
 80145fe:	1d1a      	adds	r2, r3, #4
 8014600:	681b      	ldr	r3, [r3, #0]
 8014602:	9203      	str	r2, [sp, #12]
 8014604:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014608:	3402      	adds	r4, #2
 801460a:	9305      	str	r3, [sp, #20]
 801460c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80146d0 <_svfiprintf_r+0x1f4>
 8014610:	7821      	ldrb	r1, [r4, #0]
 8014612:	2203      	movs	r2, #3
 8014614:	4650      	mov	r0, sl
 8014616:	f7eb fe63 	bl	80002e0 <memchr>
 801461a:	b138      	cbz	r0, 801462c <_svfiprintf_r+0x150>
 801461c:	9b04      	ldr	r3, [sp, #16]
 801461e:	eba0 000a 	sub.w	r0, r0, sl
 8014622:	2240      	movs	r2, #64	@ 0x40
 8014624:	4082      	lsls	r2, r0
 8014626:	4313      	orrs	r3, r2
 8014628:	3401      	adds	r4, #1
 801462a:	9304      	str	r3, [sp, #16]
 801462c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014630:	4824      	ldr	r0, [pc, #144]	@ (80146c4 <_svfiprintf_r+0x1e8>)
 8014632:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014636:	2206      	movs	r2, #6
 8014638:	f7eb fe52 	bl	80002e0 <memchr>
 801463c:	2800      	cmp	r0, #0
 801463e:	d036      	beq.n	80146ae <_svfiprintf_r+0x1d2>
 8014640:	4b21      	ldr	r3, [pc, #132]	@ (80146c8 <_svfiprintf_r+0x1ec>)
 8014642:	bb1b      	cbnz	r3, 801468c <_svfiprintf_r+0x1b0>
 8014644:	9b03      	ldr	r3, [sp, #12]
 8014646:	3307      	adds	r3, #7
 8014648:	f023 0307 	bic.w	r3, r3, #7
 801464c:	3308      	adds	r3, #8
 801464e:	9303      	str	r3, [sp, #12]
 8014650:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014652:	4433      	add	r3, r6
 8014654:	9309      	str	r3, [sp, #36]	@ 0x24
 8014656:	e76a      	b.n	801452e <_svfiprintf_r+0x52>
 8014658:	fb0c 3202 	mla	r2, ip, r2, r3
 801465c:	460c      	mov	r4, r1
 801465e:	2001      	movs	r0, #1
 8014660:	e7a8      	b.n	80145b4 <_svfiprintf_r+0xd8>
 8014662:	2300      	movs	r3, #0
 8014664:	3401      	adds	r4, #1
 8014666:	9305      	str	r3, [sp, #20]
 8014668:	4619      	mov	r1, r3
 801466a:	f04f 0c0a 	mov.w	ip, #10
 801466e:	4620      	mov	r0, r4
 8014670:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014674:	3a30      	subs	r2, #48	@ 0x30
 8014676:	2a09      	cmp	r2, #9
 8014678:	d903      	bls.n	8014682 <_svfiprintf_r+0x1a6>
 801467a:	2b00      	cmp	r3, #0
 801467c:	d0c6      	beq.n	801460c <_svfiprintf_r+0x130>
 801467e:	9105      	str	r1, [sp, #20]
 8014680:	e7c4      	b.n	801460c <_svfiprintf_r+0x130>
 8014682:	fb0c 2101 	mla	r1, ip, r1, r2
 8014686:	4604      	mov	r4, r0
 8014688:	2301      	movs	r3, #1
 801468a:	e7f0      	b.n	801466e <_svfiprintf_r+0x192>
 801468c:	ab03      	add	r3, sp, #12
 801468e:	9300      	str	r3, [sp, #0]
 8014690:	462a      	mov	r2, r5
 8014692:	4b0e      	ldr	r3, [pc, #56]	@ (80146cc <_svfiprintf_r+0x1f0>)
 8014694:	a904      	add	r1, sp, #16
 8014696:	4638      	mov	r0, r7
 8014698:	f7fd ffae 	bl	80125f8 <_printf_float>
 801469c:	1c42      	adds	r2, r0, #1
 801469e:	4606      	mov	r6, r0
 80146a0:	d1d6      	bne.n	8014650 <_svfiprintf_r+0x174>
 80146a2:	89ab      	ldrh	r3, [r5, #12]
 80146a4:	065b      	lsls	r3, r3, #25
 80146a6:	f53f af2d 	bmi.w	8014504 <_svfiprintf_r+0x28>
 80146aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80146ac:	e72c      	b.n	8014508 <_svfiprintf_r+0x2c>
 80146ae:	ab03      	add	r3, sp, #12
 80146b0:	9300      	str	r3, [sp, #0]
 80146b2:	462a      	mov	r2, r5
 80146b4:	4b05      	ldr	r3, [pc, #20]	@ (80146cc <_svfiprintf_r+0x1f0>)
 80146b6:	a904      	add	r1, sp, #16
 80146b8:	4638      	mov	r0, r7
 80146ba:	f7fe fa25 	bl	8012b08 <_printf_i>
 80146be:	e7ed      	b.n	801469c <_svfiprintf_r+0x1c0>
 80146c0:	08017908 	.word	0x08017908
 80146c4:	08017912 	.word	0x08017912
 80146c8:	080125f9 	.word	0x080125f9
 80146cc:	08014425 	.word	0x08014425
 80146d0:	0801790e 	.word	0x0801790e

080146d4 <__sflush_r>:
 80146d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80146d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80146dc:	0716      	lsls	r6, r2, #28
 80146de:	4605      	mov	r5, r0
 80146e0:	460c      	mov	r4, r1
 80146e2:	d454      	bmi.n	801478e <__sflush_r+0xba>
 80146e4:	684b      	ldr	r3, [r1, #4]
 80146e6:	2b00      	cmp	r3, #0
 80146e8:	dc02      	bgt.n	80146f0 <__sflush_r+0x1c>
 80146ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80146ec:	2b00      	cmp	r3, #0
 80146ee:	dd48      	ble.n	8014782 <__sflush_r+0xae>
 80146f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80146f2:	2e00      	cmp	r6, #0
 80146f4:	d045      	beq.n	8014782 <__sflush_r+0xae>
 80146f6:	2300      	movs	r3, #0
 80146f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80146fc:	682f      	ldr	r7, [r5, #0]
 80146fe:	6a21      	ldr	r1, [r4, #32]
 8014700:	602b      	str	r3, [r5, #0]
 8014702:	d030      	beq.n	8014766 <__sflush_r+0x92>
 8014704:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014706:	89a3      	ldrh	r3, [r4, #12]
 8014708:	0759      	lsls	r1, r3, #29
 801470a:	d505      	bpl.n	8014718 <__sflush_r+0x44>
 801470c:	6863      	ldr	r3, [r4, #4]
 801470e:	1ad2      	subs	r2, r2, r3
 8014710:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014712:	b10b      	cbz	r3, 8014718 <__sflush_r+0x44>
 8014714:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014716:	1ad2      	subs	r2, r2, r3
 8014718:	2300      	movs	r3, #0
 801471a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801471c:	6a21      	ldr	r1, [r4, #32]
 801471e:	4628      	mov	r0, r5
 8014720:	47b0      	blx	r6
 8014722:	1c43      	adds	r3, r0, #1
 8014724:	89a3      	ldrh	r3, [r4, #12]
 8014726:	d106      	bne.n	8014736 <__sflush_r+0x62>
 8014728:	6829      	ldr	r1, [r5, #0]
 801472a:	291d      	cmp	r1, #29
 801472c:	d82b      	bhi.n	8014786 <__sflush_r+0xb2>
 801472e:	4a2a      	ldr	r2, [pc, #168]	@ (80147d8 <__sflush_r+0x104>)
 8014730:	410a      	asrs	r2, r1
 8014732:	07d6      	lsls	r6, r2, #31
 8014734:	d427      	bmi.n	8014786 <__sflush_r+0xb2>
 8014736:	2200      	movs	r2, #0
 8014738:	6062      	str	r2, [r4, #4]
 801473a:	04d9      	lsls	r1, r3, #19
 801473c:	6922      	ldr	r2, [r4, #16]
 801473e:	6022      	str	r2, [r4, #0]
 8014740:	d504      	bpl.n	801474c <__sflush_r+0x78>
 8014742:	1c42      	adds	r2, r0, #1
 8014744:	d101      	bne.n	801474a <__sflush_r+0x76>
 8014746:	682b      	ldr	r3, [r5, #0]
 8014748:	b903      	cbnz	r3, 801474c <__sflush_r+0x78>
 801474a:	6560      	str	r0, [r4, #84]	@ 0x54
 801474c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801474e:	602f      	str	r7, [r5, #0]
 8014750:	b1b9      	cbz	r1, 8014782 <__sflush_r+0xae>
 8014752:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014756:	4299      	cmp	r1, r3
 8014758:	d002      	beq.n	8014760 <__sflush_r+0x8c>
 801475a:	4628      	mov	r0, r5
 801475c:	f7ff fa96 	bl	8013c8c <_free_r>
 8014760:	2300      	movs	r3, #0
 8014762:	6363      	str	r3, [r4, #52]	@ 0x34
 8014764:	e00d      	b.n	8014782 <__sflush_r+0xae>
 8014766:	2301      	movs	r3, #1
 8014768:	4628      	mov	r0, r5
 801476a:	47b0      	blx	r6
 801476c:	4602      	mov	r2, r0
 801476e:	1c50      	adds	r0, r2, #1
 8014770:	d1c9      	bne.n	8014706 <__sflush_r+0x32>
 8014772:	682b      	ldr	r3, [r5, #0]
 8014774:	2b00      	cmp	r3, #0
 8014776:	d0c6      	beq.n	8014706 <__sflush_r+0x32>
 8014778:	2b1d      	cmp	r3, #29
 801477a:	d001      	beq.n	8014780 <__sflush_r+0xac>
 801477c:	2b16      	cmp	r3, #22
 801477e:	d11e      	bne.n	80147be <__sflush_r+0xea>
 8014780:	602f      	str	r7, [r5, #0]
 8014782:	2000      	movs	r0, #0
 8014784:	e022      	b.n	80147cc <__sflush_r+0xf8>
 8014786:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801478a:	b21b      	sxth	r3, r3
 801478c:	e01b      	b.n	80147c6 <__sflush_r+0xf2>
 801478e:	690f      	ldr	r7, [r1, #16]
 8014790:	2f00      	cmp	r7, #0
 8014792:	d0f6      	beq.n	8014782 <__sflush_r+0xae>
 8014794:	0793      	lsls	r3, r2, #30
 8014796:	680e      	ldr	r6, [r1, #0]
 8014798:	bf08      	it	eq
 801479a:	694b      	ldreq	r3, [r1, #20]
 801479c:	600f      	str	r7, [r1, #0]
 801479e:	bf18      	it	ne
 80147a0:	2300      	movne	r3, #0
 80147a2:	eba6 0807 	sub.w	r8, r6, r7
 80147a6:	608b      	str	r3, [r1, #8]
 80147a8:	f1b8 0f00 	cmp.w	r8, #0
 80147ac:	dde9      	ble.n	8014782 <__sflush_r+0xae>
 80147ae:	6a21      	ldr	r1, [r4, #32]
 80147b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80147b2:	4643      	mov	r3, r8
 80147b4:	463a      	mov	r2, r7
 80147b6:	4628      	mov	r0, r5
 80147b8:	47b0      	blx	r6
 80147ba:	2800      	cmp	r0, #0
 80147bc:	dc08      	bgt.n	80147d0 <__sflush_r+0xfc>
 80147be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80147c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80147c6:	81a3      	strh	r3, [r4, #12]
 80147c8:	f04f 30ff 	mov.w	r0, #4294967295
 80147cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80147d0:	4407      	add	r7, r0
 80147d2:	eba8 0800 	sub.w	r8, r8, r0
 80147d6:	e7e7      	b.n	80147a8 <__sflush_r+0xd4>
 80147d8:	dfbffffe 	.word	0xdfbffffe

080147dc <_fflush_r>:
 80147dc:	b538      	push	{r3, r4, r5, lr}
 80147de:	690b      	ldr	r3, [r1, #16]
 80147e0:	4605      	mov	r5, r0
 80147e2:	460c      	mov	r4, r1
 80147e4:	b913      	cbnz	r3, 80147ec <_fflush_r+0x10>
 80147e6:	2500      	movs	r5, #0
 80147e8:	4628      	mov	r0, r5
 80147ea:	bd38      	pop	{r3, r4, r5, pc}
 80147ec:	b118      	cbz	r0, 80147f6 <_fflush_r+0x1a>
 80147ee:	6a03      	ldr	r3, [r0, #32]
 80147f0:	b90b      	cbnz	r3, 80147f6 <_fflush_r+0x1a>
 80147f2:	f7fe fb35 	bl	8012e60 <__sinit>
 80147f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80147fa:	2b00      	cmp	r3, #0
 80147fc:	d0f3      	beq.n	80147e6 <_fflush_r+0xa>
 80147fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014800:	07d0      	lsls	r0, r2, #31
 8014802:	d404      	bmi.n	801480e <_fflush_r+0x32>
 8014804:	0599      	lsls	r1, r3, #22
 8014806:	d402      	bmi.n	801480e <_fflush_r+0x32>
 8014808:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801480a:	f7fe fc50 	bl	80130ae <__retarget_lock_acquire_recursive>
 801480e:	4628      	mov	r0, r5
 8014810:	4621      	mov	r1, r4
 8014812:	f7ff ff5f 	bl	80146d4 <__sflush_r>
 8014816:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014818:	07da      	lsls	r2, r3, #31
 801481a:	4605      	mov	r5, r0
 801481c:	d4e4      	bmi.n	80147e8 <_fflush_r+0xc>
 801481e:	89a3      	ldrh	r3, [r4, #12]
 8014820:	059b      	lsls	r3, r3, #22
 8014822:	d4e1      	bmi.n	80147e8 <_fflush_r+0xc>
 8014824:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014826:	f7fe fc43 	bl	80130b0 <__retarget_lock_release_recursive>
 801482a:	e7dd      	b.n	80147e8 <_fflush_r+0xc>

0801482c <memmove>:
 801482c:	4288      	cmp	r0, r1
 801482e:	b510      	push	{r4, lr}
 8014830:	eb01 0402 	add.w	r4, r1, r2
 8014834:	d902      	bls.n	801483c <memmove+0x10>
 8014836:	4284      	cmp	r4, r0
 8014838:	4623      	mov	r3, r4
 801483a:	d807      	bhi.n	801484c <memmove+0x20>
 801483c:	1e43      	subs	r3, r0, #1
 801483e:	42a1      	cmp	r1, r4
 8014840:	d008      	beq.n	8014854 <memmove+0x28>
 8014842:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014846:	f803 2f01 	strb.w	r2, [r3, #1]!
 801484a:	e7f8      	b.n	801483e <memmove+0x12>
 801484c:	4402      	add	r2, r0
 801484e:	4601      	mov	r1, r0
 8014850:	428a      	cmp	r2, r1
 8014852:	d100      	bne.n	8014856 <memmove+0x2a>
 8014854:	bd10      	pop	{r4, pc}
 8014856:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801485a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801485e:	e7f7      	b.n	8014850 <memmove+0x24>

08014860 <__assert_func>:
 8014860:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014862:	4614      	mov	r4, r2
 8014864:	461a      	mov	r2, r3
 8014866:	4b09      	ldr	r3, [pc, #36]	@ (801488c <__assert_func+0x2c>)
 8014868:	681b      	ldr	r3, [r3, #0]
 801486a:	4605      	mov	r5, r0
 801486c:	68d8      	ldr	r0, [r3, #12]
 801486e:	b954      	cbnz	r4, 8014886 <__assert_func+0x26>
 8014870:	4b07      	ldr	r3, [pc, #28]	@ (8014890 <__assert_func+0x30>)
 8014872:	461c      	mov	r4, r3
 8014874:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014878:	9100      	str	r1, [sp, #0]
 801487a:	462b      	mov	r3, r5
 801487c:	4905      	ldr	r1, [pc, #20]	@ (8014894 <__assert_func+0x34>)
 801487e:	f000 f86f 	bl	8014960 <fiprintf>
 8014882:	f000 f87f 	bl	8014984 <abort>
 8014886:	4b04      	ldr	r3, [pc, #16]	@ (8014898 <__assert_func+0x38>)
 8014888:	e7f4      	b.n	8014874 <__assert_func+0x14>
 801488a:	bf00      	nop
 801488c:	24000138 	.word	0x24000138
 8014890:	0801795e 	.word	0x0801795e
 8014894:	08017930 	.word	0x08017930
 8014898:	08017923 	.word	0x08017923

0801489c <_calloc_r>:
 801489c:	b570      	push	{r4, r5, r6, lr}
 801489e:	fba1 5402 	umull	r5, r4, r1, r2
 80148a2:	b93c      	cbnz	r4, 80148b4 <_calloc_r+0x18>
 80148a4:	4629      	mov	r1, r5
 80148a6:	f7fd fd8b 	bl	80123c0 <_malloc_r>
 80148aa:	4606      	mov	r6, r0
 80148ac:	b928      	cbnz	r0, 80148ba <_calloc_r+0x1e>
 80148ae:	2600      	movs	r6, #0
 80148b0:	4630      	mov	r0, r6
 80148b2:	bd70      	pop	{r4, r5, r6, pc}
 80148b4:	220c      	movs	r2, #12
 80148b6:	6002      	str	r2, [r0, #0]
 80148b8:	e7f9      	b.n	80148ae <_calloc_r+0x12>
 80148ba:	462a      	mov	r2, r5
 80148bc:	4621      	mov	r1, r4
 80148be:	f7fe fb68 	bl	8012f92 <memset>
 80148c2:	e7f5      	b.n	80148b0 <_calloc_r+0x14>

080148c4 <__ascii_mbtowc>:
 80148c4:	b082      	sub	sp, #8
 80148c6:	b901      	cbnz	r1, 80148ca <__ascii_mbtowc+0x6>
 80148c8:	a901      	add	r1, sp, #4
 80148ca:	b142      	cbz	r2, 80148de <__ascii_mbtowc+0x1a>
 80148cc:	b14b      	cbz	r3, 80148e2 <__ascii_mbtowc+0x1e>
 80148ce:	7813      	ldrb	r3, [r2, #0]
 80148d0:	600b      	str	r3, [r1, #0]
 80148d2:	7812      	ldrb	r2, [r2, #0]
 80148d4:	1e10      	subs	r0, r2, #0
 80148d6:	bf18      	it	ne
 80148d8:	2001      	movne	r0, #1
 80148da:	b002      	add	sp, #8
 80148dc:	4770      	bx	lr
 80148de:	4610      	mov	r0, r2
 80148e0:	e7fb      	b.n	80148da <__ascii_mbtowc+0x16>
 80148e2:	f06f 0001 	mvn.w	r0, #1
 80148e6:	e7f8      	b.n	80148da <__ascii_mbtowc+0x16>

080148e8 <_realloc_r>:
 80148e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80148ec:	4680      	mov	r8, r0
 80148ee:	4615      	mov	r5, r2
 80148f0:	460c      	mov	r4, r1
 80148f2:	b921      	cbnz	r1, 80148fe <_realloc_r+0x16>
 80148f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80148f8:	4611      	mov	r1, r2
 80148fa:	f7fd bd61 	b.w	80123c0 <_malloc_r>
 80148fe:	b92a      	cbnz	r2, 801490c <_realloc_r+0x24>
 8014900:	f7ff f9c4 	bl	8013c8c <_free_r>
 8014904:	2400      	movs	r4, #0
 8014906:	4620      	mov	r0, r4
 8014908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801490c:	f000 f841 	bl	8014992 <_malloc_usable_size_r>
 8014910:	4285      	cmp	r5, r0
 8014912:	4606      	mov	r6, r0
 8014914:	d802      	bhi.n	801491c <_realloc_r+0x34>
 8014916:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801491a:	d8f4      	bhi.n	8014906 <_realloc_r+0x1e>
 801491c:	4629      	mov	r1, r5
 801491e:	4640      	mov	r0, r8
 8014920:	f7fd fd4e 	bl	80123c0 <_malloc_r>
 8014924:	4607      	mov	r7, r0
 8014926:	2800      	cmp	r0, #0
 8014928:	d0ec      	beq.n	8014904 <_realloc_r+0x1c>
 801492a:	42b5      	cmp	r5, r6
 801492c:	462a      	mov	r2, r5
 801492e:	4621      	mov	r1, r4
 8014930:	bf28      	it	cs
 8014932:	4632      	movcs	r2, r6
 8014934:	f7fe fbbd 	bl	80130b2 <memcpy>
 8014938:	4621      	mov	r1, r4
 801493a:	4640      	mov	r0, r8
 801493c:	f7ff f9a6 	bl	8013c8c <_free_r>
 8014940:	463c      	mov	r4, r7
 8014942:	e7e0      	b.n	8014906 <_realloc_r+0x1e>

08014944 <__ascii_wctomb>:
 8014944:	4603      	mov	r3, r0
 8014946:	4608      	mov	r0, r1
 8014948:	b141      	cbz	r1, 801495c <__ascii_wctomb+0x18>
 801494a:	2aff      	cmp	r2, #255	@ 0xff
 801494c:	d904      	bls.n	8014958 <__ascii_wctomb+0x14>
 801494e:	228a      	movs	r2, #138	@ 0x8a
 8014950:	601a      	str	r2, [r3, #0]
 8014952:	f04f 30ff 	mov.w	r0, #4294967295
 8014956:	4770      	bx	lr
 8014958:	700a      	strb	r2, [r1, #0]
 801495a:	2001      	movs	r0, #1
 801495c:	4770      	bx	lr
	...

08014960 <fiprintf>:
 8014960:	b40e      	push	{r1, r2, r3}
 8014962:	b503      	push	{r0, r1, lr}
 8014964:	4601      	mov	r1, r0
 8014966:	ab03      	add	r3, sp, #12
 8014968:	4805      	ldr	r0, [pc, #20]	@ (8014980 <fiprintf+0x20>)
 801496a:	f853 2b04 	ldr.w	r2, [r3], #4
 801496e:	6800      	ldr	r0, [r0, #0]
 8014970:	9301      	str	r3, [sp, #4]
 8014972:	f000 f83f 	bl	80149f4 <_vfiprintf_r>
 8014976:	b002      	add	sp, #8
 8014978:	f85d eb04 	ldr.w	lr, [sp], #4
 801497c:	b003      	add	sp, #12
 801497e:	4770      	bx	lr
 8014980:	24000138 	.word	0x24000138

08014984 <abort>:
 8014984:	b508      	push	{r3, lr}
 8014986:	2006      	movs	r0, #6
 8014988:	f000 fa08 	bl	8014d9c <raise>
 801498c:	2001      	movs	r0, #1
 801498e:	f7ec ffe3 	bl	8001958 <_exit>

08014992 <_malloc_usable_size_r>:
 8014992:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014996:	1f18      	subs	r0, r3, #4
 8014998:	2b00      	cmp	r3, #0
 801499a:	bfbc      	itt	lt
 801499c:	580b      	ldrlt	r3, [r1, r0]
 801499e:	18c0      	addlt	r0, r0, r3
 80149a0:	4770      	bx	lr

080149a2 <__sfputc_r>:
 80149a2:	6893      	ldr	r3, [r2, #8]
 80149a4:	3b01      	subs	r3, #1
 80149a6:	2b00      	cmp	r3, #0
 80149a8:	b410      	push	{r4}
 80149aa:	6093      	str	r3, [r2, #8]
 80149ac:	da08      	bge.n	80149c0 <__sfputc_r+0x1e>
 80149ae:	6994      	ldr	r4, [r2, #24]
 80149b0:	42a3      	cmp	r3, r4
 80149b2:	db01      	blt.n	80149b8 <__sfputc_r+0x16>
 80149b4:	290a      	cmp	r1, #10
 80149b6:	d103      	bne.n	80149c0 <__sfputc_r+0x1e>
 80149b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80149bc:	f000 b932 	b.w	8014c24 <__swbuf_r>
 80149c0:	6813      	ldr	r3, [r2, #0]
 80149c2:	1c58      	adds	r0, r3, #1
 80149c4:	6010      	str	r0, [r2, #0]
 80149c6:	7019      	strb	r1, [r3, #0]
 80149c8:	4608      	mov	r0, r1
 80149ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80149ce:	4770      	bx	lr

080149d0 <__sfputs_r>:
 80149d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80149d2:	4606      	mov	r6, r0
 80149d4:	460f      	mov	r7, r1
 80149d6:	4614      	mov	r4, r2
 80149d8:	18d5      	adds	r5, r2, r3
 80149da:	42ac      	cmp	r4, r5
 80149dc:	d101      	bne.n	80149e2 <__sfputs_r+0x12>
 80149de:	2000      	movs	r0, #0
 80149e0:	e007      	b.n	80149f2 <__sfputs_r+0x22>
 80149e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80149e6:	463a      	mov	r2, r7
 80149e8:	4630      	mov	r0, r6
 80149ea:	f7ff ffda 	bl	80149a2 <__sfputc_r>
 80149ee:	1c43      	adds	r3, r0, #1
 80149f0:	d1f3      	bne.n	80149da <__sfputs_r+0xa>
 80149f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080149f4 <_vfiprintf_r>:
 80149f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80149f8:	460d      	mov	r5, r1
 80149fa:	b09d      	sub	sp, #116	@ 0x74
 80149fc:	4614      	mov	r4, r2
 80149fe:	4698      	mov	r8, r3
 8014a00:	4606      	mov	r6, r0
 8014a02:	b118      	cbz	r0, 8014a0c <_vfiprintf_r+0x18>
 8014a04:	6a03      	ldr	r3, [r0, #32]
 8014a06:	b90b      	cbnz	r3, 8014a0c <_vfiprintf_r+0x18>
 8014a08:	f7fe fa2a 	bl	8012e60 <__sinit>
 8014a0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014a0e:	07d9      	lsls	r1, r3, #31
 8014a10:	d405      	bmi.n	8014a1e <_vfiprintf_r+0x2a>
 8014a12:	89ab      	ldrh	r3, [r5, #12]
 8014a14:	059a      	lsls	r2, r3, #22
 8014a16:	d402      	bmi.n	8014a1e <_vfiprintf_r+0x2a>
 8014a18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014a1a:	f7fe fb48 	bl	80130ae <__retarget_lock_acquire_recursive>
 8014a1e:	89ab      	ldrh	r3, [r5, #12]
 8014a20:	071b      	lsls	r3, r3, #28
 8014a22:	d501      	bpl.n	8014a28 <_vfiprintf_r+0x34>
 8014a24:	692b      	ldr	r3, [r5, #16]
 8014a26:	b99b      	cbnz	r3, 8014a50 <_vfiprintf_r+0x5c>
 8014a28:	4629      	mov	r1, r5
 8014a2a:	4630      	mov	r0, r6
 8014a2c:	f000 f938 	bl	8014ca0 <__swsetup_r>
 8014a30:	b170      	cbz	r0, 8014a50 <_vfiprintf_r+0x5c>
 8014a32:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014a34:	07dc      	lsls	r4, r3, #31
 8014a36:	d504      	bpl.n	8014a42 <_vfiprintf_r+0x4e>
 8014a38:	f04f 30ff 	mov.w	r0, #4294967295
 8014a3c:	b01d      	add	sp, #116	@ 0x74
 8014a3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014a42:	89ab      	ldrh	r3, [r5, #12]
 8014a44:	0598      	lsls	r0, r3, #22
 8014a46:	d4f7      	bmi.n	8014a38 <_vfiprintf_r+0x44>
 8014a48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014a4a:	f7fe fb31 	bl	80130b0 <__retarget_lock_release_recursive>
 8014a4e:	e7f3      	b.n	8014a38 <_vfiprintf_r+0x44>
 8014a50:	2300      	movs	r3, #0
 8014a52:	9309      	str	r3, [sp, #36]	@ 0x24
 8014a54:	2320      	movs	r3, #32
 8014a56:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014a5a:	f8cd 800c 	str.w	r8, [sp, #12]
 8014a5e:	2330      	movs	r3, #48	@ 0x30
 8014a60:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8014c10 <_vfiprintf_r+0x21c>
 8014a64:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014a68:	f04f 0901 	mov.w	r9, #1
 8014a6c:	4623      	mov	r3, r4
 8014a6e:	469a      	mov	sl, r3
 8014a70:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014a74:	b10a      	cbz	r2, 8014a7a <_vfiprintf_r+0x86>
 8014a76:	2a25      	cmp	r2, #37	@ 0x25
 8014a78:	d1f9      	bne.n	8014a6e <_vfiprintf_r+0x7a>
 8014a7a:	ebba 0b04 	subs.w	fp, sl, r4
 8014a7e:	d00b      	beq.n	8014a98 <_vfiprintf_r+0xa4>
 8014a80:	465b      	mov	r3, fp
 8014a82:	4622      	mov	r2, r4
 8014a84:	4629      	mov	r1, r5
 8014a86:	4630      	mov	r0, r6
 8014a88:	f7ff ffa2 	bl	80149d0 <__sfputs_r>
 8014a8c:	3001      	adds	r0, #1
 8014a8e:	f000 80a7 	beq.w	8014be0 <_vfiprintf_r+0x1ec>
 8014a92:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014a94:	445a      	add	r2, fp
 8014a96:	9209      	str	r2, [sp, #36]	@ 0x24
 8014a98:	f89a 3000 	ldrb.w	r3, [sl]
 8014a9c:	2b00      	cmp	r3, #0
 8014a9e:	f000 809f 	beq.w	8014be0 <_vfiprintf_r+0x1ec>
 8014aa2:	2300      	movs	r3, #0
 8014aa4:	f04f 32ff 	mov.w	r2, #4294967295
 8014aa8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014aac:	f10a 0a01 	add.w	sl, sl, #1
 8014ab0:	9304      	str	r3, [sp, #16]
 8014ab2:	9307      	str	r3, [sp, #28]
 8014ab4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014ab8:	931a      	str	r3, [sp, #104]	@ 0x68
 8014aba:	4654      	mov	r4, sl
 8014abc:	2205      	movs	r2, #5
 8014abe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014ac2:	4853      	ldr	r0, [pc, #332]	@ (8014c10 <_vfiprintf_r+0x21c>)
 8014ac4:	f7eb fc0c 	bl	80002e0 <memchr>
 8014ac8:	9a04      	ldr	r2, [sp, #16]
 8014aca:	b9d8      	cbnz	r0, 8014b04 <_vfiprintf_r+0x110>
 8014acc:	06d1      	lsls	r1, r2, #27
 8014ace:	bf44      	itt	mi
 8014ad0:	2320      	movmi	r3, #32
 8014ad2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014ad6:	0713      	lsls	r3, r2, #28
 8014ad8:	bf44      	itt	mi
 8014ada:	232b      	movmi	r3, #43	@ 0x2b
 8014adc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014ae0:	f89a 3000 	ldrb.w	r3, [sl]
 8014ae4:	2b2a      	cmp	r3, #42	@ 0x2a
 8014ae6:	d015      	beq.n	8014b14 <_vfiprintf_r+0x120>
 8014ae8:	9a07      	ldr	r2, [sp, #28]
 8014aea:	4654      	mov	r4, sl
 8014aec:	2000      	movs	r0, #0
 8014aee:	f04f 0c0a 	mov.w	ip, #10
 8014af2:	4621      	mov	r1, r4
 8014af4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014af8:	3b30      	subs	r3, #48	@ 0x30
 8014afa:	2b09      	cmp	r3, #9
 8014afc:	d94b      	bls.n	8014b96 <_vfiprintf_r+0x1a2>
 8014afe:	b1b0      	cbz	r0, 8014b2e <_vfiprintf_r+0x13a>
 8014b00:	9207      	str	r2, [sp, #28]
 8014b02:	e014      	b.n	8014b2e <_vfiprintf_r+0x13a>
 8014b04:	eba0 0308 	sub.w	r3, r0, r8
 8014b08:	fa09 f303 	lsl.w	r3, r9, r3
 8014b0c:	4313      	orrs	r3, r2
 8014b0e:	9304      	str	r3, [sp, #16]
 8014b10:	46a2      	mov	sl, r4
 8014b12:	e7d2      	b.n	8014aba <_vfiprintf_r+0xc6>
 8014b14:	9b03      	ldr	r3, [sp, #12]
 8014b16:	1d19      	adds	r1, r3, #4
 8014b18:	681b      	ldr	r3, [r3, #0]
 8014b1a:	9103      	str	r1, [sp, #12]
 8014b1c:	2b00      	cmp	r3, #0
 8014b1e:	bfbb      	ittet	lt
 8014b20:	425b      	neglt	r3, r3
 8014b22:	f042 0202 	orrlt.w	r2, r2, #2
 8014b26:	9307      	strge	r3, [sp, #28]
 8014b28:	9307      	strlt	r3, [sp, #28]
 8014b2a:	bfb8      	it	lt
 8014b2c:	9204      	strlt	r2, [sp, #16]
 8014b2e:	7823      	ldrb	r3, [r4, #0]
 8014b30:	2b2e      	cmp	r3, #46	@ 0x2e
 8014b32:	d10a      	bne.n	8014b4a <_vfiprintf_r+0x156>
 8014b34:	7863      	ldrb	r3, [r4, #1]
 8014b36:	2b2a      	cmp	r3, #42	@ 0x2a
 8014b38:	d132      	bne.n	8014ba0 <_vfiprintf_r+0x1ac>
 8014b3a:	9b03      	ldr	r3, [sp, #12]
 8014b3c:	1d1a      	adds	r2, r3, #4
 8014b3e:	681b      	ldr	r3, [r3, #0]
 8014b40:	9203      	str	r2, [sp, #12]
 8014b42:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014b46:	3402      	adds	r4, #2
 8014b48:	9305      	str	r3, [sp, #20]
 8014b4a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8014c20 <_vfiprintf_r+0x22c>
 8014b4e:	7821      	ldrb	r1, [r4, #0]
 8014b50:	2203      	movs	r2, #3
 8014b52:	4650      	mov	r0, sl
 8014b54:	f7eb fbc4 	bl	80002e0 <memchr>
 8014b58:	b138      	cbz	r0, 8014b6a <_vfiprintf_r+0x176>
 8014b5a:	9b04      	ldr	r3, [sp, #16]
 8014b5c:	eba0 000a 	sub.w	r0, r0, sl
 8014b60:	2240      	movs	r2, #64	@ 0x40
 8014b62:	4082      	lsls	r2, r0
 8014b64:	4313      	orrs	r3, r2
 8014b66:	3401      	adds	r4, #1
 8014b68:	9304      	str	r3, [sp, #16]
 8014b6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014b6e:	4829      	ldr	r0, [pc, #164]	@ (8014c14 <_vfiprintf_r+0x220>)
 8014b70:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014b74:	2206      	movs	r2, #6
 8014b76:	f7eb fbb3 	bl	80002e0 <memchr>
 8014b7a:	2800      	cmp	r0, #0
 8014b7c:	d03f      	beq.n	8014bfe <_vfiprintf_r+0x20a>
 8014b7e:	4b26      	ldr	r3, [pc, #152]	@ (8014c18 <_vfiprintf_r+0x224>)
 8014b80:	bb1b      	cbnz	r3, 8014bca <_vfiprintf_r+0x1d6>
 8014b82:	9b03      	ldr	r3, [sp, #12]
 8014b84:	3307      	adds	r3, #7
 8014b86:	f023 0307 	bic.w	r3, r3, #7
 8014b8a:	3308      	adds	r3, #8
 8014b8c:	9303      	str	r3, [sp, #12]
 8014b8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014b90:	443b      	add	r3, r7
 8014b92:	9309      	str	r3, [sp, #36]	@ 0x24
 8014b94:	e76a      	b.n	8014a6c <_vfiprintf_r+0x78>
 8014b96:	fb0c 3202 	mla	r2, ip, r2, r3
 8014b9a:	460c      	mov	r4, r1
 8014b9c:	2001      	movs	r0, #1
 8014b9e:	e7a8      	b.n	8014af2 <_vfiprintf_r+0xfe>
 8014ba0:	2300      	movs	r3, #0
 8014ba2:	3401      	adds	r4, #1
 8014ba4:	9305      	str	r3, [sp, #20]
 8014ba6:	4619      	mov	r1, r3
 8014ba8:	f04f 0c0a 	mov.w	ip, #10
 8014bac:	4620      	mov	r0, r4
 8014bae:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014bb2:	3a30      	subs	r2, #48	@ 0x30
 8014bb4:	2a09      	cmp	r2, #9
 8014bb6:	d903      	bls.n	8014bc0 <_vfiprintf_r+0x1cc>
 8014bb8:	2b00      	cmp	r3, #0
 8014bba:	d0c6      	beq.n	8014b4a <_vfiprintf_r+0x156>
 8014bbc:	9105      	str	r1, [sp, #20]
 8014bbe:	e7c4      	b.n	8014b4a <_vfiprintf_r+0x156>
 8014bc0:	fb0c 2101 	mla	r1, ip, r1, r2
 8014bc4:	4604      	mov	r4, r0
 8014bc6:	2301      	movs	r3, #1
 8014bc8:	e7f0      	b.n	8014bac <_vfiprintf_r+0x1b8>
 8014bca:	ab03      	add	r3, sp, #12
 8014bcc:	9300      	str	r3, [sp, #0]
 8014bce:	462a      	mov	r2, r5
 8014bd0:	4b12      	ldr	r3, [pc, #72]	@ (8014c1c <_vfiprintf_r+0x228>)
 8014bd2:	a904      	add	r1, sp, #16
 8014bd4:	4630      	mov	r0, r6
 8014bd6:	f7fd fd0f 	bl	80125f8 <_printf_float>
 8014bda:	4607      	mov	r7, r0
 8014bdc:	1c78      	adds	r0, r7, #1
 8014bde:	d1d6      	bne.n	8014b8e <_vfiprintf_r+0x19a>
 8014be0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014be2:	07d9      	lsls	r1, r3, #31
 8014be4:	d405      	bmi.n	8014bf2 <_vfiprintf_r+0x1fe>
 8014be6:	89ab      	ldrh	r3, [r5, #12]
 8014be8:	059a      	lsls	r2, r3, #22
 8014bea:	d402      	bmi.n	8014bf2 <_vfiprintf_r+0x1fe>
 8014bec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014bee:	f7fe fa5f 	bl	80130b0 <__retarget_lock_release_recursive>
 8014bf2:	89ab      	ldrh	r3, [r5, #12]
 8014bf4:	065b      	lsls	r3, r3, #25
 8014bf6:	f53f af1f 	bmi.w	8014a38 <_vfiprintf_r+0x44>
 8014bfa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014bfc:	e71e      	b.n	8014a3c <_vfiprintf_r+0x48>
 8014bfe:	ab03      	add	r3, sp, #12
 8014c00:	9300      	str	r3, [sp, #0]
 8014c02:	462a      	mov	r2, r5
 8014c04:	4b05      	ldr	r3, [pc, #20]	@ (8014c1c <_vfiprintf_r+0x228>)
 8014c06:	a904      	add	r1, sp, #16
 8014c08:	4630      	mov	r0, r6
 8014c0a:	f7fd ff7d 	bl	8012b08 <_printf_i>
 8014c0e:	e7e4      	b.n	8014bda <_vfiprintf_r+0x1e6>
 8014c10:	08017908 	.word	0x08017908
 8014c14:	08017912 	.word	0x08017912
 8014c18:	080125f9 	.word	0x080125f9
 8014c1c:	080149d1 	.word	0x080149d1
 8014c20:	0801790e 	.word	0x0801790e

08014c24 <__swbuf_r>:
 8014c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014c26:	460e      	mov	r6, r1
 8014c28:	4614      	mov	r4, r2
 8014c2a:	4605      	mov	r5, r0
 8014c2c:	b118      	cbz	r0, 8014c36 <__swbuf_r+0x12>
 8014c2e:	6a03      	ldr	r3, [r0, #32]
 8014c30:	b90b      	cbnz	r3, 8014c36 <__swbuf_r+0x12>
 8014c32:	f7fe f915 	bl	8012e60 <__sinit>
 8014c36:	69a3      	ldr	r3, [r4, #24]
 8014c38:	60a3      	str	r3, [r4, #8]
 8014c3a:	89a3      	ldrh	r3, [r4, #12]
 8014c3c:	071a      	lsls	r2, r3, #28
 8014c3e:	d501      	bpl.n	8014c44 <__swbuf_r+0x20>
 8014c40:	6923      	ldr	r3, [r4, #16]
 8014c42:	b943      	cbnz	r3, 8014c56 <__swbuf_r+0x32>
 8014c44:	4621      	mov	r1, r4
 8014c46:	4628      	mov	r0, r5
 8014c48:	f000 f82a 	bl	8014ca0 <__swsetup_r>
 8014c4c:	b118      	cbz	r0, 8014c56 <__swbuf_r+0x32>
 8014c4e:	f04f 37ff 	mov.w	r7, #4294967295
 8014c52:	4638      	mov	r0, r7
 8014c54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014c56:	6823      	ldr	r3, [r4, #0]
 8014c58:	6922      	ldr	r2, [r4, #16]
 8014c5a:	1a98      	subs	r0, r3, r2
 8014c5c:	6963      	ldr	r3, [r4, #20]
 8014c5e:	b2f6      	uxtb	r6, r6
 8014c60:	4283      	cmp	r3, r0
 8014c62:	4637      	mov	r7, r6
 8014c64:	dc05      	bgt.n	8014c72 <__swbuf_r+0x4e>
 8014c66:	4621      	mov	r1, r4
 8014c68:	4628      	mov	r0, r5
 8014c6a:	f7ff fdb7 	bl	80147dc <_fflush_r>
 8014c6e:	2800      	cmp	r0, #0
 8014c70:	d1ed      	bne.n	8014c4e <__swbuf_r+0x2a>
 8014c72:	68a3      	ldr	r3, [r4, #8]
 8014c74:	3b01      	subs	r3, #1
 8014c76:	60a3      	str	r3, [r4, #8]
 8014c78:	6823      	ldr	r3, [r4, #0]
 8014c7a:	1c5a      	adds	r2, r3, #1
 8014c7c:	6022      	str	r2, [r4, #0]
 8014c7e:	701e      	strb	r6, [r3, #0]
 8014c80:	6962      	ldr	r2, [r4, #20]
 8014c82:	1c43      	adds	r3, r0, #1
 8014c84:	429a      	cmp	r2, r3
 8014c86:	d004      	beq.n	8014c92 <__swbuf_r+0x6e>
 8014c88:	89a3      	ldrh	r3, [r4, #12]
 8014c8a:	07db      	lsls	r3, r3, #31
 8014c8c:	d5e1      	bpl.n	8014c52 <__swbuf_r+0x2e>
 8014c8e:	2e0a      	cmp	r6, #10
 8014c90:	d1df      	bne.n	8014c52 <__swbuf_r+0x2e>
 8014c92:	4621      	mov	r1, r4
 8014c94:	4628      	mov	r0, r5
 8014c96:	f7ff fda1 	bl	80147dc <_fflush_r>
 8014c9a:	2800      	cmp	r0, #0
 8014c9c:	d0d9      	beq.n	8014c52 <__swbuf_r+0x2e>
 8014c9e:	e7d6      	b.n	8014c4e <__swbuf_r+0x2a>

08014ca0 <__swsetup_r>:
 8014ca0:	b538      	push	{r3, r4, r5, lr}
 8014ca2:	4b29      	ldr	r3, [pc, #164]	@ (8014d48 <__swsetup_r+0xa8>)
 8014ca4:	4605      	mov	r5, r0
 8014ca6:	6818      	ldr	r0, [r3, #0]
 8014ca8:	460c      	mov	r4, r1
 8014caa:	b118      	cbz	r0, 8014cb4 <__swsetup_r+0x14>
 8014cac:	6a03      	ldr	r3, [r0, #32]
 8014cae:	b90b      	cbnz	r3, 8014cb4 <__swsetup_r+0x14>
 8014cb0:	f7fe f8d6 	bl	8012e60 <__sinit>
 8014cb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014cb8:	0719      	lsls	r1, r3, #28
 8014cba:	d422      	bmi.n	8014d02 <__swsetup_r+0x62>
 8014cbc:	06da      	lsls	r2, r3, #27
 8014cbe:	d407      	bmi.n	8014cd0 <__swsetup_r+0x30>
 8014cc0:	2209      	movs	r2, #9
 8014cc2:	602a      	str	r2, [r5, #0]
 8014cc4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014cc8:	81a3      	strh	r3, [r4, #12]
 8014cca:	f04f 30ff 	mov.w	r0, #4294967295
 8014cce:	e033      	b.n	8014d38 <__swsetup_r+0x98>
 8014cd0:	0758      	lsls	r0, r3, #29
 8014cd2:	d512      	bpl.n	8014cfa <__swsetup_r+0x5a>
 8014cd4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014cd6:	b141      	cbz	r1, 8014cea <__swsetup_r+0x4a>
 8014cd8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014cdc:	4299      	cmp	r1, r3
 8014cde:	d002      	beq.n	8014ce6 <__swsetup_r+0x46>
 8014ce0:	4628      	mov	r0, r5
 8014ce2:	f7fe ffd3 	bl	8013c8c <_free_r>
 8014ce6:	2300      	movs	r3, #0
 8014ce8:	6363      	str	r3, [r4, #52]	@ 0x34
 8014cea:	89a3      	ldrh	r3, [r4, #12]
 8014cec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014cf0:	81a3      	strh	r3, [r4, #12]
 8014cf2:	2300      	movs	r3, #0
 8014cf4:	6063      	str	r3, [r4, #4]
 8014cf6:	6923      	ldr	r3, [r4, #16]
 8014cf8:	6023      	str	r3, [r4, #0]
 8014cfa:	89a3      	ldrh	r3, [r4, #12]
 8014cfc:	f043 0308 	orr.w	r3, r3, #8
 8014d00:	81a3      	strh	r3, [r4, #12]
 8014d02:	6923      	ldr	r3, [r4, #16]
 8014d04:	b94b      	cbnz	r3, 8014d1a <__swsetup_r+0x7a>
 8014d06:	89a3      	ldrh	r3, [r4, #12]
 8014d08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8014d0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014d10:	d003      	beq.n	8014d1a <__swsetup_r+0x7a>
 8014d12:	4621      	mov	r1, r4
 8014d14:	4628      	mov	r0, r5
 8014d16:	f000 f883 	bl	8014e20 <__smakebuf_r>
 8014d1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014d1e:	f013 0201 	ands.w	r2, r3, #1
 8014d22:	d00a      	beq.n	8014d3a <__swsetup_r+0x9a>
 8014d24:	2200      	movs	r2, #0
 8014d26:	60a2      	str	r2, [r4, #8]
 8014d28:	6962      	ldr	r2, [r4, #20]
 8014d2a:	4252      	negs	r2, r2
 8014d2c:	61a2      	str	r2, [r4, #24]
 8014d2e:	6922      	ldr	r2, [r4, #16]
 8014d30:	b942      	cbnz	r2, 8014d44 <__swsetup_r+0xa4>
 8014d32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8014d36:	d1c5      	bne.n	8014cc4 <__swsetup_r+0x24>
 8014d38:	bd38      	pop	{r3, r4, r5, pc}
 8014d3a:	0799      	lsls	r1, r3, #30
 8014d3c:	bf58      	it	pl
 8014d3e:	6962      	ldrpl	r2, [r4, #20]
 8014d40:	60a2      	str	r2, [r4, #8]
 8014d42:	e7f4      	b.n	8014d2e <__swsetup_r+0x8e>
 8014d44:	2000      	movs	r0, #0
 8014d46:	e7f7      	b.n	8014d38 <__swsetup_r+0x98>
 8014d48:	24000138 	.word	0x24000138

08014d4c <_raise_r>:
 8014d4c:	291f      	cmp	r1, #31
 8014d4e:	b538      	push	{r3, r4, r5, lr}
 8014d50:	4605      	mov	r5, r0
 8014d52:	460c      	mov	r4, r1
 8014d54:	d904      	bls.n	8014d60 <_raise_r+0x14>
 8014d56:	2316      	movs	r3, #22
 8014d58:	6003      	str	r3, [r0, #0]
 8014d5a:	f04f 30ff 	mov.w	r0, #4294967295
 8014d5e:	bd38      	pop	{r3, r4, r5, pc}
 8014d60:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8014d62:	b112      	cbz	r2, 8014d6a <_raise_r+0x1e>
 8014d64:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014d68:	b94b      	cbnz	r3, 8014d7e <_raise_r+0x32>
 8014d6a:	4628      	mov	r0, r5
 8014d6c:	f000 f830 	bl	8014dd0 <_getpid_r>
 8014d70:	4622      	mov	r2, r4
 8014d72:	4601      	mov	r1, r0
 8014d74:	4628      	mov	r0, r5
 8014d76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014d7a:	f000 b817 	b.w	8014dac <_kill_r>
 8014d7e:	2b01      	cmp	r3, #1
 8014d80:	d00a      	beq.n	8014d98 <_raise_r+0x4c>
 8014d82:	1c59      	adds	r1, r3, #1
 8014d84:	d103      	bne.n	8014d8e <_raise_r+0x42>
 8014d86:	2316      	movs	r3, #22
 8014d88:	6003      	str	r3, [r0, #0]
 8014d8a:	2001      	movs	r0, #1
 8014d8c:	e7e7      	b.n	8014d5e <_raise_r+0x12>
 8014d8e:	2100      	movs	r1, #0
 8014d90:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8014d94:	4620      	mov	r0, r4
 8014d96:	4798      	blx	r3
 8014d98:	2000      	movs	r0, #0
 8014d9a:	e7e0      	b.n	8014d5e <_raise_r+0x12>

08014d9c <raise>:
 8014d9c:	4b02      	ldr	r3, [pc, #8]	@ (8014da8 <raise+0xc>)
 8014d9e:	4601      	mov	r1, r0
 8014da0:	6818      	ldr	r0, [r3, #0]
 8014da2:	f7ff bfd3 	b.w	8014d4c <_raise_r>
 8014da6:	bf00      	nop
 8014da8:	24000138 	.word	0x24000138

08014dac <_kill_r>:
 8014dac:	b538      	push	{r3, r4, r5, lr}
 8014dae:	4d07      	ldr	r5, [pc, #28]	@ (8014dcc <_kill_r+0x20>)
 8014db0:	2300      	movs	r3, #0
 8014db2:	4604      	mov	r4, r0
 8014db4:	4608      	mov	r0, r1
 8014db6:	4611      	mov	r1, r2
 8014db8:	602b      	str	r3, [r5, #0]
 8014dba:	f7ec fdbd 	bl	8001938 <_kill>
 8014dbe:	1c43      	adds	r3, r0, #1
 8014dc0:	d102      	bne.n	8014dc8 <_kill_r+0x1c>
 8014dc2:	682b      	ldr	r3, [r5, #0]
 8014dc4:	b103      	cbz	r3, 8014dc8 <_kill_r+0x1c>
 8014dc6:	6023      	str	r3, [r4, #0]
 8014dc8:	bd38      	pop	{r3, r4, r5, pc}
 8014dca:	bf00      	nop
 8014dcc:	24009660 	.word	0x24009660

08014dd0 <_getpid_r>:
 8014dd0:	f7ec bdaa 	b.w	8001928 <_getpid>

08014dd4 <__swhatbuf_r>:
 8014dd4:	b570      	push	{r4, r5, r6, lr}
 8014dd6:	460c      	mov	r4, r1
 8014dd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014ddc:	2900      	cmp	r1, #0
 8014dde:	b096      	sub	sp, #88	@ 0x58
 8014de0:	4615      	mov	r5, r2
 8014de2:	461e      	mov	r6, r3
 8014de4:	da0d      	bge.n	8014e02 <__swhatbuf_r+0x2e>
 8014de6:	89a3      	ldrh	r3, [r4, #12]
 8014de8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014dec:	f04f 0100 	mov.w	r1, #0
 8014df0:	bf14      	ite	ne
 8014df2:	2340      	movne	r3, #64	@ 0x40
 8014df4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014df8:	2000      	movs	r0, #0
 8014dfa:	6031      	str	r1, [r6, #0]
 8014dfc:	602b      	str	r3, [r5, #0]
 8014dfe:	b016      	add	sp, #88	@ 0x58
 8014e00:	bd70      	pop	{r4, r5, r6, pc}
 8014e02:	466a      	mov	r2, sp
 8014e04:	f000 f848 	bl	8014e98 <_fstat_r>
 8014e08:	2800      	cmp	r0, #0
 8014e0a:	dbec      	blt.n	8014de6 <__swhatbuf_r+0x12>
 8014e0c:	9901      	ldr	r1, [sp, #4]
 8014e0e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014e12:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014e16:	4259      	negs	r1, r3
 8014e18:	4159      	adcs	r1, r3
 8014e1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014e1e:	e7eb      	b.n	8014df8 <__swhatbuf_r+0x24>

08014e20 <__smakebuf_r>:
 8014e20:	898b      	ldrh	r3, [r1, #12]
 8014e22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014e24:	079d      	lsls	r5, r3, #30
 8014e26:	4606      	mov	r6, r0
 8014e28:	460c      	mov	r4, r1
 8014e2a:	d507      	bpl.n	8014e3c <__smakebuf_r+0x1c>
 8014e2c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014e30:	6023      	str	r3, [r4, #0]
 8014e32:	6123      	str	r3, [r4, #16]
 8014e34:	2301      	movs	r3, #1
 8014e36:	6163      	str	r3, [r4, #20]
 8014e38:	b003      	add	sp, #12
 8014e3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014e3c:	ab01      	add	r3, sp, #4
 8014e3e:	466a      	mov	r2, sp
 8014e40:	f7ff ffc8 	bl	8014dd4 <__swhatbuf_r>
 8014e44:	9f00      	ldr	r7, [sp, #0]
 8014e46:	4605      	mov	r5, r0
 8014e48:	4639      	mov	r1, r7
 8014e4a:	4630      	mov	r0, r6
 8014e4c:	f7fd fab8 	bl	80123c0 <_malloc_r>
 8014e50:	b948      	cbnz	r0, 8014e66 <__smakebuf_r+0x46>
 8014e52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014e56:	059a      	lsls	r2, r3, #22
 8014e58:	d4ee      	bmi.n	8014e38 <__smakebuf_r+0x18>
 8014e5a:	f023 0303 	bic.w	r3, r3, #3
 8014e5e:	f043 0302 	orr.w	r3, r3, #2
 8014e62:	81a3      	strh	r3, [r4, #12]
 8014e64:	e7e2      	b.n	8014e2c <__smakebuf_r+0xc>
 8014e66:	89a3      	ldrh	r3, [r4, #12]
 8014e68:	6020      	str	r0, [r4, #0]
 8014e6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014e6e:	81a3      	strh	r3, [r4, #12]
 8014e70:	9b01      	ldr	r3, [sp, #4]
 8014e72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014e76:	b15b      	cbz	r3, 8014e90 <__smakebuf_r+0x70>
 8014e78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014e7c:	4630      	mov	r0, r6
 8014e7e:	f000 f81d 	bl	8014ebc <_isatty_r>
 8014e82:	b128      	cbz	r0, 8014e90 <__smakebuf_r+0x70>
 8014e84:	89a3      	ldrh	r3, [r4, #12]
 8014e86:	f023 0303 	bic.w	r3, r3, #3
 8014e8a:	f043 0301 	orr.w	r3, r3, #1
 8014e8e:	81a3      	strh	r3, [r4, #12]
 8014e90:	89a3      	ldrh	r3, [r4, #12]
 8014e92:	431d      	orrs	r5, r3
 8014e94:	81a5      	strh	r5, [r4, #12]
 8014e96:	e7cf      	b.n	8014e38 <__smakebuf_r+0x18>

08014e98 <_fstat_r>:
 8014e98:	b538      	push	{r3, r4, r5, lr}
 8014e9a:	4d07      	ldr	r5, [pc, #28]	@ (8014eb8 <_fstat_r+0x20>)
 8014e9c:	2300      	movs	r3, #0
 8014e9e:	4604      	mov	r4, r0
 8014ea0:	4608      	mov	r0, r1
 8014ea2:	4611      	mov	r1, r2
 8014ea4:	602b      	str	r3, [r5, #0]
 8014ea6:	f7ec fda7 	bl	80019f8 <_fstat>
 8014eaa:	1c43      	adds	r3, r0, #1
 8014eac:	d102      	bne.n	8014eb4 <_fstat_r+0x1c>
 8014eae:	682b      	ldr	r3, [r5, #0]
 8014eb0:	b103      	cbz	r3, 8014eb4 <_fstat_r+0x1c>
 8014eb2:	6023      	str	r3, [r4, #0]
 8014eb4:	bd38      	pop	{r3, r4, r5, pc}
 8014eb6:	bf00      	nop
 8014eb8:	24009660 	.word	0x24009660

08014ebc <_isatty_r>:
 8014ebc:	b538      	push	{r3, r4, r5, lr}
 8014ebe:	4d06      	ldr	r5, [pc, #24]	@ (8014ed8 <_isatty_r+0x1c>)
 8014ec0:	2300      	movs	r3, #0
 8014ec2:	4604      	mov	r4, r0
 8014ec4:	4608      	mov	r0, r1
 8014ec6:	602b      	str	r3, [r5, #0]
 8014ec8:	f7ec fda6 	bl	8001a18 <_isatty>
 8014ecc:	1c43      	adds	r3, r0, #1
 8014ece:	d102      	bne.n	8014ed6 <_isatty_r+0x1a>
 8014ed0:	682b      	ldr	r3, [r5, #0]
 8014ed2:	b103      	cbz	r3, 8014ed6 <_isatty_r+0x1a>
 8014ed4:	6023      	str	r3, [r4, #0]
 8014ed6:	bd38      	pop	{r3, r4, r5, pc}
 8014ed8:	24009660 	.word	0x24009660
 8014edc:	00000000 	.word	0x00000000

08014ee0 <fmod>:
 8014ee0:	b508      	push	{r3, lr}
 8014ee2:	ed2d 8b04 	vpush	{d8-d9}
 8014ee6:	eeb0 9b40 	vmov.f64	d9, d0
 8014eea:	eeb0 8b41 	vmov.f64	d8, d1
 8014eee:	f000 f8ef 	bl	80150d0 <__ieee754_fmod>
 8014ef2:	eeb4 9b48 	vcmp.f64	d9, d8
 8014ef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014efa:	d60c      	bvs.n	8014f16 <fmod+0x36>
 8014efc:	ed9f 9b08 	vldr	d9, [pc, #32]	@ 8014f20 <fmod+0x40>
 8014f00:	eeb4 8b49 	vcmp.f64	d8, d9
 8014f04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014f08:	d105      	bne.n	8014f16 <fmod+0x36>
 8014f0a:	f7fe f8a5 	bl	8013058 <__errno>
 8014f0e:	ee89 0b09 	vdiv.f64	d0, d9, d9
 8014f12:	2321      	movs	r3, #33	@ 0x21
 8014f14:	6003      	str	r3, [r0, #0]
 8014f16:	ecbd 8b04 	vpop	{d8-d9}
 8014f1a:	bd08      	pop	{r3, pc}
 8014f1c:	f3af 8000 	nop.w
	...

08014f28 <sqrt>:
 8014f28:	b508      	push	{r3, lr}
 8014f2a:	ed2d 8b04 	vpush	{d8-d9}
 8014f2e:	eeb0 8b40 	vmov.f64	d8, d0
 8014f32:	f000 f8c7 	bl	80150c4 <__ieee754_sqrt>
 8014f36:	eeb4 8b48 	vcmp.f64	d8, d8
 8014f3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014f3e:	d60c      	bvs.n	8014f5a <sqrt+0x32>
 8014f40:	ed9f 9b07 	vldr	d9, [pc, #28]	@ 8014f60 <sqrt+0x38>
 8014f44:	eeb4 8bc9 	vcmpe.f64	d8, d9
 8014f48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014f4c:	d505      	bpl.n	8014f5a <sqrt+0x32>
 8014f4e:	f7fe f883 	bl	8013058 <__errno>
 8014f52:	ee89 0b09 	vdiv.f64	d0, d9, d9
 8014f56:	2321      	movs	r3, #33	@ 0x21
 8014f58:	6003      	str	r3, [r0, #0]
 8014f5a:	ecbd 8b04 	vpop	{d8-d9}
 8014f5e:	bd08      	pop	{r3, pc}
	...

08014f68 <asinf>:
 8014f68:	b508      	push	{r3, lr}
 8014f6a:	ed2d 8b02 	vpush	{d8}
 8014f6e:	eeb0 8a40 	vmov.f32	s16, s0
 8014f72:	f000 f9b9 	bl	80152e8 <__ieee754_asinf>
 8014f76:	eeb4 8a48 	vcmp.f32	s16, s16
 8014f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014f7e:	eef0 8a40 	vmov.f32	s17, s0
 8014f82:	d615      	bvs.n	8014fb0 <asinf+0x48>
 8014f84:	eeb0 0a48 	vmov.f32	s0, s16
 8014f88:	f000 f838 	bl	8014ffc <fabsf>
 8014f8c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8014f90:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8014f94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014f98:	dd0a      	ble.n	8014fb0 <asinf+0x48>
 8014f9a:	f7fe f85d 	bl	8013058 <__errno>
 8014f9e:	ecbd 8b02 	vpop	{d8}
 8014fa2:	2321      	movs	r3, #33	@ 0x21
 8014fa4:	6003      	str	r3, [r0, #0]
 8014fa6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8014faa:	4804      	ldr	r0, [pc, #16]	@ (8014fbc <asinf+0x54>)
 8014fac:	f000 b82e 	b.w	801500c <nanf>
 8014fb0:	eeb0 0a68 	vmov.f32	s0, s17
 8014fb4:	ecbd 8b02 	vpop	{d8}
 8014fb8:	bd08      	pop	{r3, pc}
 8014fba:	bf00      	nop
 8014fbc:	0801795e 	.word	0x0801795e

08014fc0 <sqrtf>:
 8014fc0:	b508      	push	{r3, lr}
 8014fc2:	ed2d 8b02 	vpush	{d8}
 8014fc6:	eeb0 8a40 	vmov.f32	s16, s0
 8014fca:	f000 f87e 	bl	80150ca <__ieee754_sqrtf>
 8014fce:	eeb4 8a48 	vcmp.f32	s16, s16
 8014fd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014fd6:	d60c      	bvs.n	8014ff2 <sqrtf+0x32>
 8014fd8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8014ff8 <sqrtf+0x38>
 8014fdc:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8014fe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014fe4:	d505      	bpl.n	8014ff2 <sqrtf+0x32>
 8014fe6:	f7fe f837 	bl	8013058 <__errno>
 8014fea:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8014fee:	2321      	movs	r3, #33	@ 0x21
 8014ff0:	6003      	str	r3, [r0, #0]
 8014ff2:	ecbd 8b02 	vpop	{d8}
 8014ff6:	bd08      	pop	{r3, pc}
 8014ff8:	00000000 	.word	0x00000000

08014ffc <fabsf>:
 8014ffc:	ee10 3a10 	vmov	r3, s0
 8015000:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015004:	ee00 3a10 	vmov	s0, r3
 8015008:	4770      	bx	lr
	...

0801500c <nanf>:
 801500c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8015014 <nanf+0x8>
 8015010:	4770      	bx	lr
 8015012:	bf00      	nop
 8015014:	7fc00000 	.word	0x7fc00000

08015018 <fmaxf>:
 8015018:	b508      	push	{r3, lr}
 801501a:	ed2d 8b02 	vpush	{d8}
 801501e:	eeb0 8a40 	vmov.f32	s16, s0
 8015022:	eef0 8a60 	vmov.f32	s17, s1
 8015026:	f000 f831 	bl	801508c <__fpclassifyf>
 801502a:	b930      	cbnz	r0, 801503a <fmaxf+0x22>
 801502c:	eeb0 8a68 	vmov.f32	s16, s17
 8015030:	eeb0 0a48 	vmov.f32	s0, s16
 8015034:	ecbd 8b02 	vpop	{d8}
 8015038:	bd08      	pop	{r3, pc}
 801503a:	eeb0 0a68 	vmov.f32	s0, s17
 801503e:	f000 f825 	bl	801508c <__fpclassifyf>
 8015042:	2800      	cmp	r0, #0
 8015044:	d0f4      	beq.n	8015030 <fmaxf+0x18>
 8015046:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801504a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801504e:	dded      	ble.n	801502c <fmaxf+0x14>
 8015050:	e7ee      	b.n	8015030 <fmaxf+0x18>

08015052 <fminf>:
 8015052:	b508      	push	{r3, lr}
 8015054:	ed2d 8b02 	vpush	{d8}
 8015058:	eeb0 8a40 	vmov.f32	s16, s0
 801505c:	eef0 8a60 	vmov.f32	s17, s1
 8015060:	f000 f814 	bl	801508c <__fpclassifyf>
 8015064:	b930      	cbnz	r0, 8015074 <fminf+0x22>
 8015066:	eeb0 8a68 	vmov.f32	s16, s17
 801506a:	eeb0 0a48 	vmov.f32	s0, s16
 801506e:	ecbd 8b02 	vpop	{d8}
 8015072:	bd08      	pop	{r3, pc}
 8015074:	eeb0 0a68 	vmov.f32	s0, s17
 8015078:	f000 f808 	bl	801508c <__fpclassifyf>
 801507c:	2800      	cmp	r0, #0
 801507e:	d0f4      	beq.n	801506a <fminf+0x18>
 8015080:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8015084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015088:	d5ed      	bpl.n	8015066 <fminf+0x14>
 801508a:	e7ee      	b.n	801506a <fminf+0x18>

0801508c <__fpclassifyf>:
 801508c:	ee10 3a10 	vmov	r3, s0
 8015090:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8015094:	d00d      	beq.n	80150b2 <__fpclassifyf+0x26>
 8015096:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 801509a:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 801509e:	d30a      	bcc.n	80150b6 <__fpclassifyf+0x2a>
 80150a0:	4b07      	ldr	r3, [pc, #28]	@ (80150c0 <__fpclassifyf+0x34>)
 80150a2:	1e42      	subs	r2, r0, #1
 80150a4:	429a      	cmp	r2, r3
 80150a6:	d908      	bls.n	80150ba <__fpclassifyf+0x2e>
 80150a8:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 80150ac:	4258      	negs	r0, r3
 80150ae:	4158      	adcs	r0, r3
 80150b0:	4770      	bx	lr
 80150b2:	2002      	movs	r0, #2
 80150b4:	4770      	bx	lr
 80150b6:	2004      	movs	r0, #4
 80150b8:	4770      	bx	lr
 80150ba:	2003      	movs	r0, #3
 80150bc:	4770      	bx	lr
 80150be:	bf00      	nop
 80150c0:	007ffffe 	.word	0x007ffffe

080150c4 <__ieee754_sqrt>:
 80150c4:	eeb1 0bc0 	vsqrt.f64	d0, d0
 80150c8:	4770      	bx	lr

080150ca <__ieee754_sqrtf>:
 80150ca:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80150ce:	4770      	bx	lr

080150d0 <__ieee754_fmod>:
 80150d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80150d4:	ed8d 1b00 	vstr	d1, [sp]
 80150d8:	e9dd 6500 	ldrd	r6, r5, [sp]
 80150dc:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 80150e0:	ea56 0307 	orrs.w	r3, r6, r7
 80150e4:	46b6      	mov	lr, r6
 80150e6:	d00d      	beq.n	8015104 <__ieee754_fmod+0x34>
 80150e8:	ee10 ca90 	vmov	ip, s1
 80150ec:	4b78      	ldr	r3, [pc, #480]	@ (80152d0 <__ieee754_fmod+0x200>)
 80150ee:	f02c 4800 	bic.w	r8, ip, #2147483648	@ 0x80000000
 80150f2:	4598      	cmp	r8, r3
 80150f4:	d806      	bhi.n	8015104 <__ieee754_fmod+0x34>
 80150f6:	4273      	negs	r3, r6
 80150f8:	4a76      	ldr	r2, [pc, #472]	@ (80152d4 <__ieee754_fmod+0x204>)
 80150fa:	4333      	orrs	r3, r6
 80150fc:	ea47 73d3 	orr.w	r3, r7, r3, lsr #31
 8015100:	4293      	cmp	r3, r2
 8015102:	d908      	bls.n	8015116 <__ieee754_fmod+0x46>
 8015104:	ed9d 7b00 	vldr	d7, [sp]
 8015108:	ee20 7b07 	vmul.f64	d7, d0, d7
 801510c:	ee87 0b07 	vdiv.f64	d0, d7, d7
 8015110:	b003      	add	sp, #12
 8015112:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015116:	ee10 9a10 	vmov	r9, s0
 801511a:	45b8      	cmp	r8, r7
 801511c:	4649      	mov	r1, r9
 801511e:	f00c 4400 	and.w	r4, ip, #2147483648	@ 0x80000000
 8015122:	dc09      	bgt.n	8015138 <__ieee754_fmod+0x68>
 8015124:	dbf4      	blt.n	8015110 <__ieee754_fmod+0x40>
 8015126:	454e      	cmp	r6, r9
 8015128:	d8f2      	bhi.n	8015110 <__ieee754_fmod+0x40>
 801512a:	d105      	bne.n	8015138 <__ieee754_fmod+0x68>
 801512c:	4b6a      	ldr	r3, [pc, #424]	@ (80152d8 <__ieee754_fmod+0x208>)
 801512e:	eb03 7314 	add.w	r3, r3, r4, lsr #28
 8015132:	ed93 0b00 	vldr	d0, [r3]
 8015136:	e7eb      	b.n	8015110 <__ieee754_fmod+0x40>
 8015138:	4a66      	ldr	r2, [pc, #408]	@ (80152d4 <__ieee754_fmod+0x204>)
 801513a:	ea1c 0f02 	tst.w	ip, r2
 801513e:	d14a      	bne.n	80151d6 <__ieee754_fmod+0x106>
 8015140:	f1b8 0f00 	cmp.w	r8, #0
 8015144:	d13f      	bne.n	80151c6 <__ieee754_fmod+0xf6>
 8015146:	4865      	ldr	r0, [pc, #404]	@ (80152dc <__ieee754_fmod+0x20c>)
 8015148:	464b      	mov	r3, r9
 801514a:	2b00      	cmp	r3, #0
 801514c:	dc38      	bgt.n	80151c0 <__ieee754_fmod+0xf0>
 801514e:	4215      	tst	r5, r2
 8015150:	d150      	bne.n	80151f4 <__ieee754_fmod+0x124>
 8015152:	2f00      	cmp	r7, #0
 8015154:	d147      	bne.n	80151e6 <__ieee754_fmod+0x116>
 8015156:	4a61      	ldr	r2, [pc, #388]	@ (80152dc <__ieee754_fmod+0x20c>)
 8015158:	4633      	mov	r3, r6
 801515a:	2b00      	cmp	r3, #0
 801515c:	dc40      	bgt.n	80151e0 <__ieee754_fmod+0x110>
 801515e:	4b60      	ldr	r3, [pc, #384]	@ (80152e0 <__ieee754_fmod+0x210>)
 8015160:	4298      	cmp	r0, r3
 8015162:	db4b      	blt.n	80151fc <__ieee754_fmod+0x12c>
 8015164:	f3cc 0313 	ubfx	r3, ip, #0, #20
 8015168:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801516c:	f8df c170 	ldr.w	ip, [pc, #368]	@ 80152e0 <__ieee754_fmod+0x210>
 8015170:	4562      	cmp	r2, ip
 8015172:	db58      	blt.n	8015226 <__ieee754_fmod+0x156>
 8015174:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8015178:	f445 1580 	orr.w	r5, r5, #1048576	@ 0x100000
 801517c:	1a80      	subs	r0, r0, r2
 801517e:	1b5e      	subs	r6, r3, r5
 8015180:	eba1 070e 	sub.w	r7, r1, lr
 8015184:	2800      	cmp	r0, #0
 8015186:	d164      	bne.n	8015252 <__ieee754_fmod+0x182>
 8015188:	4571      	cmp	r1, lr
 801518a:	bf38      	it	cc
 801518c:	f106 36ff 	addcc.w	r6, r6, #4294967295
 8015190:	2e00      	cmp	r6, #0
 8015192:	bfa4      	itt	ge
 8015194:	4639      	movge	r1, r7
 8015196:	4633      	movge	r3, r6
 8015198:	ea53 0001 	orrs.w	r0, r3, r1
 801519c:	d0c6      	beq.n	801512c <__ieee754_fmod+0x5c>
 801519e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80151a2:	db6b      	blt.n	801527c <__ieee754_fmod+0x1ac>
 80151a4:	484e      	ldr	r0, [pc, #312]	@ (80152e0 <__ieee754_fmod+0x210>)
 80151a6:	4282      	cmp	r2, r0
 80151a8:	db6e      	blt.n	8015288 <__ieee754_fmod+0x1b8>
 80151aa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80151ae:	4323      	orrs	r3, r4
 80151b0:	f202 32ff 	addw	r2, r2, #1023	@ 0x3ff
 80151b4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80151b8:	460c      	mov	r4, r1
 80151ba:	ec45 4b10 	vmov	d0, r4, r5
 80151be:	e7a7      	b.n	8015110 <__ieee754_fmod+0x40>
 80151c0:	3801      	subs	r0, #1
 80151c2:	005b      	lsls	r3, r3, #1
 80151c4:	e7c1      	b.n	801514a <__ieee754_fmod+0x7a>
 80151c6:	4846      	ldr	r0, [pc, #280]	@ (80152e0 <__ieee754_fmod+0x210>)
 80151c8:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 80151cc:	2b00      	cmp	r3, #0
 80151ce:	ddbe      	ble.n	801514e <__ieee754_fmod+0x7e>
 80151d0:	3801      	subs	r0, #1
 80151d2:	005b      	lsls	r3, r3, #1
 80151d4:	e7fa      	b.n	80151cc <__ieee754_fmod+0xfc>
 80151d6:	ea4f 5028 	mov.w	r0, r8, asr #20
 80151da:	f2a0 30ff 	subw	r0, r0, #1023	@ 0x3ff
 80151de:	e7b6      	b.n	801514e <__ieee754_fmod+0x7e>
 80151e0:	3a01      	subs	r2, #1
 80151e2:	005b      	lsls	r3, r3, #1
 80151e4:	e7b9      	b.n	801515a <__ieee754_fmod+0x8a>
 80151e6:	4a3e      	ldr	r2, [pc, #248]	@ (80152e0 <__ieee754_fmod+0x210>)
 80151e8:	02fb      	lsls	r3, r7, #11
 80151ea:	2b00      	cmp	r3, #0
 80151ec:	ddb7      	ble.n	801515e <__ieee754_fmod+0x8e>
 80151ee:	3a01      	subs	r2, #1
 80151f0:	005b      	lsls	r3, r3, #1
 80151f2:	e7fa      	b.n	80151ea <__ieee754_fmod+0x11a>
 80151f4:	153a      	asrs	r2, r7, #20
 80151f6:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80151fa:	e7b0      	b.n	801515e <__ieee754_fmod+0x8e>
 80151fc:	eba3 0c00 	sub.w	ip, r3, r0
 8015200:	f1bc 0f1f 	cmp.w	ip, #31
 8015204:	dc09      	bgt.n	801521a <__ieee754_fmod+0x14a>
 8015206:	f200 431e 	addw	r3, r0, #1054	@ 0x41e
 801520a:	fa08 f10c 	lsl.w	r1, r8, ip
 801520e:	fa29 f303 	lsr.w	r3, r9, r3
 8015212:	430b      	orrs	r3, r1
 8015214:	fa09 f10c 	lsl.w	r1, r9, ip
 8015218:	e7a8      	b.n	801516c <__ieee754_fmod+0x9c>
 801521a:	4b32      	ldr	r3, [pc, #200]	@ (80152e4 <__ieee754_fmod+0x214>)
 801521c:	1a1b      	subs	r3, r3, r0
 801521e:	fa09 f303 	lsl.w	r3, r9, r3
 8015222:	2100      	movs	r1, #0
 8015224:	e7a2      	b.n	801516c <__ieee754_fmod+0x9c>
 8015226:	ebac 0c02 	sub.w	ip, ip, r2
 801522a:	f1bc 0f1f 	cmp.w	ip, #31
 801522e:	dc09      	bgt.n	8015244 <__ieee754_fmod+0x174>
 8015230:	f202 451e 	addw	r5, r2, #1054	@ 0x41e
 8015234:	fa07 f70c 	lsl.w	r7, r7, ip
 8015238:	fa26 f505 	lsr.w	r5, r6, r5
 801523c:	433d      	orrs	r5, r7
 801523e:	fa06 fe0c 	lsl.w	lr, r6, ip
 8015242:	e79b      	b.n	801517c <__ieee754_fmod+0xac>
 8015244:	4d27      	ldr	r5, [pc, #156]	@ (80152e4 <__ieee754_fmod+0x214>)
 8015246:	1aad      	subs	r5, r5, r2
 8015248:	fa06 f505 	lsl.w	r5, r6, r5
 801524c:	f04f 0e00 	mov.w	lr, #0
 8015250:	e794      	b.n	801517c <__ieee754_fmod+0xac>
 8015252:	4571      	cmp	r1, lr
 8015254:	bf38      	it	cc
 8015256:	f106 36ff 	addcc.w	r6, r6, #4294967295
 801525a:	2e00      	cmp	r6, #0
 801525c:	da05      	bge.n	801526a <__ieee754_fmod+0x19a>
 801525e:	0fce      	lsrs	r6, r1, #31
 8015260:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8015264:	0049      	lsls	r1, r1, #1
 8015266:	3801      	subs	r0, #1
 8015268:	e789      	b.n	801517e <__ieee754_fmod+0xae>
 801526a:	ea56 0307 	orrs.w	r3, r6, r7
 801526e:	f43f af5d 	beq.w	801512c <__ieee754_fmod+0x5c>
 8015272:	0ffb      	lsrs	r3, r7, #31
 8015274:	eb03 0346 	add.w	r3, r3, r6, lsl #1
 8015278:	0079      	lsls	r1, r7, #1
 801527a:	e7f4      	b.n	8015266 <__ieee754_fmod+0x196>
 801527c:	0fc8      	lsrs	r0, r1, #31
 801527e:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8015282:	0049      	lsls	r1, r1, #1
 8015284:	3a01      	subs	r2, #1
 8015286:	e78a      	b.n	801519e <__ieee754_fmod+0xce>
 8015288:	1a80      	subs	r0, r0, r2
 801528a:	2814      	cmp	r0, #20
 801528c:	dc0c      	bgt.n	80152a8 <__ieee754_fmod+0x1d8>
 801528e:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 8015292:	fa03 f202 	lsl.w	r2, r3, r2
 8015296:	40c1      	lsrs	r1, r0
 8015298:	430a      	orrs	r2, r1
 801529a:	4103      	asrs	r3, r0
 801529c:	ea43 0104 	orr.w	r1, r3, r4
 80152a0:	4610      	mov	r0, r2
 80152a2:	ec41 0b10 	vmov	d0, r0, r1
 80152a6:	e733      	b.n	8015110 <__ieee754_fmod+0x40>
 80152a8:	281f      	cmp	r0, #31
 80152aa:	dc07      	bgt.n	80152bc <__ieee754_fmod+0x1ec>
 80152ac:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 80152b0:	40c1      	lsrs	r1, r0
 80152b2:	fa03 f202 	lsl.w	r2, r3, r2
 80152b6:	430a      	orrs	r2, r1
 80152b8:	4623      	mov	r3, r4
 80152ba:	e7ef      	b.n	801529c <__ieee754_fmod+0x1cc>
 80152bc:	f1c2 427f 	rsb	r2, r2, #4278190080	@ 0xff000000
 80152c0:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 80152c4:	f502 427b 	add.w	r2, r2, #64256	@ 0xfb00
 80152c8:	32e2      	adds	r2, #226	@ 0xe2
 80152ca:	fa43 f202 	asr.w	r2, r3, r2
 80152ce:	e7f3      	b.n	80152b8 <__ieee754_fmod+0x1e8>
 80152d0:	7fefffff 	.word	0x7fefffff
 80152d4:	7ff00000 	.word	0x7ff00000
 80152d8:	08017a60 	.word	0x08017a60
 80152dc:	fffffbed 	.word	0xfffffbed
 80152e0:	fffffc02 	.word	0xfffffc02
 80152e4:	fffffbe2 	.word	0xfffffbe2

080152e8 <__ieee754_asinf>:
 80152e8:	b538      	push	{r3, r4, r5, lr}
 80152ea:	ee10 5a10 	vmov	r5, s0
 80152ee:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80152f2:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 80152f6:	ed2d 8b04 	vpush	{d8-d9}
 80152fa:	d10c      	bne.n	8015316 <__ieee754_asinf+0x2e>
 80152fc:	eddf 7a5d 	vldr	s15, [pc, #372]	@ 8015474 <__ieee754_asinf+0x18c>
 8015300:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8015478 <__ieee754_asinf+0x190>
 8015304:	ee60 7a27 	vmul.f32	s15, s0, s15
 8015308:	eee0 7a07 	vfma.f32	s15, s0, s14
 801530c:	eeb0 0a67 	vmov.f32	s0, s15
 8015310:	ecbd 8b04 	vpop	{d8-d9}
 8015314:	bd38      	pop	{r3, r4, r5, pc}
 8015316:	d904      	bls.n	8015322 <__ieee754_asinf+0x3a>
 8015318:	ee70 7a40 	vsub.f32	s15, s0, s0
 801531c:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8015320:	e7f6      	b.n	8015310 <__ieee754_asinf+0x28>
 8015322:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8015326:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 801532a:	d20b      	bcs.n	8015344 <__ieee754_asinf+0x5c>
 801532c:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 8015330:	d252      	bcs.n	80153d8 <__ieee754_asinf+0xf0>
 8015332:	eddf 7a52 	vldr	s15, [pc, #328]	@ 801547c <__ieee754_asinf+0x194>
 8015336:	ee70 7a27 	vadd.f32	s15, s0, s15
 801533a:	eef4 7ae8 	vcmpe.f32	s15, s17
 801533e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015342:	dce5      	bgt.n	8015310 <__ieee754_asinf+0x28>
 8015344:	f7ff fe5a 	bl	8014ffc <fabsf>
 8015348:	ee38 8ac0 	vsub.f32	s16, s17, s0
 801534c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8015350:	ee28 8a27 	vmul.f32	s16, s16, s15
 8015354:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8015480 <__ieee754_asinf+0x198>
 8015358:	eddf 7a4a 	vldr	s15, [pc, #296]	@ 8015484 <__ieee754_asinf+0x19c>
 801535c:	ed9f 9a4a 	vldr	s18, [pc, #296]	@ 8015488 <__ieee754_asinf+0x1a0>
 8015360:	eea8 7a27 	vfma.f32	s14, s16, s15
 8015364:	eddf 7a49 	vldr	s15, [pc, #292]	@ 801548c <__ieee754_asinf+0x1a4>
 8015368:	eee7 7a08 	vfma.f32	s15, s14, s16
 801536c:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8015490 <__ieee754_asinf+0x1a8>
 8015370:	eea7 7a88 	vfma.f32	s14, s15, s16
 8015374:	eddf 7a47 	vldr	s15, [pc, #284]	@ 8015494 <__ieee754_asinf+0x1ac>
 8015378:	eee7 7a08 	vfma.f32	s15, s14, s16
 801537c:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8015498 <__ieee754_asinf+0x1b0>
 8015380:	eea7 9a88 	vfma.f32	s18, s15, s16
 8015384:	eddf 7a45 	vldr	s15, [pc, #276]	@ 801549c <__ieee754_asinf+0x1b4>
 8015388:	eee8 7a07 	vfma.f32	s15, s16, s14
 801538c:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 80154a0 <__ieee754_asinf+0x1b8>
 8015390:	eea7 7a88 	vfma.f32	s14, s15, s16
 8015394:	eddf 7a43 	vldr	s15, [pc, #268]	@ 80154a4 <__ieee754_asinf+0x1bc>
 8015398:	eee7 7a08 	vfma.f32	s15, s14, s16
 801539c:	eeb0 0a48 	vmov.f32	s0, s16
 80153a0:	eee7 8a88 	vfma.f32	s17, s15, s16
 80153a4:	f7ff fe91 	bl	80150ca <__ieee754_sqrtf>
 80153a8:	4b3f      	ldr	r3, [pc, #252]	@ (80154a8 <__ieee754_asinf+0x1c0>)
 80153aa:	ee29 9a08 	vmul.f32	s18, s18, s16
 80153ae:	429c      	cmp	r4, r3
 80153b0:	ee89 6a28 	vdiv.f32	s12, s18, s17
 80153b4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80153b8:	d93d      	bls.n	8015436 <__ieee754_asinf+0x14e>
 80153ba:	eea0 0a06 	vfma.f32	s0, s0, s12
 80153be:	eddf 7a3b 	vldr	s15, [pc, #236]	@ 80154ac <__ieee754_asinf+0x1c4>
 80153c2:	eee0 7a26 	vfma.f32	s15, s0, s13
 80153c6:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 8015478 <__ieee754_asinf+0x190>
 80153ca:	ee30 0a67 	vsub.f32	s0, s0, s15
 80153ce:	2d00      	cmp	r5, #0
 80153d0:	bfd8      	it	le
 80153d2:	eeb1 0a40 	vnegle.f32	s0, s0
 80153d6:	e79b      	b.n	8015310 <__ieee754_asinf+0x28>
 80153d8:	ee60 7a00 	vmul.f32	s15, s0, s0
 80153dc:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8015484 <__ieee754_asinf+0x19c>
 80153e0:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8015480 <__ieee754_asinf+0x198>
 80153e4:	ed9f 6a2c 	vldr	s12, [pc, #176]	@ 8015498 <__ieee754_asinf+0x1b0>
 80153e8:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80153ec:	eddf 6a27 	vldr	s13, [pc, #156]	@ 801548c <__ieee754_asinf+0x1a4>
 80153f0:	eee7 6a27 	vfma.f32	s13, s14, s15
 80153f4:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8015490 <__ieee754_asinf+0x1a8>
 80153f8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80153fc:	eddf 6a25 	vldr	s13, [pc, #148]	@ 8015494 <__ieee754_asinf+0x1ac>
 8015400:	eee7 6a27 	vfma.f32	s13, s14, s15
 8015404:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8015488 <__ieee754_asinf+0x1a0>
 8015408:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801540c:	eddf 6a23 	vldr	s13, [pc, #140]	@ 801549c <__ieee754_asinf+0x1b4>
 8015410:	eee7 6a86 	vfma.f32	s13, s15, s12
 8015414:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 80154a0 <__ieee754_asinf+0x1b8>
 8015418:	eea6 6aa7 	vfma.f32	s12, s13, s15
 801541c:	eddf 6a21 	vldr	s13, [pc, #132]	@ 80154a4 <__ieee754_asinf+0x1bc>
 8015420:	eee6 6a27 	vfma.f32	s13, s12, s15
 8015424:	ee27 7a27 	vmul.f32	s14, s14, s15
 8015428:	eee6 8aa7 	vfma.f32	s17, s13, s15
 801542c:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8015430:	eea0 0a27 	vfma.f32	s0, s0, s15
 8015434:	e76c      	b.n	8015310 <__ieee754_asinf+0x28>
 8015436:	ee10 3a10 	vmov	r3, s0
 801543a:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 801543e:	f023 030f 	bic.w	r3, r3, #15
 8015442:	ee07 3a10 	vmov	s14, r3
 8015446:	eea7 8a47 	vfms.f32	s16, s14, s14
 801544a:	ee70 5a00 	vadd.f32	s11, s0, s0
 801544e:	ee30 0a07 	vadd.f32	s0, s0, s14
 8015452:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8015474 <__ieee754_asinf+0x18c>
 8015456:	ee88 5a00 	vdiv.f32	s10, s16, s0
 801545a:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 80154b0 <__ieee754_asinf+0x1c8>
 801545e:	eee5 7a66 	vfms.f32	s15, s10, s13
 8015462:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8015466:	eeb0 6a40 	vmov.f32	s12, s0
 801546a:	eea7 6a66 	vfms.f32	s12, s14, s13
 801546e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8015472:	e7aa      	b.n	80153ca <__ieee754_asinf+0xe2>
 8015474:	b33bbd2e 	.word	0xb33bbd2e
 8015478:	3fc90fdb 	.word	0x3fc90fdb
 801547c:	7149f2ca 	.word	0x7149f2ca
 8015480:	3a4f7f04 	.word	0x3a4f7f04
 8015484:	3811ef08 	.word	0x3811ef08
 8015488:	3e2aaaab 	.word	0x3e2aaaab
 801548c:	bd241146 	.word	0xbd241146
 8015490:	3e4e0aa8 	.word	0x3e4e0aa8
 8015494:	bea6b090 	.word	0xbea6b090
 8015498:	3d9dc62e 	.word	0x3d9dc62e
 801549c:	bf303361 	.word	0xbf303361
 80154a0:	4001572d 	.word	0x4001572d
 80154a4:	c019d139 	.word	0xc019d139
 80154a8:	3f799999 	.word	0x3f799999
 80154ac:	333bbd2e 	.word	0x333bbd2e
 80154b0:	3f490fdb 	.word	0x3f490fdb

080154b4 <_init>:
 80154b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80154b6:	bf00      	nop
 80154b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80154ba:	bc08      	pop	{r3}
 80154bc:	469e      	mov	lr, r3
 80154be:	4770      	bx	lr

080154c0 <_fini>:
 80154c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80154c2:	bf00      	nop
 80154c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80154c6:	bc08      	pop	{r3}
 80154c8:	469e      	mov	lr, r3
 80154ca:	4770      	bx	lr
