\doxysection{Référence de la structure DMA\+\_\+\+Type\+Def}
\hypertarget{struct_d_m_a___type_def}{}\label{struct_d_m_a___type_def}\index{DMA\_TypeDef@{DMA\_TypeDef}}


{\ttfamily \#include $<$stm32g431xx.\+h$>$}

\doxysubsubsection*{Champs de données}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}
\end{DoxyCompactItemize}


\doxysubsection{Documentation des champs}
\Hypertarget{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}\index{DMA\_TypeDef@{DMA\_TypeDef}!IFCR@{IFCR}}
\index{IFCR@{IFCR}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFCR}{IFCR}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IFCR}

DMA interrupt flag clear register, Address offset\+: 0x04 \Hypertarget{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\index{DMA\_TypeDef@{DMA\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISR}

DMA interrupt status register, Address offset\+: 0x00 

La documentation de cette structure a été générée à partir du fichier suivant \+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32g431xx_8h}{stm32g431xx.\+h}}\end{DoxyCompactItemize}
