// Seed: 3817350850
module module_0;
  wire id_2;
  assign id_1 = id_1;
  always @(id_2) begin
    $display(1);
  end
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  reg id_2 = 1;
  always @(posedge 1) begin
    id_1 <= 1;
  end
  module_0();
  always @(1 or posedge id_1)
    for (id_1 = 1; 1 & id_1; id_2 = id_2)
      if (1) begin
        id_1 = 1 == 1;
        if (id_1) begin
          id_1 <= 1;
          id_2 <= id_2 < 1;
        end
      end
endmodule
