
Self_balancing_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009734  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b0  08009848  08009848  00019848  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009bf8  08009bf8  00020118  2**0
                  CONTENTS
  4 .ARM          00000000  08009bf8  08009bf8  00020118  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009bf8  08009bf8  00020118  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009bf8  08009bf8  00019bf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009bfc  08009bfc  00019bfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000118  20000000  08009c00  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000614  20000118  08009d18  00020118  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000072c  08009d18  0002072c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020118  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020141  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013706  00000000  00000000  00020184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000029ce  00000000  00000000  0003388a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001388  00000000  00000000  00036258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f69  00000000  00000000  000375e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019533  00000000  00000000  00038549  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000165e3  00000000  00000000  00051a7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f502  00000000  00000000  0006805f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005d8c  00000000  00000000  000f7564  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009b  00000000  00000000  000fd2f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000118 	.word	0x20000118
 800012c:	00000000 	.word	0x00000000
 8000130:	0800982c 	.word	0x0800982c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000011c 	.word	0x2000011c
 800014c:	0800982c 	.word	0x0800982c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2iz>:
 80010d0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010d8:	d30f      	bcc.n	80010fa <__aeabi_f2iz+0x2a>
 80010da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d90d      	bls.n	8001100 <__aeabi_f2iz+0x30>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010ec:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80010f0:	fa23 f002 	lsr.w	r0, r3, r2
 80010f4:	bf18      	it	ne
 80010f6:	4240      	negne	r0, r0
 80010f8:	4770      	bx	lr
 80010fa:	f04f 0000 	mov.w	r0, #0
 80010fe:	4770      	bx	lr
 8001100:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001104:	d101      	bne.n	800110a <__aeabi_f2iz+0x3a>
 8001106:	0242      	lsls	r2, r0, #9
 8001108:	d105      	bne.n	8001116 <__aeabi_f2iz+0x46>
 800110a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800110e:	bf08      	it	eq
 8001110:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001114:	4770      	bx	lr
 8001116:	f04f 0000 	mov.w	r0, #0
 800111a:	4770      	bx	lr

0800111c <__aeabi_f2uiz>:
 800111c:	0042      	lsls	r2, r0, #1
 800111e:	d20e      	bcs.n	800113e <__aeabi_f2uiz+0x22>
 8001120:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001124:	d30b      	bcc.n	800113e <__aeabi_f2uiz+0x22>
 8001126:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800112a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800112e:	d409      	bmi.n	8001144 <__aeabi_f2uiz+0x28>
 8001130:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001134:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001138:	fa23 f002 	lsr.w	r0, r3, r2
 800113c:	4770      	bx	lr
 800113e:	f04f 0000 	mov.w	r0, #0
 8001142:	4770      	bx	lr
 8001144:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001148:	d101      	bne.n	800114e <__aeabi_f2uiz+0x32>
 800114a:	0242      	lsls	r2, r0, #9
 800114c:	d102      	bne.n	8001154 <__aeabi_f2uiz+0x38>
 800114e:	f04f 30ff 	mov.w	r0, #4294967295
 8001152:	4770      	bx	lr
 8001154:	f04f 0000 	mov.w	r0, #0
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop

0800115c <SBR1_init>:
static const float u_PS_p[] = { 0.3333f };
static const float u_PM_p[] = { 0.4500f };//0.6670
static const float u_PB_p[] = { 1.0000f };


void SBR1_init( void ){
 800115c:	b580      	push	{r7, lr}
 800115e:	b08a      	sub	sp, #40	; 0x28
 8001160:	af0a      	add	r7, sp, #40	; 0x28
    /* Set inputs */
    qFIS_InputSetup( SBR1_inputs, theta, -1.0000f, 1.0000f );
 8001162:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001166:	4a8d      	ldr	r2, [pc, #564]	; (800139c <SBR1_init+0x240>)
 8001168:	2100      	movs	r1, #0
 800116a:	488d      	ldr	r0, [pc, #564]	; (80013a0 <SBR1_init+0x244>)
 800116c:	f001 fcd6 	bl	8002b1c <qFIS_InputSetup>
    qFIS_InputSetup( SBR1_inputs, thetadot, -1.0000f, 1.0000f );
 8001170:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001174:	4a89      	ldr	r2, [pc, #548]	; (800139c <SBR1_init+0x240>)
 8001176:	2101      	movs	r1, #1
 8001178:	4889      	ldr	r0, [pc, #548]	; (80013a0 <SBR1_init+0x244>)
 800117a:	f001 fccf 	bl	8002b1c <qFIS_InputSetup>
    /* Set outputs */
    qFIS_OutputSetup( SBR1_outputs, u, -1.0000f, 1.0000f );
 800117e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001182:	4a86      	ldr	r2, [pc, #536]	; (800139c <SBR1_init+0x240>)
 8001184:	2100      	movs	r1, #0
 8001186:	4887      	ldr	r0, [pc, #540]	; (80013a4 <SBR1_init+0x248>)
 8001188:	f001 fcf3 	bl	8002b72 <qFIS_OutputSetup>
    /* Set membership functions for the inputs */
    qFIS_SetMF( MFin, theta, theta_NB, trapmf, NULL, theta_NB_p, 1.0f );
 800118c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001190:	9302      	str	r3, [sp, #8]
 8001192:	4b85      	ldr	r3, [pc, #532]	; (80013a8 <SBR1_init+0x24c>)
 8001194:	9301      	str	r3, [sp, #4]
 8001196:	2300      	movs	r3, #0
 8001198:	9300      	str	r3, [sp, #0]
 800119a:	2302      	movs	r3, #2
 800119c:	2200      	movs	r2, #0
 800119e:	2100      	movs	r1, #0
 80011a0:	4882      	ldr	r0, [pc, #520]	; (80013ac <SBR1_init+0x250>)
 80011a2:	f001 fd8f 	bl	8002cc4 <qFIS_SetMF>
    qFIS_SetMF( MFin, theta, theta_NS, trapmf, NULL, theta_NS_p, 1.0f );
 80011a6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80011aa:	9302      	str	r3, [sp, #8]
 80011ac:	4b80      	ldr	r3, [pc, #512]	; (80013b0 <SBR1_init+0x254>)
 80011ae:	9301      	str	r3, [sp, #4]
 80011b0:	2300      	movs	r3, #0
 80011b2:	9300      	str	r3, [sp, #0]
 80011b4:	2302      	movs	r3, #2
 80011b6:	2201      	movs	r2, #1
 80011b8:	2100      	movs	r1, #0
 80011ba:	487c      	ldr	r0, [pc, #496]	; (80013ac <SBR1_init+0x250>)
 80011bc:	f001 fd82 	bl	8002cc4 <qFIS_SetMF>
    qFIS_SetMF( MFin, theta, theta_ZE, trimf, NULL, theta_ZE_p, 1.0f );
 80011c0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80011c4:	9302      	str	r3, [sp, #8]
 80011c6:	4b7b      	ldr	r3, [pc, #492]	; (80013b4 <SBR1_init+0x258>)
 80011c8:	9301      	str	r3, [sp, #4]
 80011ca:	2300      	movs	r3, #0
 80011cc:	9300      	str	r3, [sp, #0]
 80011ce:	2301      	movs	r3, #1
 80011d0:	2202      	movs	r2, #2
 80011d2:	2100      	movs	r1, #0
 80011d4:	4875      	ldr	r0, [pc, #468]	; (80013ac <SBR1_init+0x250>)
 80011d6:	f001 fd75 	bl	8002cc4 <qFIS_SetMF>
    qFIS_SetMF( MFin, theta, theta_PS, trapmf, NULL, theta_PS_p, 1.0f );
 80011da:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80011de:	9302      	str	r3, [sp, #8]
 80011e0:	4b75      	ldr	r3, [pc, #468]	; (80013b8 <SBR1_init+0x25c>)
 80011e2:	9301      	str	r3, [sp, #4]
 80011e4:	2300      	movs	r3, #0
 80011e6:	9300      	str	r3, [sp, #0]
 80011e8:	2302      	movs	r3, #2
 80011ea:	2203      	movs	r2, #3
 80011ec:	2100      	movs	r1, #0
 80011ee:	486f      	ldr	r0, [pc, #444]	; (80013ac <SBR1_init+0x250>)
 80011f0:	f001 fd68 	bl	8002cc4 <qFIS_SetMF>
    qFIS_SetMF( MFin, theta, theta_PB, trapmf, NULL, theta_PB_p, 1.0f );
 80011f4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80011f8:	9302      	str	r3, [sp, #8]
 80011fa:	4b70      	ldr	r3, [pc, #448]	; (80013bc <SBR1_init+0x260>)
 80011fc:	9301      	str	r3, [sp, #4]
 80011fe:	2300      	movs	r3, #0
 8001200:	9300      	str	r3, [sp, #0]
 8001202:	2302      	movs	r3, #2
 8001204:	2204      	movs	r2, #4
 8001206:	2100      	movs	r1, #0
 8001208:	4868      	ldr	r0, [pc, #416]	; (80013ac <SBR1_init+0x250>)
 800120a:	f001 fd5b 	bl	8002cc4 <qFIS_SetMF>
    qFIS_SetMF( MFin, thetadot, thetadot_NB, trimf, NULL, thetadot_NB_p, 1.0f );
 800120e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001212:	9302      	str	r3, [sp, #8]
 8001214:	4b6a      	ldr	r3, [pc, #424]	; (80013c0 <SBR1_init+0x264>)
 8001216:	9301      	str	r3, [sp, #4]
 8001218:	2300      	movs	r3, #0
 800121a:	9300      	str	r3, [sp, #0]
 800121c:	2301      	movs	r3, #1
 800121e:	2205      	movs	r2, #5
 8001220:	2101      	movs	r1, #1
 8001222:	4862      	ldr	r0, [pc, #392]	; (80013ac <SBR1_init+0x250>)
 8001224:	f001 fd4e 	bl	8002cc4 <qFIS_SetMF>
    qFIS_SetMF( MFin, thetadot, thetadot_NS, trimf, NULL, thetadot_NS_p, 1.0f );
 8001228:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800122c:	9302      	str	r3, [sp, #8]
 800122e:	4b65      	ldr	r3, [pc, #404]	; (80013c4 <SBR1_init+0x268>)
 8001230:	9301      	str	r3, [sp, #4]
 8001232:	2300      	movs	r3, #0
 8001234:	9300      	str	r3, [sp, #0]
 8001236:	2301      	movs	r3, #1
 8001238:	2206      	movs	r2, #6
 800123a:	2101      	movs	r1, #1
 800123c:	485b      	ldr	r0, [pc, #364]	; (80013ac <SBR1_init+0x250>)
 800123e:	f001 fd41 	bl	8002cc4 <qFIS_SetMF>
    qFIS_SetMF( MFin, thetadot, thetadot_ZE, trimf, NULL, thetadot_ZE_p, 1.0f );
 8001242:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001246:	9302      	str	r3, [sp, #8]
 8001248:	4b5f      	ldr	r3, [pc, #380]	; (80013c8 <SBR1_init+0x26c>)
 800124a:	9301      	str	r3, [sp, #4]
 800124c:	2300      	movs	r3, #0
 800124e:	9300      	str	r3, [sp, #0]
 8001250:	2301      	movs	r3, #1
 8001252:	2207      	movs	r2, #7
 8001254:	2101      	movs	r1, #1
 8001256:	4855      	ldr	r0, [pc, #340]	; (80013ac <SBR1_init+0x250>)
 8001258:	f001 fd34 	bl	8002cc4 <qFIS_SetMF>
    qFIS_SetMF( MFin, thetadot, thetadot_PS, trimf, NULL, thetadot_PS_p, 1.0f );
 800125c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001260:	9302      	str	r3, [sp, #8]
 8001262:	4b5a      	ldr	r3, [pc, #360]	; (80013cc <SBR1_init+0x270>)
 8001264:	9301      	str	r3, [sp, #4]
 8001266:	2300      	movs	r3, #0
 8001268:	9300      	str	r3, [sp, #0]
 800126a:	2301      	movs	r3, #1
 800126c:	2208      	movs	r2, #8
 800126e:	2101      	movs	r1, #1
 8001270:	484e      	ldr	r0, [pc, #312]	; (80013ac <SBR1_init+0x250>)
 8001272:	f001 fd27 	bl	8002cc4 <qFIS_SetMF>
    qFIS_SetMF( MFin, thetadot, thetadot_PB, trimf, NULL, thetadot_PB_p, 1.0f );
 8001276:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800127a:	9302      	str	r3, [sp, #8]
 800127c:	4b54      	ldr	r3, [pc, #336]	; (80013d0 <SBR1_init+0x274>)
 800127e:	9301      	str	r3, [sp, #4]
 8001280:	2300      	movs	r3, #0
 8001282:	9300      	str	r3, [sp, #0]
 8001284:	2301      	movs	r3, #1
 8001286:	2209      	movs	r2, #9
 8001288:	2101      	movs	r1, #1
 800128a:	4848      	ldr	r0, [pc, #288]	; (80013ac <SBR1_init+0x250>)
 800128c:	f001 fd1a 	bl	8002cc4 <qFIS_SetMF>
    /* Set membership functions for the outputs */
    qFIS_SetMF( MFout, u, u_NB, constantmf, NULL, u_NB_p, 1.0f );
 8001290:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001294:	9302      	str	r3, [sp, #8]
 8001296:	4b4f      	ldr	r3, [pc, #316]	; (80013d4 <SBR1_init+0x278>)
 8001298:	9301      	str	r3, [sp, #4]
 800129a:	2300      	movs	r3, #0
 800129c:	9300      	str	r3, [sp, #0]
 800129e:	2313      	movs	r3, #19
 80012a0:	2200      	movs	r2, #0
 80012a2:	2100      	movs	r1, #0
 80012a4:	484c      	ldr	r0, [pc, #304]	; (80013d8 <SBR1_init+0x27c>)
 80012a6:	f001 fd0d 	bl	8002cc4 <qFIS_SetMF>
    qFIS_SetMF( MFout, u, u_NM, constantmf, NULL, u_NM_p, 1.0f );
 80012aa:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80012ae:	9302      	str	r3, [sp, #8]
 80012b0:	4b4a      	ldr	r3, [pc, #296]	; (80013dc <SBR1_init+0x280>)
 80012b2:	9301      	str	r3, [sp, #4]
 80012b4:	2300      	movs	r3, #0
 80012b6:	9300      	str	r3, [sp, #0]
 80012b8:	2313      	movs	r3, #19
 80012ba:	2201      	movs	r2, #1
 80012bc:	2100      	movs	r1, #0
 80012be:	4846      	ldr	r0, [pc, #280]	; (80013d8 <SBR1_init+0x27c>)
 80012c0:	f001 fd00 	bl	8002cc4 <qFIS_SetMF>
    qFIS_SetMF( MFout, u, u_NS, constantmf, NULL, u_NS_p, 1.0f );
 80012c4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80012c8:	9302      	str	r3, [sp, #8]
 80012ca:	4b45      	ldr	r3, [pc, #276]	; (80013e0 <SBR1_init+0x284>)
 80012cc:	9301      	str	r3, [sp, #4]
 80012ce:	2300      	movs	r3, #0
 80012d0:	9300      	str	r3, [sp, #0]
 80012d2:	2313      	movs	r3, #19
 80012d4:	2202      	movs	r2, #2
 80012d6:	2100      	movs	r1, #0
 80012d8:	483f      	ldr	r0, [pc, #252]	; (80013d8 <SBR1_init+0x27c>)
 80012da:	f001 fcf3 	bl	8002cc4 <qFIS_SetMF>
    qFIS_SetMF( MFout, u, u_ZE, constantmf, NULL, u_ZE_p, 1.0f );
 80012de:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80012e2:	9302      	str	r3, [sp, #8]
 80012e4:	4b3f      	ldr	r3, [pc, #252]	; (80013e4 <SBR1_init+0x288>)
 80012e6:	9301      	str	r3, [sp, #4]
 80012e8:	2300      	movs	r3, #0
 80012ea:	9300      	str	r3, [sp, #0]
 80012ec:	2313      	movs	r3, #19
 80012ee:	2203      	movs	r2, #3
 80012f0:	2100      	movs	r1, #0
 80012f2:	4839      	ldr	r0, [pc, #228]	; (80013d8 <SBR1_init+0x27c>)
 80012f4:	f001 fce6 	bl	8002cc4 <qFIS_SetMF>
    qFIS_SetMF( MFout, u, u_PS, constantmf, NULL, u_PS_p, 1.0f );
 80012f8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80012fc:	9302      	str	r3, [sp, #8]
 80012fe:	4b3a      	ldr	r3, [pc, #232]	; (80013e8 <SBR1_init+0x28c>)
 8001300:	9301      	str	r3, [sp, #4]
 8001302:	2300      	movs	r3, #0
 8001304:	9300      	str	r3, [sp, #0]
 8001306:	2313      	movs	r3, #19
 8001308:	2204      	movs	r2, #4
 800130a:	2100      	movs	r1, #0
 800130c:	4832      	ldr	r0, [pc, #200]	; (80013d8 <SBR1_init+0x27c>)
 800130e:	f001 fcd9 	bl	8002cc4 <qFIS_SetMF>
    qFIS_SetMF( MFout, u, u_PM, constantmf, NULL, u_PM_p, 1.0f );
 8001312:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001316:	9302      	str	r3, [sp, #8]
 8001318:	4b34      	ldr	r3, [pc, #208]	; (80013ec <SBR1_init+0x290>)
 800131a:	9301      	str	r3, [sp, #4]
 800131c:	2300      	movs	r3, #0
 800131e:	9300      	str	r3, [sp, #0]
 8001320:	2313      	movs	r3, #19
 8001322:	2205      	movs	r2, #5
 8001324:	2100      	movs	r1, #0
 8001326:	482c      	ldr	r0, [pc, #176]	; (80013d8 <SBR1_init+0x27c>)
 8001328:	f001 fccc 	bl	8002cc4 <qFIS_SetMF>
    qFIS_SetMF( MFout, u, u_PB, constantmf, NULL, u_PB_p, 1.0f );
 800132c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001330:	9302      	str	r3, [sp, #8]
 8001332:	4b2f      	ldr	r3, [pc, #188]	; (80013f0 <SBR1_init+0x294>)
 8001334:	9301      	str	r3, [sp, #4]
 8001336:	2300      	movs	r3, #0
 8001338:	9300      	str	r3, [sp, #0]
 800133a:	2313      	movs	r3, #19
 800133c:	2206      	movs	r2, #6
 800133e:	2100      	movs	r1, #0
 8001340:	4825      	ldr	r0, [pc, #148]	; (80013d8 <SBR1_init+0x27c>)
 8001342:	f001 fcbf 	bl	8002cc4 <qFIS_SetMF>

    /* Configure the Inference System */
    qFIS_Setup( &SBR1, Sugeno,
 8001346:	2319      	movs	r3, #25
 8001348:	9308      	str	r3, [sp, #32]
 800134a:	4b2a      	ldr	r3, [pc, #168]	; (80013f4 <SBR1_init+0x298>)
 800134c:	9307      	str	r3, [sp, #28]
 800134e:	4b2a      	ldr	r3, [pc, #168]	; (80013f8 <SBR1_init+0x29c>)
 8001350:	9306      	str	r3, [sp, #24]
 8001352:	238c      	movs	r3, #140	; 0x8c
 8001354:	9305      	str	r3, [sp, #20]
 8001356:	4b20      	ldr	r3, [pc, #128]	; (80013d8 <SBR1_init+0x27c>)
 8001358:	9304      	str	r3, [sp, #16]
 800135a:	23c8      	movs	r3, #200	; 0xc8
 800135c:	9303      	str	r3, [sp, #12]
 800135e:	4b13      	ldr	r3, [pc, #76]	; (80013ac <SBR1_init+0x250>)
 8001360:	9302      	str	r3, [sp, #8]
 8001362:	2334      	movs	r3, #52	; 0x34
 8001364:	9301      	str	r3, [sp, #4]
 8001366:	4b0f      	ldr	r3, [pc, #60]	; (80013a4 <SBR1_init+0x248>)
 8001368:	9300      	str	r3, [sp, #0]
 800136a:	2318      	movs	r3, #24
 800136c:	4a0c      	ldr	r2, [pc, #48]	; (80013a0 <SBR1_init+0x244>)
 800136e:	2101      	movs	r1, #1
 8001370:	4822      	ldr	r0, [pc, #136]	; (80013fc <SBR1_init+0x2a0>)
 8001372:	f001 fafb 	bl	800296c <qFIS_Setup>
                SBR1_inputs, sizeof(SBR1_inputs),
                SBR1_outputs, sizeof(SBR1_outputs),
                MFin, sizeof(MFin), MFout, sizeof(MFout),
                rules, rStrength, 25u );
    qFIS_SetParameter( &SBR1, qFIS_AND, qFIS_PROD );
 8001376:	2201      	movs	r2, #1
 8001378:	2102      	movs	r1, #2
 800137a:	4820      	ldr	r0, [pc, #128]	; (80013fc <SBR1_init+0x2a0>)
 800137c:	f001 fa86 	bl	800288c <qFIS_SetParameter>
    qFIS_SetParameter( &SBR1, qFIS_Implication, qFIS_PROD );
 8001380:	2201      	movs	r2, #1
 8001382:	2100      	movs	r1, #0
 8001384:	481d      	ldr	r0, [pc, #116]	; (80013fc <SBR1_init+0x2a0>)
 8001386:	f001 fa81 	bl	800288c <qFIS_SetParameter>
    qFIS_SetParameter( &SBR1, qFIS_Aggregation, qFIS_SUM );
 800138a:	2204      	movs	r2, #4
 800138c:	2101      	movs	r1, #1
 800138e:	481b      	ldr	r0, [pc, #108]	; (80013fc <SBR1_init+0x2a0>)
 8001390:	f001 fa7c 	bl	800288c <qFIS_SetParameter>
}
 8001394:	bf00      	nop
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	bf800000 	.word	0xbf800000
 80013a0:	20000194 	.word	0x20000194
 80013a4:	200001ac 	.word	0x200001ac
 80013a8:	080099fc 	.word	0x080099fc
 80013ac:	200001e0 	.word	0x200001e0
 80013b0:	08009a0c 	.word	0x08009a0c
 80013b4:	08009a1c 	.word	0x08009a1c
 80013b8:	08009a28 	.word	0x08009a28
 80013bc:	08009a38 	.word	0x08009a38
 80013c0:	08009a48 	.word	0x08009a48
 80013c4:	08009a54 	.word	0x08009a54
 80013c8:	08009a60 	.word	0x08009a60
 80013cc:	08009a6c 	.word	0x08009a6c
 80013d0:	08009a78 	.word	0x08009a78
 80013d4:	08009a84 	.word	0x08009a84
 80013d8:	200002a8 	.word	0x200002a8
 80013dc:	08009a88 	.word	0x08009a88
 80013e0:	08009a8c 	.word	0x08009a8c
 80013e4:	08009a90 	.word	0x08009a90
 80013e8:	08009a94 	.word	0x08009a94
 80013ec:	08009a98 	.word	0x08009a98
 80013f0:	08009a9c 	.word	0x08009a9c
 80013f4:	20000334 	.word	0x20000334
 80013f8:	08009868 	.word	0x08009868
 80013fc:	20000134 	.word	0x20000134

08001400 <SBR1_run>:

void SBR1_run( float *inputs, float *outputs ) {
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	6039      	str	r1, [r7, #0]
    /* Set the crips inputs */
    qFIS_SetInput( SBR1_inputs, theta, inputs[ theta ] );
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	461a      	mov	r2, r3
 8001410:	2100      	movs	r1, #0
 8001412:	4811      	ldr	r0, [pc, #68]	; (8001458 <SBR1_run+0x58>)
 8001414:	f001 fc1a 	bl	8002c4c <qFIS_SetInput>
    qFIS_SetInput( SBR1_inputs, thetadot, inputs[ thetadot ] );
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	3304      	adds	r3, #4
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	461a      	mov	r2, r3
 8001420:	2101      	movs	r1, #1
 8001422:	480d      	ldr	r0, [pc, #52]	; (8001458 <SBR1_run+0x58>)
 8001424:	f001 fc12 	bl	8002c4c <qFIS_SetInput>

    qFIS_Fuzzify( &SBR1 );
 8001428:	480c      	ldr	r0, [pc, #48]	; (800145c <SBR1_run+0x5c>)
 800142a:	f001 fd2a 	bl	8002e82 <qFIS_Fuzzify>
    if ( qFIS_Inference( &SBR1 ) > 0 ) {
 800142e:	480b      	ldr	r0, [pc, #44]	; (800145c <SBR1_run+0x5c>)
 8001430:	f002 f956 	bl	80036e0 <qFIS_Inference>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	dd02      	ble.n	8001440 <SBR1_run+0x40>
        qFIS_DeFuzzify( &SBR1 );
 800143a:	4808      	ldr	r0, [pc, #32]	; (800145c <SBR1_run+0x5c>)
 800143c:	f002 f80d 	bl	800345a <qFIS_DeFuzzify>
    else {
        /* Error! */
    }

    /* Get the crips outputs */
    outputs[ u ] = qFIS_GetOutput( SBR1_outputs, u );
 8001440:	2100      	movs	r1, #0
 8001442:	4807      	ldr	r0, [pc, #28]	; (8001460 <SBR1_run+0x60>)
 8001444:	f001 fc22 	bl	8002c8c <qFIS_GetOutput>
 8001448:	4602      	mov	r2, r0
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	601a      	str	r2, [r3, #0]
}
 800144e:	bf00      	nop
 8001450:	3708      	adds	r7, #8
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	20000194 	.word	0x20000194
 800145c:	20000134 	.word	0x20000134
 8001460:	200001ac 	.word	0x200001ac

08001464 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM1)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a05      	ldr	r2, [pc, #20]	; (8001488 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d102      	bne.n	800147c <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		u8_flag_10ms = 1;
 8001476:	4b05      	ldr	r3, [pc, #20]	; (800148c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001478:	2201      	movs	r2, #1
 800147a:	701a      	strb	r2, [r3, #0]
	}
}
 800147c:	bf00      	nop
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	bc80      	pop	{r7}
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	40012c00 	.word	0x40012c00
 800148c:	20000568 	.word	0x20000568

08001490 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001490:	b5b0      	push	{r4, r5, r7, lr}
 8001492:	b088      	sub	sp, #32
 8001494:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001496:	f003 fc11 	bl	8004cbc <HAL_Init>

  /* USER CODE BEGIN Init */
	 SBR1_init();
 800149a:	f7ff fe5f 	bl	800115c <SBR1_init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800149e:	f000 f8b5 	bl	800160c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014a2:	f000 fa5f 	bl	8001964 <MX_GPIO_Init>
  MX_I2C1_Init();
 80014a6:	f000 f8ed 	bl	8001684 <MX_I2C1_Init>
  MX_TIM1_Init();
 80014aa:	f000 f919 	bl	80016e0 <MX_TIM1_Init>
  MX_TIM3_Init();
 80014ae:	f000 f967 	bl	8001780 <MX_TIM3_Init>
  MX_TIM4_Init();
 80014b2:	f000 f9c9 	bl	8001848 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 80014b6:	f000 fa2b 	bl	8001910 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 80014ba:	4849      	ldr	r0, [pc, #292]	; (80015e0 <main+0x150>)
 80014bc:	f005 fc76 	bl	8006dac <HAL_TIM_Base_Start_IT>
  Init_tim_pwm();
 80014c0:	f000 fb20 	bl	8001b04 <Init_tim_pwm>

  while (MPU6050_Init(&hi2c1) == 1);
 80014c4:	bf00      	nop
 80014c6:	4847      	ldr	r0, [pc, #284]	; (80015e4 <main+0x154>)
 80014c8:	f000 fc2c 	bl	8001d24 <MPU6050_Init>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d0f9      	beq.n	80014c6 <main+0x36>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if (u8_flag_10ms)
 80014d2:	4b45      	ldr	r3, [pc, #276]	; (80015e8 <main+0x158>)
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d0fb      	beq.n	80014d2 <main+0x42>
	  {
		  u8_flag_10ms = 0;
 80014da:	4b43      	ldr	r3, [pc, #268]	; (80015e8 <main+0x158>)
 80014dc:	2200      	movs	r2, #0
 80014de:	701a      	strb	r2, [r3, #0]
		  MPU6050_Read_All(&hi2c1,&t_MPU6050);
 80014e0:	4942      	ldr	r1, [pc, #264]	; (80015ec <main+0x15c>)
 80014e2:	4840      	ldr	r0, [pc, #256]	; (80015e4 <main+0x154>)
 80014e4:	f000 fc78 	bl	8001dd8 <MPU6050_Read_All>
		  Controller (t_MPU6050.KalmanAngleY, t_MPU6050.Gy* RAD_TO_DEG, &t_fuzzy);
 80014e8:	4b40      	ldr	r3, [pc, #256]	; (80015ec <main+0x15c>)
 80014ea:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 80014ee:	4b3f      	ldr	r3, [pc, #252]	; (80015ec <main+0x15c>)
 80014f0:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80014f4:	a338      	add	r3, pc, #224	; (adr r3, 80015d8 <main+0x148>)
 80014f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014fa:	f7fe ffed 	bl	80004d8 <__aeabi_dmul>
 80014fe:	4602      	mov	r2, r0
 8001500:	460b      	mov	r3, r1
 8001502:	493b      	ldr	r1, [pc, #236]	; (80015f0 <main+0x160>)
 8001504:	9100      	str	r1, [sp, #0]
 8001506:	4620      	mov	r0, r4
 8001508:	4629      	mov	r1, r5
 800150a:	f000 fb77 	bl	8001bfc <Controller>
		  int theta = t_MPU6050.KalmanAngleY*1000.0;
 800150e:	4b37      	ldr	r3, [pc, #220]	; (80015ec <main+0x15c>)
 8001510:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8001514:	f04f 0200 	mov.w	r2, #0
 8001518:	4b36      	ldr	r3, [pc, #216]	; (80015f4 <main+0x164>)
 800151a:	f7fe ffdd 	bl	80004d8 <__aeabi_dmul>
 800151e:	4602      	mov	r2, r0
 8001520:	460b      	mov	r3, r1
 8001522:	4610      	mov	r0, r2
 8001524:	4619      	mov	r1, r3
 8001526:	f7ff fa87 	bl	8000a38 <__aeabi_d2iz>
 800152a:	4603      	mov	r3, r0
 800152c:	60fb      	str	r3, [r7, #12]
		  int theta_dot = t_MPU6050.Gy* RAD_TO_DEG*1000.0;
 800152e:	4b2f      	ldr	r3, [pc, #188]	; (80015ec <main+0x15c>)
 8001530:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8001534:	a328      	add	r3, pc, #160	; (adr r3, 80015d8 <main+0x148>)
 8001536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800153a:	f7fe ffcd 	bl	80004d8 <__aeabi_dmul>
 800153e:	4602      	mov	r2, r0
 8001540:	460b      	mov	r3, r1
 8001542:	4610      	mov	r0, r2
 8001544:	4619      	mov	r1, r3
 8001546:	f04f 0200 	mov.w	r2, #0
 800154a:	4b2a      	ldr	r3, [pc, #168]	; (80015f4 <main+0x164>)
 800154c:	f7fe ffc4 	bl	80004d8 <__aeabi_dmul>
 8001550:	4602      	mov	r2, r0
 8001552:	460b      	mov	r3, r1
 8001554:	4610      	mov	r0, r2
 8001556:	4619      	mov	r1, r3
 8001558:	f7ff fa6e 	bl	8000a38 <__aeabi_d2iz>
 800155c:	4603      	mov	r3, r0
 800155e:	60bb      	str	r3, [r7, #8]
		  int uk = t_fuzzy.f_out_fuzzy;
 8001560:	4b23      	ldr	r3, [pc, #140]	; (80015f0 <main+0x160>)
 8001562:	689b      	ldr	r3, [r3, #8]
 8001564:	4618      	mov	r0, r3
 8001566:	f7ff fdb3 	bl	80010d0 <__aeabi_f2iz>
 800156a:	4603      	mov	r3, r0
 800156c:	607b      	str	r3, [r7, #4]
		  sprintf(data,FRAME,SIGN(theta),ABS(theta),SIGN(theta_dot),ABS(theta_dot),SIGN(uk),ABS(uk));
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	2b00      	cmp	r3, #0
 8001572:	db01      	blt.n	8001578 <main+0xe8>
 8001574:	4c20      	ldr	r4, [pc, #128]	; (80015f8 <main+0x168>)
 8001576:	e000      	b.n	800157a <main+0xea>
 8001578:	4c20      	ldr	r4, [pc, #128]	; (80015fc <main+0x16c>)
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	ea83 75e3 	eor.w	r5, r3, r3, asr #31
 8001580:	eba5 75e3 	sub.w	r5, r5, r3, asr #31
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	2b00      	cmp	r3, #0
 8001588:	db01      	blt.n	800158e <main+0xfe>
 800158a:	4b1b      	ldr	r3, [pc, #108]	; (80015f8 <main+0x168>)
 800158c:	e000      	b.n	8001590 <main+0x100>
 800158e:	4b1b      	ldr	r3, [pc, #108]	; (80015fc <main+0x16c>)
 8001590:	68ba      	ldr	r2, [r7, #8]
 8001592:	2a00      	cmp	r2, #0
 8001594:	bfb8      	it	lt
 8001596:	4252      	neglt	r2, r2
 8001598:	6879      	ldr	r1, [r7, #4]
 800159a:	2900      	cmp	r1, #0
 800159c:	db01      	blt.n	80015a2 <main+0x112>
 800159e:	4916      	ldr	r1, [pc, #88]	; (80015f8 <main+0x168>)
 80015a0:	e000      	b.n	80015a4 <main+0x114>
 80015a2:	4916      	ldr	r1, [pc, #88]	; (80015fc <main+0x16c>)
 80015a4:	6878      	ldr	r0, [r7, #4]
 80015a6:	2800      	cmp	r0, #0
 80015a8:	bfb8      	it	lt
 80015aa:	4240      	neglt	r0, r0
 80015ac:	9003      	str	r0, [sp, #12]
 80015ae:	9102      	str	r1, [sp, #8]
 80015b0:	9201      	str	r2, [sp, #4]
 80015b2:	9300      	str	r3, [sp, #0]
 80015b4:	462b      	mov	r3, r5
 80015b6:	4622      	mov	r2, r4
 80015b8:	4911      	ldr	r1, [pc, #68]	; (8001600 <main+0x170>)
 80015ba:	4812      	ldr	r0, [pc, #72]	; (8001604 <main+0x174>)
 80015bc:	f007 f928 	bl	8008810 <siprintf>
		  HAL_UART_Transmit(&huart1,(uint8_t*)data, strlen(data), 5);
 80015c0:	4810      	ldr	r0, [pc, #64]	; (8001604 <main+0x174>)
 80015c2:	f7fe fdc5 	bl	8000150 <strlen>
 80015c6:	4603      	mov	r3, r0
 80015c8:	b29a      	uxth	r2, r3
 80015ca:	2305      	movs	r3, #5
 80015cc:	490d      	ldr	r1, [pc, #52]	; (8001604 <main+0x174>)
 80015ce:	480e      	ldr	r0, [pc, #56]	; (8001608 <main+0x178>)
 80015d0:	f006 fb4a 	bl	8007c68 <HAL_UART_Transmit>
	  if (u8_flag_10ms)
 80015d4:	e77d      	b.n	80014d2 <main+0x42>
 80015d6:	bf00      	nop
 80015d8:	1a63c1f8 	.word	0x1a63c1f8
 80015dc:	404ca5dc 	.word	0x404ca5dc
 80015e0:	200003ec 	.word	0x200003ec
 80015e4:	20000398 	.word	0x20000398
 80015e8:	20000568 	.word	0x20000568
 80015ec:	20000510 	.word	0x20000510
 80015f0:	20000000 	.word	0x20000000
 80015f4:	408f4000 	.word	0x408f4000
 80015f8:	08009848 	.word	0x08009848
 80015fc:	0800984c 	.word	0x0800984c
 8001600:	08009850 	.word	0x08009850
 8001604:	2000056c 	.word	0x2000056c
 8001608:	200004c4 	.word	0x200004c4

0800160c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b090      	sub	sp, #64	; 0x40
 8001610:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001612:	f107 0318 	add.w	r3, r7, #24
 8001616:	2228      	movs	r2, #40	; 0x28
 8001618:	2100      	movs	r1, #0
 800161a:	4618      	mov	r0, r3
 800161c:	f007 f918 	bl	8008850 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001620:	1d3b      	adds	r3, r7, #4
 8001622:	2200      	movs	r2, #0
 8001624:	601a      	str	r2, [r3, #0]
 8001626:	605a      	str	r2, [r3, #4]
 8001628:	609a      	str	r2, [r3, #8]
 800162a:	60da      	str	r2, [r3, #12]
 800162c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800162e:	2302      	movs	r3, #2
 8001630:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001632:	2301      	movs	r3, #1
 8001634:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001636:	2310      	movs	r3, #16
 8001638:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800163a:	2300      	movs	r3, #0
 800163c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800163e:	f107 0318 	add.w	r3, r7, #24
 8001642:	4618      	mov	r0, r3
 8001644:	f004 ff52 	bl	80064ec <HAL_RCC_OscConfig>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800164e:	f000 f9f5 	bl	8001a3c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001652:	230f      	movs	r3, #15
 8001654:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001656:	2300      	movs	r3, #0
 8001658:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800165a:	2300      	movs	r3, #0
 800165c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800165e:	2300      	movs	r3, #0
 8001660:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001662:	2300      	movs	r3, #0
 8001664:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001666:	1d3b      	adds	r3, r7, #4
 8001668:	2100      	movs	r1, #0
 800166a:	4618      	mov	r0, r3
 800166c:	f005 f9c0 	bl	80069f0 <HAL_RCC_ClockConfig>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001676:	f000 f9e1 	bl	8001a3c <Error_Handler>
  }
}
 800167a:	bf00      	nop
 800167c:	3740      	adds	r7, #64	; 0x40
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
	...

08001684 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001688:	4b12      	ldr	r3, [pc, #72]	; (80016d4 <MX_I2C1_Init+0x50>)
 800168a:	4a13      	ldr	r2, [pc, #76]	; (80016d8 <MX_I2C1_Init+0x54>)
 800168c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800168e:	4b11      	ldr	r3, [pc, #68]	; (80016d4 <MX_I2C1_Init+0x50>)
 8001690:	4a12      	ldr	r2, [pc, #72]	; (80016dc <MX_I2C1_Init+0x58>)
 8001692:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001694:	4b0f      	ldr	r3, [pc, #60]	; (80016d4 <MX_I2C1_Init+0x50>)
 8001696:	2200      	movs	r2, #0
 8001698:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800169a:	4b0e      	ldr	r3, [pc, #56]	; (80016d4 <MX_I2C1_Init+0x50>)
 800169c:	2200      	movs	r2, #0
 800169e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016a0:	4b0c      	ldr	r3, [pc, #48]	; (80016d4 <MX_I2C1_Init+0x50>)
 80016a2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80016a6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016a8:	4b0a      	ldr	r3, [pc, #40]	; (80016d4 <MX_I2C1_Init+0x50>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016ae:	4b09      	ldr	r3, [pc, #36]	; (80016d4 <MX_I2C1_Init+0x50>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016b4:	4b07      	ldr	r3, [pc, #28]	; (80016d4 <MX_I2C1_Init+0x50>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016ba:	4b06      	ldr	r3, [pc, #24]	; (80016d4 <MX_I2C1_Init+0x50>)
 80016bc:	2200      	movs	r2, #0
 80016be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016c0:	4804      	ldr	r0, [pc, #16]	; (80016d4 <MX_I2C1_Init+0x50>)
 80016c2:	f003 feb9 	bl	8005438 <HAL_I2C_Init>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016cc:	f000 f9b6 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016d0:	bf00      	nop
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	20000398 	.word	0x20000398
 80016d8:	40005400 	.word	0x40005400
 80016dc:	000186a0 	.word	0x000186a0

080016e0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016e6:	f107 0308 	add.w	r3, r7, #8
 80016ea:	2200      	movs	r2, #0
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	605a      	str	r2, [r3, #4]
 80016f0:	609a      	str	r2, [r3, #8]
 80016f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016f4:	463b      	mov	r3, r7
 80016f6:	2200      	movs	r2, #0
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016fc:	4b1e      	ldr	r3, [pc, #120]	; (8001778 <MX_TIM1_Init+0x98>)
 80016fe:	4a1f      	ldr	r2, [pc, #124]	; (800177c <MX_TIM1_Init+0x9c>)
 8001700:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 799;
 8001702:	4b1d      	ldr	r3, [pc, #116]	; (8001778 <MX_TIM1_Init+0x98>)
 8001704:	f240 321f 	movw	r2, #799	; 0x31f
 8001708:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800170a:	4b1b      	ldr	r3, [pc, #108]	; (8001778 <MX_TIM1_Init+0x98>)
 800170c:	2200      	movs	r2, #0
 800170e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8001710:	4b19      	ldr	r3, [pc, #100]	; (8001778 <MX_TIM1_Init+0x98>)
 8001712:	2263      	movs	r2, #99	; 0x63
 8001714:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001716:	4b18      	ldr	r3, [pc, #96]	; (8001778 <MX_TIM1_Init+0x98>)
 8001718:	2200      	movs	r2, #0
 800171a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800171c:	4b16      	ldr	r3, [pc, #88]	; (8001778 <MX_TIM1_Init+0x98>)
 800171e:	2200      	movs	r2, #0
 8001720:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001722:	4b15      	ldr	r3, [pc, #84]	; (8001778 <MX_TIM1_Init+0x98>)
 8001724:	2200      	movs	r2, #0
 8001726:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001728:	4813      	ldr	r0, [pc, #76]	; (8001778 <MX_TIM1_Init+0x98>)
 800172a:	f005 faef 	bl	8006d0c <HAL_TIM_Base_Init>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001734:	f000 f982 	bl	8001a3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001738:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800173c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800173e:	f107 0308 	add.w	r3, r7, #8
 8001742:	4619      	mov	r1, r3
 8001744:	480c      	ldr	r0, [pc, #48]	; (8001778 <MX_TIM1_Init+0x98>)
 8001746:	f005 fe3f 	bl	80073c8 <HAL_TIM_ConfigClockSource>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001750:	f000 f974 	bl	8001a3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001754:	2300      	movs	r3, #0
 8001756:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001758:	2300      	movs	r3, #0
 800175a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800175c:	463b      	mov	r3, r7
 800175e:	4619      	mov	r1, r3
 8001760:	4805      	ldr	r0, [pc, #20]	; (8001778 <MX_TIM1_Init+0x98>)
 8001762:	f006 f9c1 	bl	8007ae8 <HAL_TIMEx_MasterConfigSynchronization>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800176c:	f000 f966 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001770:	bf00      	nop
 8001772:	3718      	adds	r7, #24
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	200003ec 	.word	0x200003ec
 800177c:	40012c00 	.word	0x40012c00

08001780 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b08a      	sub	sp, #40	; 0x28
 8001784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001786:	f107 0320 	add.w	r3, r7, #32
 800178a:	2200      	movs	r2, #0
 800178c:	601a      	str	r2, [r3, #0]
 800178e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001790:	1d3b      	adds	r3, r7, #4
 8001792:	2200      	movs	r2, #0
 8001794:	601a      	str	r2, [r3, #0]
 8001796:	605a      	str	r2, [r3, #4]
 8001798:	609a      	str	r2, [r3, #8]
 800179a:	60da      	str	r2, [r3, #12]
 800179c:	611a      	str	r2, [r3, #16]
 800179e:	615a      	str	r2, [r3, #20]
 80017a0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017a2:	4b27      	ldr	r3, [pc, #156]	; (8001840 <MX_TIM3_Init+0xc0>)
 80017a4:	4a27      	ldr	r2, [pc, #156]	; (8001844 <MX_TIM3_Init+0xc4>)
 80017a6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 80017a8:	4b25      	ldr	r3, [pc, #148]	; (8001840 <MX_TIM3_Init+0xc0>)
 80017aa:	224f      	movs	r2, #79	; 0x4f
 80017ac:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ae:	4b24      	ldr	r3, [pc, #144]	; (8001840 <MX_TIM3_Init+0xc0>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1999;
 80017b4:	4b22      	ldr	r3, [pc, #136]	; (8001840 <MX_TIM3_Init+0xc0>)
 80017b6:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80017ba:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017bc:	4b20      	ldr	r3, [pc, #128]	; (8001840 <MX_TIM3_Init+0xc0>)
 80017be:	2200      	movs	r2, #0
 80017c0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017c2:	4b1f      	ldr	r3, [pc, #124]	; (8001840 <MX_TIM3_Init+0xc0>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80017c8:	481d      	ldr	r0, [pc, #116]	; (8001840 <MX_TIM3_Init+0xc0>)
 80017ca:	f005 fb41 	bl	8006e50 <HAL_TIM_PWM_Init>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80017d4:	f000 f932 	bl	8001a3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017d8:	2300      	movs	r3, #0
 80017da:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017dc:	2300      	movs	r3, #0
 80017de:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80017e0:	f107 0320 	add.w	r3, r7, #32
 80017e4:	4619      	mov	r1, r3
 80017e6:	4816      	ldr	r0, [pc, #88]	; (8001840 <MX_TIM3_Init+0xc0>)
 80017e8:	f006 f97e 	bl	8007ae8 <HAL_TIMEx_MasterConfigSynchronization>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80017f2:	f000 f923 	bl	8001a3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017f6:	2360      	movs	r3, #96	; 0x60
 80017f8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80017fa:	2300      	movs	r3, #0
 80017fc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017fe:	2300      	movs	r3, #0
 8001800:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001802:	2300      	movs	r3, #0
 8001804:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001806:	1d3b      	adds	r3, r7, #4
 8001808:	2200      	movs	r2, #0
 800180a:	4619      	mov	r1, r3
 800180c:	480c      	ldr	r0, [pc, #48]	; (8001840 <MX_TIM3_Init+0xc0>)
 800180e:	f005 fd19 	bl	8007244 <HAL_TIM_PWM_ConfigChannel>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001818:	f000 f910 	bl	8001a3c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800181c:	1d3b      	adds	r3, r7, #4
 800181e:	2204      	movs	r2, #4
 8001820:	4619      	mov	r1, r3
 8001822:	4807      	ldr	r0, [pc, #28]	; (8001840 <MX_TIM3_Init+0xc0>)
 8001824:	f005 fd0e 	bl	8007244 <HAL_TIM_PWM_ConfigChannel>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800182e:	f000 f905 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001832:	4803      	ldr	r0, [pc, #12]	; (8001840 <MX_TIM3_Init+0xc0>)
 8001834:	f003 f8ea 	bl	8004a0c <HAL_TIM_MspPostInit>

}
 8001838:	bf00      	nop
 800183a:	3728      	adds	r7, #40	; 0x28
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	20000434 	.word	0x20000434
 8001844:	40000400 	.word	0x40000400

08001848 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b08a      	sub	sp, #40	; 0x28
 800184c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800184e:	f107 0320 	add.w	r3, r7, #32
 8001852:	2200      	movs	r2, #0
 8001854:	601a      	str	r2, [r3, #0]
 8001856:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001858:	1d3b      	adds	r3, r7, #4
 800185a:	2200      	movs	r2, #0
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	605a      	str	r2, [r3, #4]
 8001860:	609a      	str	r2, [r3, #8]
 8001862:	60da      	str	r2, [r3, #12]
 8001864:	611a      	str	r2, [r3, #16]
 8001866:	615a      	str	r2, [r3, #20]
 8001868:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800186a:	4b27      	ldr	r3, [pc, #156]	; (8001908 <MX_TIM4_Init+0xc0>)
 800186c:	4a27      	ldr	r2, [pc, #156]	; (800190c <MX_TIM4_Init+0xc4>)
 800186e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 79;
 8001870:	4b25      	ldr	r3, [pc, #148]	; (8001908 <MX_TIM4_Init+0xc0>)
 8001872:	224f      	movs	r2, #79	; 0x4f
 8001874:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001876:	4b24      	ldr	r3, [pc, #144]	; (8001908 <MX_TIM4_Init+0xc0>)
 8001878:	2200      	movs	r2, #0
 800187a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1999;
 800187c:	4b22      	ldr	r3, [pc, #136]	; (8001908 <MX_TIM4_Init+0xc0>)
 800187e:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001882:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001884:	4b20      	ldr	r3, [pc, #128]	; (8001908 <MX_TIM4_Init+0xc0>)
 8001886:	2200      	movs	r2, #0
 8001888:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800188a:	4b1f      	ldr	r3, [pc, #124]	; (8001908 <MX_TIM4_Init+0xc0>)
 800188c:	2200      	movs	r2, #0
 800188e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001890:	481d      	ldr	r0, [pc, #116]	; (8001908 <MX_TIM4_Init+0xc0>)
 8001892:	f005 fadd 	bl	8006e50 <HAL_TIM_PWM_Init>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d001      	beq.n	80018a0 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 800189c:	f000 f8ce 	bl	8001a3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018a0:	2300      	movs	r3, #0
 80018a2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018a4:	2300      	movs	r3, #0
 80018a6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80018a8:	f107 0320 	add.w	r3, r7, #32
 80018ac:	4619      	mov	r1, r3
 80018ae:	4816      	ldr	r0, [pc, #88]	; (8001908 <MX_TIM4_Init+0xc0>)
 80018b0:	f006 f91a 	bl	8007ae8 <HAL_TIMEx_MasterConfigSynchronization>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d001      	beq.n	80018be <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80018ba:	f000 f8bf 	bl	8001a3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018be:	2360      	movs	r3, #96	; 0x60
 80018c0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80018c2:	2300      	movs	r3, #0
 80018c4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018c6:	2300      	movs	r3, #0
 80018c8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018ca:	2300      	movs	r3, #0
 80018cc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018ce:	1d3b      	adds	r3, r7, #4
 80018d0:	2200      	movs	r2, #0
 80018d2:	4619      	mov	r1, r3
 80018d4:	480c      	ldr	r0, [pc, #48]	; (8001908 <MX_TIM4_Init+0xc0>)
 80018d6:	f005 fcb5 	bl	8007244 <HAL_TIM_PWM_ConfigChannel>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 80018e0:	f000 f8ac 	bl	8001a3c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80018e4:	1d3b      	adds	r3, r7, #4
 80018e6:	2204      	movs	r2, #4
 80018e8:	4619      	mov	r1, r3
 80018ea:	4807      	ldr	r0, [pc, #28]	; (8001908 <MX_TIM4_Init+0xc0>)
 80018ec:	f005 fcaa 	bl	8007244 <HAL_TIM_PWM_ConfigChannel>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 80018f6:	f000 f8a1 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80018fa:	4803      	ldr	r0, [pc, #12]	; (8001908 <MX_TIM4_Init+0xc0>)
 80018fc:	f003 f886 	bl	8004a0c <HAL_TIM_MspPostInit>

}
 8001900:	bf00      	nop
 8001902:	3728      	adds	r7, #40	; 0x28
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	2000047c 	.word	0x2000047c
 800190c:	40000800 	.word	0x40000800

08001910 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001914:	4b11      	ldr	r3, [pc, #68]	; (800195c <MX_USART1_UART_Init+0x4c>)
 8001916:	4a12      	ldr	r2, [pc, #72]	; (8001960 <MX_USART1_UART_Init+0x50>)
 8001918:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800191a:	4b10      	ldr	r3, [pc, #64]	; (800195c <MX_USART1_UART_Init+0x4c>)
 800191c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001920:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001922:	4b0e      	ldr	r3, [pc, #56]	; (800195c <MX_USART1_UART_Init+0x4c>)
 8001924:	2200      	movs	r2, #0
 8001926:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001928:	4b0c      	ldr	r3, [pc, #48]	; (800195c <MX_USART1_UART_Init+0x4c>)
 800192a:	2200      	movs	r2, #0
 800192c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800192e:	4b0b      	ldr	r3, [pc, #44]	; (800195c <MX_USART1_UART_Init+0x4c>)
 8001930:	2200      	movs	r2, #0
 8001932:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001934:	4b09      	ldr	r3, [pc, #36]	; (800195c <MX_USART1_UART_Init+0x4c>)
 8001936:	220c      	movs	r2, #12
 8001938:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800193a:	4b08      	ldr	r3, [pc, #32]	; (800195c <MX_USART1_UART_Init+0x4c>)
 800193c:	2200      	movs	r2, #0
 800193e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001940:	4b06      	ldr	r3, [pc, #24]	; (800195c <MX_USART1_UART_Init+0x4c>)
 8001942:	2200      	movs	r2, #0
 8001944:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001946:	4805      	ldr	r0, [pc, #20]	; (800195c <MX_USART1_UART_Init+0x4c>)
 8001948:	f006 f93e 	bl	8007bc8 <HAL_UART_Init>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001952:	f000 f873 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001956:	bf00      	nop
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	200004c4 	.word	0x200004c4
 8001960:	40013800 	.word	0x40013800

08001964 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b088      	sub	sp, #32
 8001968:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800196a:	f107 0310 	add.w	r3, r7, #16
 800196e:	2200      	movs	r2, #0
 8001970:	601a      	str	r2, [r3, #0]
 8001972:	605a      	str	r2, [r3, #4]
 8001974:	609a      	str	r2, [r3, #8]
 8001976:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001978:	4b2d      	ldr	r3, [pc, #180]	; (8001a30 <MX_GPIO_Init+0xcc>)
 800197a:	699b      	ldr	r3, [r3, #24]
 800197c:	4a2c      	ldr	r2, [pc, #176]	; (8001a30 <MX_GPIO_Init+0xcc>)
 800197e:	f043 0310 	orr.w	r3, r3, #16
 8001982:	6193      	str	r3, [r2, #24]
 8001984:	4b2a      	ldr	r3, [pc, #168]	; (8001a30 <MX_GPIO_Init+0xcc>)
 8001986:	699b      	ldr	r3, [r3, #24]
 8001988:	f003 0310 	and.w	r3, r3, #16
 800198c:	60fb      	str	r3, [r7, #12]
 800198e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001990:	4b27      	ldr	r3, [pc, #156]	; (8001a30 <MX_GPIO_Init+0xcc>)
 8001992:	699b      	ldr	r3, [r3, #24]
 8001994:	4a26      	ldr	r2, [pc, #152]	; (8001a30 <MX_GPIO_Init+0xcc>)
 8001996:	f043 0320 	orr.w	r3, r3, #32
 800199a:	6193      	str	r3, [r2, #24]
 800199c:	4b24      	ldr	r3, [pc, #144]	; (8001a30 <MX_GPIO_Init+0xcc>)
 800199e:	699b      	ldr	r3, [r3, #24]
 80019a0:	f003 0320 	and.w	r3, r3, #32
 80019a4:	60bb      	str	r3, [r7, #8]
 80019a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019a8:	4b21      	ldr	r3, [pc, #132]	; (8001a30 <MX_GPIO_Init+0xcc>)
 80019aa:	699b      	ldr	r3, [r3, #24]
 80019ac:	4a20      	ldr	r2, [pc, #128]	; (8001a30 <MX_GPIO_Init+0xcc>)
 80019ae:	f043 0304 	orr.w	r3, r3, #4
 80019b2:	6193      	str	r3, [r2, #24]
 80019b4:	4b1e      	ldr	r3, [pc, #120]	; (8001a30 <MX_GPIO_Init+0xcc>)
 80019b6:	699b      	ldr	r3, [r3, #24]
 80019b8:	f003 0304 	and.w	r3, r3, #4
 80019bc:	607b      	str	r3, [r7, #4]
 80019be:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019c0:	4b1b      	ldr	r3, [pc, #108]	; (8001a30 <MX_GPIO_Init+0xcc>)
 80019c2:	699b      	ldr	r3, [r3, #24]
 80019c4:	4a1a      	ldr	r2, [pc, #104]	; (8001a30 <MX_GPIO_Init+0xcc>)
 80019c6:	f043 0308 	orr.w	r3, r3, #8
 80019ca:	6193      	str	r3, [r2, #24]
 80019cc:	4b18      	ldr	r3, [pc, #96]	; (8001a30 <MX_GPIO_Init+0xcc>)
 80019ce:	699b      	ldr	r3, [r3, #24]
 80019d0:	f003 0308 	and.w	r3, r3, #8
 80019d4:	603b      	str	r3, [r7, #0]
 80019d6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80019d8:	2200      	movs	r2, #0
 80019da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019de:	4815      	ldr	r0, [pc, #84]	; (8001a34 <MX_GPIO_Init+0xd0>)
 80019e0:	f003 fd12 	bl	8005408 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_5, GPIO_PIN_RESET);
 80019e4:	2200      	movs	r2, #0
 80019e6:	2128      	movs	r1, #40	; 0x28
 80019e8:	4813      	ldr	r0, [pc, #76]	; (8001a38 <MX_GPIO_Init+0xd4>)
 80019ea:	f003 fd0d 	bl	8005408 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80019ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f4:	2301      	movs	r3, #1
 80019f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f8:	2300      	movs	r3, #0
 80019fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fc:	2302      	movs	r3, #2
 80019fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a00:	f107 0310 	add.w	r3, r7, #16
 8001a04:	4619      	mov	r1, r3
 8001a06:	480b      	ldr	r0, [pc, #44]	; (8001a34 <MX_GPIO_Init+0xd0>)
 8001a08:	f003 fb7a 	bl	8005100 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8001a0c:	2328      	movs	r3, #40	; 0x28
 8001a0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a10:	2301      	movs	r3, #1
 8001a12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a14:	2300      	movs	r3, #0
 8001a16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a18:	2302      	movs	r3, #2
 8001a1a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a1c:	f107 0310 	add.w	r3, r7, #16
 8001a20:	4619      	mov	r1, r3
 8001a22:	4805      	ldr	r0, [pc, #20]	; (8001a38 <MX_GPIO_Init+0xd4>)
 8001a24:	f003 fb6c 	bl	8005100 <HAL_GPIO_Init>

}
 8001a28:	bf00      	nop
 8001a2a:	3720      	adds	r7, #32
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40021000 	.word	0x40021000
 8001a34:	40011000 	.word	0x40011000
 8001a38:	40010800 	.word	0x40010800

08001a3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a40:	b672      	cpsid	i
}
 8001a42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a44:	e7fe      	b.n	8001a44 <Error_Handler+0x8>
	...

08001a48 <Limit_val>:
 *      Author: NGOC HOAN && Hien Nguyen
 */

#include "motor.h"

static void Limit_val(float *value){
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
	if(*value> VAL_MAX)  *value = VAL_MAX;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7ff fb2f 	bl	80010bc <__aeabi_fcmpgt>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d003      	beq.n	8001a6c <Limit_val+0x24>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001a6a:	601a      	str	r2, [r3, #0]
	if(*value<-VAL_MAX) *value = -VAL_MAX;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4907      	ldr	r1, [pc, #28]	; (8001a90 <Limit_val+0x48>)
 8001a72:	4618      	mov	r0, r3
 8001a74:	f7ff fb04 	bl	8001080 <__aeabi_fcmplt>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d100      	bne.n	8001a80 <Limit_val+0x38>
}
 8001a7e:	e002      	b.n	8001a86 <Limit_val+0x3e>
	if(*value<-VAL_MAX) *value = -VAL_MAX;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	4a03      	ldr	r2, [pc, #12]	; (8001a90 <Limit_val+0x48>)
 8001a84:	601a      	str	r2, [r3, #0]
}
 8001a86:	bf00      	nop
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	bf800000 	.word	0xbf800000

08001a94 <Set_duty>:

static void Set_duty(float duty, TIM_HandleTypeDef *htim, int channel){
 8001a94:	b590      	push	{r4, r7, lr}
 8001a96:	b085      	sub	sp, #20
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	60f8      	str	r0, [r7, #12]
 8001a9c:	60b9      	str	r1, [r7, #8]
 8001a9e:	607a      	str	r2, [r7, #4]
	if (channel == 1){
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	d111      	bne.n	8001aca <Set_duty+0x36>
		htim->Instance->CCR1 =  (duty*MAX_CNT) + MIN_CNT;
 8001aa6:	4915      	ldr	r1, [pc, #84]	; (8001afc <Set_duty+0x68>)
 8001aa8:	68f8      	ldr	r0, [r7, #12]
 8001aaa:	f7ff f94b 	bl	8000d44 <__aeabi_fmul>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	4913      	ldr	r1, [pc, #76]	; (8001b00 <Set_duty+0x6c>)
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7ff f83e 	bl	8000b34 <__addsf3>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	461a      	mov	r2, r3
 8001abc:	68bb      	ldr	r3, [r7, #8]
 8001abe:	681c      	ldr	r4, [r3, #0]
 8001ac0:	4610      	mov	r0, r2
 8001ac2:	f7ff fb2b 	bl	800111c <__aeabi_f2uiz>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	6363      	str	r3, [r4, #52]	; 0x34
	}
	if (channel == 2){
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2b02      	cmp	r3, #2
 8001ace:	d111      	bne.n	8001af4 <Set_duty+0x60>
		htim->Instance->CCR2 =  (duty*MAX_CNT) + MIN_CNT;
 8001ad0:	490a      	ldr	r1, [pc, #40]	; (8001afc <Set_duty+0x68>)
 8001ad2:	68f8      	ldr	r0, [r7, #12]
 8001ad4:	f7ff f936 	bl	8000d44 <__aeabi_fmul>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	4909      	ldr	r1, [pc, #36]	; (8001b00 <Set_duty+0x6c>)
 8001adc:	4618      	mov	r0, r3
 8001ade:	f7ff f829 	bl	8000b34 <__addsf3>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	681c      	ldr	r4, [r3, #0]
 8001aea:	4610      	mov	r0, r2
 8001aec:	f7ff fb16 	bl	800111c <__aeabi_f2uiz>
 8001af0:	4603      	mov	r3, r0
 8001af2:	63a3      	str	r3, [r4, #56]	; 0x38
	}
}
 8001af4:	bf00      	nop
 8001af6:	3714      	adds	r7, #20
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd90      	pop	{r4, r7, pc}
 8001afc:	44ed6000 	.word	0x44ed6000
 8001b00:	42c80000 	.word	0x42c80000

08001b04 <Init_tim_pwm>:

void Init_tim_pwm(){
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001b08:	2100      	movs	r1, #0
 8001b0a:	4808      	ldr	r0, [pc, #32]	; (8001b2c <Init_tim_pwm+0x28>)
 8001b0c:	f005 f9f0 	bl	8006ef0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001b10:	2104      	movs	r1, #4
 8001b12:	4806      	ldr	r0, [pc, #24]	; (8001b2c <Init_tim_pwm+0x28>)
 8001b14:	f005 f9ec 	bl	8006ef0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001b18:	2100      	movs	r1, #0
 8001b1a:	4805      	ldr	r0, [pc, #20]	; (8001b30 <Init_tim_pwm+0x2c>)
 8001b1c:	f005 f9e8 	bl	8006ef0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8001b20:	2104      	movs	r1, #4
 8001b22:	4803      	ldr	r0, [pc, #12]	; (8001b30 <Init_tim_pwm+0x2c>)
 8001b24:	f005 f9e4 	bl	8006ef0 <HAL_TIM_PWM_Start>
}
 8001b28:	bf00      	nop
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	20000434 	.word	0x20000434
 8001b30:	2000047c 	.word	0x2000047c

08001b34 <Stop_motor>:

static void Stop_motor(){
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
	Set_duty(0, &htim3, 1);
 8001b38:	2201      	movs	r2, #1
 8001b3a:	490c      	ldr	r1, [pc, #48]	; (8001b6c <Stop_motor+0x38>)
 8001b3c:	f04f 0000 	mov.w	r0, #0
 8001b40:	f7ff ffa8 	bl	8001a94 <Set_duty>
	Set_duty(0, &htim3, 2);
 8001b44:	2202      	movs	r2, #2
 8001b46:	4909      	ldr	r1, [pc, #36]	; (8001b6c <Stop_motor+0x38>)
 8001b48:	f04f 0000 	mov.w	r0, #0
 8001b4c:	f7ff ffa2 	bl	8001a94 <Set_duty>
	Set_duty(0, &htim4, 1);
 8001b50:	2201      	movs	r2, #1
 8001b52:	4907      	ldr	r1, [pc, #28]	; (8001b70 <Stop_motor+0x3c>)
 8001b54:	f04f 0000 	mov.w	r0, #0
 8001b58:	f7ff ff9c 	bl	8001a94 <Set_duty>
	Set_duty(0, &htim4, 2);
 8001b5c:	2202      	movs	r2, #2
 8001b5e:	4904      	ldr	r1, [pc, #16]	; (8001b70 <Stop_motor+0x3c>)
 8001b60:	f04f 0000 	mov.w	r0, #0
 8001b64:	f7ff ff96 	bl	8001a94 <Set_duty>
}
 8001b68:	bf00      	nop
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	20000434 	.word	0x20000434
 8001b70:	2000047c 	.word	0x2000047c

08001b74 <Forward>:

void Forward (float duty){
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
	Set_duty(0, &htim3, 1);
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	490c      	ldr	r1, [pc, #48]	; (8001bb0 <Forward+0x3c>)
 8001b80:	f04f 0000 	mov.w	r0, #0
 8001b84:	f7ff ff86 	bl	8001a94 <Set_duty>
	Set_duty(duty, &htim3, 2);
 8001b88:	2202      	movs	r2, #2
 8001b8a:	4909      	ldr	r1, [pc, #36]	; (8001bb0 <Forward+0x3c>)
 8001b8c:	6878      	ldr	r0, [r7, #4]
 8001b8e:	f7ff ff81 	bl	8001a94 <Set_duty>
	Set_duty(0, &htim4, 1);
 8001b92:	2201      	movs	r2, #1
 8001b94:	4907      	ldr	r1, [pc, #28]	; (8001bb4 <Forward+0x40>)
 8001b96:	f04f 0000 	mov.w	r0, #0
 8001b9a:	f7ff ff7b 	bl	8001a94 <Set_duty>
	Set_duty(duty, &htim4, 2);
 8001b9e:	2202      	movs	r2, #2
 8001ba0:	4904      	ldr	r1, [pc, #16]	; (8001bb4 <Forward+0x40>)
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	f7ff ff76 	bl	8001a94 <Set_duty>
}
 8001ba8:	bf00      	nop
 8001baa:	3708      	adds	r7, #8
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	20000434 	.word	0x20000434
 8001bb4:	2000047c 	.word	0x2000047c

08001bb8 <Reverse>:

void Reverse (float duty){
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
	Set_duty(duty, &htim3, 1);
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	490c      	ldr	r1, [pc, #48]	; (8001bf4 <Reverse+0x3c>)
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f7ff ff65 	bl	8001a94 <Set_duty>
	Set_duty(0, &htim3, 2);
 8001bca:	2202      	movs	r2, #2
 8001bcc:	4909      	ldr	r1, [pc, #36]	; (8001bf4 <Reverse+0x3c>)
 8001bce:	f04f 0000 	mov.w	r0, #0
 8001bd2:	f7ff ff5f 	bl	8001a94 <Set_duty>
	Set_duty(duty, &htim4, 1);
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	4907      	ldr	r1, [pc, #28]	; (8001bf8 <Reverse+0x40>)
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f7ff ff5a 	bl	8001a94 <Set_duty>
	Set_duty(0, &htim4, 2);
 8001be0:	2202      	movs	r2, #2
 8001be2:	4905      	ldr	r1, [pc, #20]	; (8001bf8 <Reverse+0x40>)
 8001be4:	f04f 0000 	mov.w	r0, #0
 8001be8:	f7ff ff54 	bl	8001a94 <Set_duty>
}
 8001bec:	bf00      	nop
 8001bee:	3708      	adds	r7, #8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	20000434 	.word	0x20000434
 8001bf8:	2000047c 	.word	0x2000047c

08001bfc <Controller>:

void Controller (double new_angle, double vec_angle, Fuzzy_t *fuzzy){
 8001bfc:	b5b0      	push	{r4, r5, r7, lr}
 8001bfe:	b084      	sub	sp, #16
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001c06:	e9c7 2300 	strd	r2, r3, [r7]
	if((new_angle>ANGLE_THRESHOLD)|(new_angle<(-1)*ANGLE_THRESHOLD)){
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	461c      	mov	r4, r3
 8001c0e:	f04f 0200 	mov.w	r2, #0
 8001c12:	4b42      	ldr	r3, [pc, #264]	; (8001d1c <Controller+0x120>)
 8001c14:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001c18:	f7fe feee 	bl	80009f8 <__aeabi_dcmpgt>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d101      	bne.n	8001c26 <Controller+0x2a>
 8001c22:	2300      	movs	r3, #0
 8001c24:	461c      	mov	r4, r3
 8001c26:	b2e4      	uxtb	r4, r4
 8001c28:	2301      	movs	r3, #1
 8001c2a:	461d      	mov	r5, r3
 8001c2c:	f04f 0200 	mov.w	r2, #0
 8001c30:	4b3b      	ldr	r3, [pc, #236]	; (8001d20 <Controller+0x124>)
 8001c32:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001c36:	f7fe fec1 	bl	80009bc <__aeabi_dcmplt>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d101      	bne.n	8001c44 <Controller+0x48>
 8001c40:	2300      	movs	r3, #0
 8001c42:	461d      	mov	r5, r3
 8001c44:	b2eb      	uxtb	r3, r5
 8001c46:	4323      	orrs	r3, r4
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d002      	beq.n	8001c54 <Controller+0x58>
			Stop_motor();
 8001c4e:	f7ff ff71 	bl	8001b34 <Stop_motor>
			return;
 8001c52:	e060      	b.n	8001d16 <Controller+0x11a>
		}

	fuzzy->f_inp_fuzzy[0] = (new_angle- OFFSET)/fuzzy->f_K_theta;
 8001c54:	f04f 0200 	mov.w	r2, #0
 8001c58:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001c5c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001c60:	f7fe fa84 	bl	800016c <__adddf3>
 8001c64:	4602      	mov	r2, r0
 8001c66:	460b      	mov	r3, r1
 8001c68:	4614      	mov	r4, r2
 8001c6a:	461d      	mov	r5, r3
 8001c6c:	6a3b      	ldr	r3, [r7, #32]
 8001c6e:	68db      	ldr	r3, [r3, #12]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7fe fbd9 	bl	8000428 <__aeabi_f2d>
 8001c76:	4602      	mov	r2, r0
 8001c78:	460b      	mov	r3, r1
 8001c7a:	4620      	mov	r0, r4
 8001c7c:	4629      	mov	r1, r5
 8001c7e:	f7fe fd55 	bl	800072c <__aeabi_ddiv>
 8001c82:	4602      	mov	r2, r0
 8001c84:	460b      	mov	r3, r1
 8001c86:	4610      	mov	r0, r2
 8001c88:	4619      	mov	r1, r3
 8001c8a:	f7fe fefd 	bl	8000a88 <__aeabi_d2f>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	6a3b      	ldr	r3, [r7, #32]
 8001c92:	601a      	str	r2, [r3, #0]
	Limit_val(&fuzzy->f_inp_fuzzy[0]);
 8001c94:	6a3b      	ldr	r3, [r7, #32]
 8001c96:	4618      	mov	r0, r3
 8001c98:	f7ff fed6 	bl	8001a48 <Limit_val>
	fuzzy->f_inp_fuzzy[1] = vec_angle/fuzzy->f_K_theta_dot;
 8001c9c:	6a3b      	ldr	r3, [r7, #32]
 8001c9e:	691b      	ldr	r3, [r3, #16]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7fe fbc1 	bl	8000428 <__aeabi_f2d>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	460b      	mov	r3, r1
 8001caa:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001cae:	f7fe fd3d 	bl	800072c <__aeabi_ddiv>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	460b      	mov	r3, r1
 8001cb6:	4610      	mov	r0, r2
 8001cb8:	4619      	mov	r1, r3
 8001cba:	f7fe fee5 	bl	8000a88 <__aeabi_d2f>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	6a3b      	ldr	r3, [r7, #32]
 8001cc2:	605a      	str	r2, [r3, #4]
	Limit_val(&fuzzy->f_inp_fuzzy[1]);
 8001cc4:	6a3b      	ldr	r3, [r7, #32]
 8001cc6:	3304      	adds	r3, #4
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7ff febd 	bl	8001a48 <Limit_val>
	SBR1_run(&fuzzy->f_inp_fuzzy, &fuzzy->f_out_fuzzy);
 8001cce:	6a3a      	ldr	r2, [r7, #32]
 8001cd0:	6a3b      	ldr	r3, [r7, #32]
 8001cd2:	3308      	adds	r3, #8
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	4610      	mov	r0, r2
 8001cd8:	f7ff fb92 	bl	8001400 <SBR1_run>
	Limit_val(&fuzzy->f_out_fuzzy);
 8001cdc:	6a3b      	ldr	r3, [r7, #32]
 8001cde:	3308      	adds	r3, #8
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f7ff feb1 	bl	8001a48 <Limit_val>

	if (fuzzy->f_out_fuzzy > 0){
 8001ce6:	6a3b      	ldr	r3, [r7, #32]
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	f04f 0100 	mov.w	r1, #0
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f7ff f9e4 	bl	80010bc <__aeabi_fcmpgt>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d005      	beq.n	8001d06 <Controller+0x10a>
		Reverse (fuzzy->f_out_fuzzy);
 8001cfa:	6a3b      	ldr	r3, [r7, #32]
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f7ff ff5a 	bl	8001bb8 <Reverse>
		return;
 8001d04:	e007      	b.n	8001d16 <Controller+0x11a>
	} else {
		Forward ((-1)*fuzzy->f_out_fuzzy);
 8001d06:	6a3b      	ldr	r3, [r7, #32]
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7ff ff30 	bl	8001b74 <Forward>
		return;
 8001d14:	bf00      	nop
	}

}
 8001d16:	3710      	adds	r7, #16
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bdb0      	pop	{r4, r5, r7, pc}
 8001d1c:	404e0000 	.word	0x404e0000
 8001d20:	c04e0000 	.word	0xc04e0000

08001d24 <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b088      	sub	sp, #32
 8001d28:	af04      	add	r7, sp, #16
 8001d2a:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8001d2c:	2364      	movs	r3, #100	; 0x64
 8001d2e:	9302      	str	r3, [sp, #8]
 8001d30:	2301      	movs	r3, #1
 8001d32:	9301      	str	r3, [sp, #4]
 8001d34:	f107 030f 	add.w	r3, r7, #15
 8001d38:	9300      	str	r3, [sp, #0]
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	2275      	movs	r2, #117	; 0x75
 8001d3e:	21d0      	movs	r1, #208	; 0xd0
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f003 fdb7 	bl	80058b4 <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 8001d46:	7bfb      	ldrb	r3, [r7, #15]
 8001d48:	2b68      	cmp	r3, #104	; 0x68
 8001d4a:	d13d      	bne.n	8001dc8 <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8001d50:	2364      	movs	r3, #100	; 0x64
 8001d52:	9302      	str	r3, [sp, #8]
 8001d54:	2301      	movs	r3, #1
 8001d56:	9301      	str	r3, [sp, #4]
 8001d58:	f107 030e 	add.w	r3, r7, #14
 8001d5c:	9300      	str	r3, [sp, #0]
 8001d5e:	2301      	movs	r3, #1
 8001d60:	226b      	movs	r2, #107	; 0x6b
 8001d62:	21d0      	movs	r1, #208	; 0xd0
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f003 fcab 	bl	80056c0 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8001d6a:	2307      	movs	r3, #7
 8001d6c:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8001d6e:	2364      	movs	r3, #100	; 0x64
 8001d70:	9302      	str	r3, [sp, #8]
 8001d72:	2301      	movs	r3, #1
 8001d74:	9301      	str	r3, [sp, #4]
 8001d76:	f107 030e 	add.w	r3, r7, #14
 8001d7a:	9300      	str	r3, [sp, #0]
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	2219      	movs	r2, #25
 8001d80:	21d0      	movs	r1, #208	; 0xd0
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f003 fc9c 	bl	80056c0 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001d8c:	2364      	movs	r3, #100	; 0x64
 8001d8e:	9302      	str	r3, [sp, #8]
 8001d90:	2301      	movs	r3, #1
 8001d92:	9301      	str	r3, [sp, #4]
 8001d94:	f107 030e 	add.w	r3, r7, #14
 8001d98:	9300      	str	r3, [sp, #0]
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	221c      	movs	r2, #28
 8001d9e:	21d0      	movs	r1, #208	; 0xd0
 8001da0:	6878      	ldr	r0, [r7, #4]
 8001da2:	f003 fc8d 	bl	80056c0 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 8001da6:	2300      	movs	r3, #0
 8001da8:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001daa:	2364      	movs	r3, #100	; 0x64
 8001dac:	9302      	str	r3, [sp, #8]
 8001dae:	2301      	movs	r3, #1
 8001db0:	9301      	str	r3, [sp, #4]
 8001db2:	f107 030e 	add.w	r3, r7, #14
 8001db6:	9300      	str	r3, [sp, #0]
 8001db8:	2301      	movs	r3, #1
 8001dba:	221b      	movs	r2, #27
 8001dbc:	21d0      	movs	r1, #208	; 0xd0
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f003 fc7e 	bl	80056c0 <HAL_I2C_Mem_Write>
        return 0;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	e000      	b.n	8001dca <MPU6050_Init+0xa6>
    }
    return 1;
 8001dc8:	2301      	movs	r3, #1
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3710      	adds	r7, #16
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	0000      	movs	r0, r0
 8001dd4:	0000      	movs	r0, r0
	...

08001dd8 <MPU6050_Read_All>:
    temp = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct)
{
 8001dd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ddc:	b094      	sub	sp, #80	; 0x50
 8001dde:	af04      	add	r7, sp, #16
 8001de0:	6078      	str	r0, [r7, #4]
 8001de2:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 8001de4:	2364      	movs	r3, #100	; 0x64
 8001de6:	9302      	str	r3, [sp, #8]
 8001de8:	230e      	movs	r3, #14
 8001dea:	9301      	str	r3, [sp, #4]
 8001dec:	f107 0308 	add.w	r3, r7, #8
 8001df0:	9300      	str	r3, [sp, #0]
 8001df2:	2301      	movs	r3, #1
 8001df4:	223b      	movs	r2, #59	; 0x3b
 8001df6:	21d0      	movs	r1, #208	; 0xd0
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	f003 fd5b 	bl	80058b4 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 8001dfe:	7a3b      	ldrb	r3, [r7, #8]
 8001e00:	021b      	lsls	r3, r3, #8
 8001e02:	b21a      	sxth	r2, r3
 8001e04:	7a7b      	ldrb	r3, [r7, #9]
 8001e06:	b21b      	sxth	r3, r3
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	b21a      	sxth	r2, r3
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8001e10:	7abb      	ldrb	r3, [r7, #10]
 8001e12:	021b      	lsls	r3, r3, #8
 8001e14:	b21a      	sxth	r2, r3
 8001e16:	7afb      	ldrb	r3, [r7, #11]
 8001e18:	b21b      	sxth	r3, r3
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	b21a      	sxth	r2, r3
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 8001e22:	7b3b      	ldrb	r3, [r7, #12]
 8001e24:	021b      	lsls	r3, r3, #8
 8001e26:	b21a      	sxth	r2, r3
 8001e28:	7b7b      	ldrb	r3, [r7, #13]
 8001e2a:	b21b      	sxth	r3, r3
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	b21a      	sxth	r2, r3
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 8001e34:	7bbb      	ldrb	r3, [r7, #14]
 8001e36:	021b      	lsls	r3, r3, #8
 8001e38:	b21a      	sxth	r2, r3
 8001e3a:	7bfb      	ldrb	r3, [r7, #15]
 8001e3c:	b21b      	sxth	r3, r3
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	86fb      	strh	r3, [r7, #54]	; 0x36
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 8001e42:	7c3b      	ldrb	r3, [r7, #16]
 8001e44:	021b      	lsls	r3, r3, #8
 8001e46:	b21a      	sxth	r2, r3
 8001e48:	7c7b      	ldrb	r3, [r7, #17]
 8001e4a:	b21b      	sxth	r3, r3
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	b21a      	sxth	r2, r3
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 8001e54:	7cbb      	ldrb	r3, [r7, #18]
 8001e56:	021b      	lsls	r3, r3, #8
 8001e58:	b21a      	sxth	r2, r3
 8001e5a:	7cfb      	ldrb	r3, [r7, #19]
 8001e5c:	b21b      	sxth	r3, r3
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	b21a      	sxth	r2, r3
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	845a      	strh	r2, [r3, #34]	; 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 8001e66:	7d3b      	ldrb	r3, [r7, #20]
 8001e68:	021b      	lsls	r3, r3, #8
 8001e6a:	b21a      	sxth	r2, r3
 8001e6c:	7d7b      	ldrb	r3, [r7, #21]
 8001e6e:	b21b      	sxth	r3, r3
 8001e70:	4313      	orrs	r3, r2
 8001e72:	b21a      	sxth	r2, r3
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	849a      	strh	r2, [r3, #36]	; 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f7fe fac0 	bl	8000404 <__aeabi_i2d>
 8001e84:	f04f 0200 	mov.w	r2, #0
 8001e88:	4b95      	ldr	r3, [pc, #596]	; (80020e0 <MPU6050_Read_All+0x308>)
 8001e8a:	f7fe fc4f 	bl	800072c <__aeabi_ddiv>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	460b      	mov	r3, r1
 8001e92:	6839      	ldr	r1, [r7, #0]
 8001e94:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f7fe fab0 	bl	8000404 <__aeabi_i2d>
 8001ea4:	f04f 0200 	mov.w	r2, #0
 8001ea8:	4b8d      	ldr	r3, [pc, #564]	; (80020e0 <MPU6050_Read_All+0x308>)
 8001eaa:	f7fe fc3f 	bl	800072c <__aeabi_ddiv>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	460b      	mov	r3, r1
 8001eb2:	6839      	ldr	r1, [r7, #0]
 8001eb4:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7fe faa0 	bl	8000404 <__aeabi_i2d>
 8001ec4:	a380      	add	r3, pc, #512	; (adr r3, 80020c8 <MPU6050_Read_All+0x2f0>)
 8001ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eca:	f7fe fc2f 	bl	800072c <__aeabi_ddiv>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	6839      	ldr	r1, [r7, #0]
 8001ed4:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 8001ed8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7fe fedd 	bl	8000c9c <__aeabi_i2f>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	497f      	ldr	r1, [pc, #508]	; (80020e4 <MPU6050_Read_All+0x30c>)
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7fe ffe0 	bl	8000eac <__aeabi_fdiv>
 8001eec:	4603      	mov	r3, r0
 8001eee:	497e      	ldr	r1, [pc, #504]	; (80020e8 <MPU6050_Read_All+0x310>)
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f7fe fe1f 	bl	8000b34 <__addsf3>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	461a      	mov	r2, r3
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	641a      	str	r2, [r3, #64]	; 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7fe fa7d 	bl	8000404 <__aeabi_i2d>
 8001f0a:	a371      	add	r3, pc, #452	; (adr r3, 80020d0 <MPU6050_Read_All+0x2f8>)
 8001f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f10:	f7fe fc0c 	bl	800072c <__aeabi_ddiv>
 8001f14:	4602      	mov	r2, r0
 8001f16:	460b      	mov	r3, r1
 8001f18:	6839      	ldr	r1, [r7, #0]
 8001f1a:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7fe fa6d 	bl	8000404 <__aeabi_i2d>
 8001f2a:	a369      	add	r3, pc, #420	; (adr r3, 80020d0 <MPU6050_Read_All+0x2f8>)
 8001f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f30:	f7fe fbfc 	bl	800072c <__aeabi_ddiv>
 8001f34:	4602      	mov	r2, r0
 8001f36:	460b      	mov	r3, r1
 8001f38:	6839      	ldr	r1, [r7, #0]
 8001f3a:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7fe fa5d 	bl	8000404 <__aeabi_i2d>
 8001f4a:	a361      	add	r3, pc, #388	; (adr r3, 80020d0 <MPU6050_Read_All+0x2f8>)
 8001f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f50:	f7fe fbec 	bl	800072c <__aeabi_ddiv>
 8001f54:	4602      	mov	r2, r0
 8001f56:	460b      	mov	r3, r1
 8001f58:	6839      	ldr	r1, [r7, #0]
 8001f5a:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 8001f5e:	f002 ff05 	bl	8004d6c <HAL_GetTick>
 8001f62:	4602      	mov	r2, r0
 8001f64:	4b61      	ldr	r3, [pc, #388]	; (80020ec <MPU6050_Read_All+0x314>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f7fe fa3a 	bl	80003e4 <__aeabi_ui2d>
 8001f70:	f04f 0200 	mov.w	r2, #0
 8001f74:	4b5e      	ldr	r3, [pc, #376]	; (80020f0 <MPU6050_Read_All+0x318>)
 8001f76:	f7fe fbd9 	bl	800072c <__aeabi_ddiv>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    timer = HAL_GetTick();
 8001f82:	f002 fef3 	bl	8004d6c <HAL_GetTick>
 8001f86:	4603      	mov	r3, r0
 8001f88:	4a58      	ldr	r2, [pc, #352]	; (80020ec <MPU6050_Read_All+0x314>)
 8001f8a:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f92:	461a      	mov	r2, r3
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f9a:	fb03 f202 	mul.w	r2, r3, r2
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001fac:	fb01 f303 	mul.w	r3, r1, r3
 8001fb0:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7fe fa26 	bl	8000404 <__aeabi_i2d>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	460b      	mov	r3, r1
 8001fbc:	4610      	mov	r0, r2
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	f007 f8d9 	bl	8009176 <sqrt>
 8001fc4:	e9c7 0108 	strd	r0, r1, [r7, #32]
    if (roll_sqrt != 0.0)
 8001fc8:	f04f 0200 	mov.w	r2, #0
 8001fcc:	f04f 0300 	mov.w	r3, #0
 8001fd0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001fd4:	f7fe fce8 	bl	80009a8 <__aeabi_dcmpeq>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d119      	bne.n	8002012 <MPU6050_Read_All+0x23a>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f7fe fa0d 	bl	8000404 <__aeabi_i2d>
 8001fea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001fee:	f7fe fb9d 	bl	800072c <__aeabi_ddiv>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	460b      	mov	r3, r1
 8001ff6:	4610      	mov	r0, r2
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	f007 f8e1 	bl	80091c0 <atan>
 8001ffe:	a336      	add	r3, pc, #216	; (adr r3, 80020d8 <MPU6050_Read_All+0x300>)
 8002000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002004:	f7fe fa68 	bl	80004d8 <__aeabi_dmul>
 8002008:	4602      	mov	r2, r0
 800200a:	460b      	mov	r3, r1
 800200c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8002010:	e005      	b.n	800201e <MPU6050_Read_All+0x246>
    }
    else
    {
        roll = 0.0;
 8002012:	f04f 0200 	mov.w	r2, #0
 8002016:	f04f 0300 	mov.w	r3, #0
 800201a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002024:	425b      	negs	r3, r3
 8002026:	4618      	mov	r0, r3
 8002028:	f7fe f9ec 	bl	8000404 <__aeabi_i2d>
 800202c:	4682      	mov	sl, r0
 800202e:	468b      	mov	fp, r1
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002036:	4618      	mov	r0, r3
 8002038:	f7fe f9e4 	bl	8000404 <__aeabi_i2d>
 800203c:	4602      	mov	r2, r0
 800203e:	460b      	mov	r3, r1
 8002040:	4650      	mov	r0, sl
 8002042:	4659      	mov	r1, fp
 8002044:	f007 f895 	bl	8009172 <atan2>
 8002048:	a323      	add	r3, pc, #140	; (adr r3, 80020d8 <MPU6050_Read_All+0x300>)
 800204a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800204e:	f7fe fa43 	bl	80004d8 <__aeabi_dmul>
 8002052:	4602      	mov	r2, r0
 8002054:	460b      	mov	r3, r1
 8002056:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 800205a:	f04f 0200 	mov.w	r2, #0
 800205e:	4b25      	ldr	r3, [pc, #148]	; (80020f4 <MPU6050_Read_All+0x31c>)
 8002060:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002064:	f7fe fcaa 	bl	80009bc <__aeabi_dcmplt>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d00a      	beq.n	8002084 <MPU6050_Read_All+0x2ac>
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002074:	f04f 0200 	mov.w	r2, #0
 8002078:	4b1f      	ldr	r3, [pc, #124]	; (80020f8 <MPU6050_Read_All+0x320>)
 800207a:	f7fe fcbd 	bl	80009f8 <__aeabi_dcmpgt>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d114      	bne.n	80020ae <MPU6050_Read_All+0x2d6>
 8002084:	f04f 0200 	mov.w	r2, #0
 8002088:	4b1b      	ldr	r3, [pc, #108]	; (80020f8 <MPU6050_Read_All+0x320>)
 800208a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800208e:	f7fe fcb3 	bl	80009f8 <__aeabi_dcmpgt>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d033      	beq.n	8002100 <MPU6050_Read_All+0x328>
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 800209e:	f04f 0200 	mov.w	r2, #0
 80020a2:	4b14      	ldr	r3, [pc, #80]	; (80020f4 <MPU6050_Read_All+0x31c>)
 80020a4:	f7fe fc8a 	bl	80009bc <__aeabi_dcmplt>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d028      	beq.n	8002100 <MPU6050_Read_All+0x328>
    {
        KalmanY.angle = pitch;
 80020ae:	4913      	ldr	r1, [pc, #76]	; (80020fc <MPU6050_Read_All+0x324>)
 80020b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020b4:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 80020b8:	6839      	ldr	r1, [r7, #0]
 80020ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020be:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 80020c2:	e030      	b.n	8002126 <MPU6050_Read_All+0x34e>
 80020c4:	f3af 8000 	nop.w
 80020c8:	00000000 	.word	0x00000000
 80020cc:	40cc2900 	.word	0x40cc2900
 80020d0:	00000000 	.word	0x00000000
 80020d4:	40606000 	.word	0x40606000
 80020d8:	1a63c1f8 	.word	0x1a63c1f8
 80020dc:	404ca5dc 	.word	0x404ca5dc
 80020e0:	40d00000 	.word	0x40d00000
 80020e4:	43aa0000 	.word	0x43aa0000
 80020e8:	42121eb8 	.word	0x42121eb8
 80020ec:	200005d0 	.word	0x200005d0
 80020f0:	408f4000 	.word	0x408f4000
 80020f4:	c0568000 	.word	0xc0568000
 80020f8:	40568000 	.word	0x40568000
 80020fc:	20000060 	.word	0x20000060
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002106:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800210a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800210e:	e9cd 2300 	strd	r2, r3, [sp]
 8002112:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002116:	481c      	ldr	r0, [pc, #112]	; (8002188 <MPU6050_Read_All+0x3b0>)
 8002118:	f000 f83c 	bl	8002194 <Kalman_getAngle>
 800211c:	4602      	mov	r2, r0
 800211e:	460b      	mov	r3, r1
 8002120:	6839      	ldr	r1, [r7, #0]
 8002122:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 800212c:	4690      	mov	r8, r2
 800212e:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8002132:	f04f 0200 	mov.w	r2, #0
 8002136:	4b15      	ldr	r3, [pc, #84]	; (800218c <MPU6050_Read_All+0x3b4>)
 8002138:	4640      	mov	r0, r8
 800213a:	4649      	mov	r1, r9
 800213c:	f7fe fc5c 	bl	80009f8 <__aeabi_dcmpgt>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d008      	beq.n	8002158 <MPU6050_Read_All+0x380>
        DataStruct->Gx = -DataStruct->Gx;
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800214c:	4614      	mov	r4, r2
 800214e:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800215e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002162:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002166:	e9cd 2300 	strd	r2, r3, [sp]
 800216a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800216e:	4808      	ldr	r0, [pc, #32]	; (8002190 <MPU6050_Read_All+0x3b8>)
 8002170:	f000 f810 	bl	8002194 <Kalman_getAngle>
 8002174:	4602      	mov	r2, r0
 8002176:	460b      	mov	r3, r1
 8002178:	6839      	ldr	r1, [r7, #0]
 800217a:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
}
 800217e:	bf00      	nop
 8002180:	3740      	adds	r7, #64	; 0x40
 8002182:	46bd      	mov	sp, r7
 8002184:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002188:	20000060 	.word	0x20000060
 800218c:	40568000 	.word	0x40568000
 8002190:	20000018 	.word	0x20000018

08002194 <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 8002194:	b5b0      	push	{r4, r5, r7, lr}
 8002196:	b092      	sub	sp, #72	; 0x48
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	e9c7 2300 	strd	r2, r3, [r7]
    double rate = newRate - Kalman->bias;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80021a6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80021aa:	f7fd ffdd 	bl	8000168 <__aeabi_dsub>
 80021ae:	4602      	mov	r2, r0
 80021b0:	460b      	mov	r3, r1
 80021b2:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    Kalman->angle += dt * rate;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80021bc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80021c0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80021c4:	f7fe f988 	bl	80004d8 <__aeabi_dmul>
 80021c8:	4602      	mov	r2, r0
 80021ca:	460b      	mov	r3, r1
 80021cc:	4620      	mov	r0, r4
 80021ce:	4629      	mov	r1, r5
 80021d0:	f7fd ffcc 	bl	800016c <__adddf3>
 80021d4:	4602      	mov	r2, r0
 80021d6:	460b      	mov	r3, r1
 80021d8:	68f9      	ldr	r1, [r7, #12]
 80021da:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 80021ea:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80021ee:	f7fe f973 	bl	80004d8 <__aeabi_dmul>
 80021f2:	4602      	mov	r2, r0
 80021f4:	460b      	mov	r3, r1
 80021f6:	4610      	mov	r0, r2
 80021f8:	4619      	mov	r1, r3
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002200:	f7fd ffb2 	bl	8000168 <__aeabi_dsub>
 8002204:	4602      	mov	r2, r0
 8002206:	460b      	mov	r3, r1
 8002208:	4610      	mov	r0, r2
 800220a:	4619      	mov	r1, r3
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002212:	f7fd ffa9 	bl	8000168 <__aeabi_dsub>
 8002216:	4602      	mov	r2, r0
 8002218:	460b      	mov	r3, r1
 800221a:	4610      	mov	r0, r2
 800221c:	4619      	mov	r1, r3
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002224:	f7fd ffa2 	bl	800016c <__adddf3>
 8002228:	4602      	mov	r2, r0
 800222a:	460b      	mov	r3, r1
 800222c:	4610      	mov	r0, r2
 800222e:	4619      	mov	r1, r3
 8002230:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002234:	f7fe f950 	bl	80004d8 <__aeabi_dmul>
 8002238:	4602      	mov	r2, r0
 800223a:	460b      	mov	r3, r1
 800223c:	4620      	mov	r0, r4
 800223e:	4629      	mov	r1, r5
 8002240:	f7fd ff94 	bl	800016c <__adddf3>
 8002244:	4602      	mov	r2, r0
 8002246:	460b      	mov	r3, r1
 8002248:	68f9      	ldr	r1, [r7, #12]
 800224a:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 800225a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800225e:	f7fe f93b 	bl	80004d8 <__aeabi_dmul>
 8002262:	4602      	mov	r2, r0
 8002264:	460b      	mov	r3, r1
 8002266:	4620      	mov	r0, r4
 8002268:	4629      	mov	r1, r5
 800226a:	f7fd ff7d 	bl	8000168 <__aeabi_dsub>
 800226e:	4602      	mov	r2, r0
 8002270:	460b      	mov	r3, r1
 8002272:	68f9      	ldr	r1, [r7, #12]
 8002274:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8002284:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002288:	f7fe f926 	bl	80004d8 <__aeabi_dmul>
 800228c:	4602      	mov	r2, r0
 800228e:	460b      	mov	r3, r1
 8002290:	4620      	mov	r0, r4
 8002292:	4629      	mov	r1, r5
 8002294:	f7fd ff68 	bl	8000168 <__aeabi_dsub>
 8002298:	4602      	mov	r2, r0
 800229a:	460b      	mov	r3, r1
 800229c:	68f9      	ldr	r1, [r7, #12]
 800229e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80022ae:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80022b2:	f7fe f911 	bl	80004d8 <__aeabi_dmul>
 80022b6:	4602      	mov	r2, r0
 80022b8:	460b      	mov	r3, r1
 80022ba:	4620      	mov	r0, r4
 80022bc:	4629      	mov	r1, r5
 80022be:	f7fd ff55 	bl	800016c <__adddf3>
 80022c2:	4602      	mov	r2, r0
 80022c4:	460b      	mov	r3, r1
 80022c6:	68f9      	ldr	r1, [r7, #12]
 80022c8:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80022d8:	f7fd ff48 	bl	800016c <__adddf3>
 80022dc:	4602      	mov	r2, r0
 80022de:	460b      	mov	r3, r1
 80022e0:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80022ea:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80022ee:	f7fe fa1d 	bl	800072c <__aeabi_ddiv>
 80022f2:	4602      	mov	r2, r0
 80022f4:	460b      	mov	r3, r1
 80022f6:	e9c7 2304 	strd	r2, r3, [r7, #16]
    K[1] = Kalman->P[1][0] / S;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002300:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002304:	f7fe fa12 	bl	800072c <__aeabi_ddiv>
 8002308:	4602      	mov	r2, r0
 800230a:	460b      	mov	r3, r1
 800230c:	e9c7 2306 	strd	r2, r3, [r7, #24]

    double y = newAngle - Kalman->angle;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002316:	e9d7 0100 	ldrd	r0, r1, [r7]
 800231a:	f7fd ff25 	bl	8000168 <__aeabi_dsub>
 800231e:	4602      	mov	r2, r0
 8002320:	460b      	mov	r3, r1
 8002322:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    Kalman->angle += K[0] * y;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800232c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002330:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002334:	f7fe f8d0 	bl	80004d8 <__aeabi_dmul>
 8002338:	4602      	mov	r2, r0
 800233a:	460b      	mov	r3, r1
 800233c:	4620      	mov	r0, r4
 800233e:	4629      	mov	r1, r5
 8002340:	f7fd ff14 	bl	800016c <__adddf3>
 8002344:	4602      	mov	r2, r0
 8002346:	460b      	mov	r3, r1
 8002348:	68f9      	ldr	r1, [r7, #12]
 800234a:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8002354:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002358:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800235c:	f7fe f8bc 	bl	80004d8 <__aeabi_dmul>
 8002360:	4602      	mov	r2, r0
 8002362:	460b      	mov	r3, r1
 8002364:	4620      	mov	r0, r4
 8002366:	4629      	mov	r1, r5
 8002368:	f7fd ff00 	bl	800016c <__adddf3>
 800236c:	4602      	mov	r2, r0
 800236e:	460b      	mov	r3, r1
 8002370:	68f9      	ldr	r1, [r7, #12]
 8002372:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800237c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    double P01_temp = Kalman->P[0][1];
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002386:	e9c7 2308 	strd	r2, r3, [r7, #32]

    Kalman->P[0][0] -= K[0] * P00_temp;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8002390:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002394:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002398:	f7fe f89e 	bl	80004d8 <__aeabi_dmul>
 800239c:	4602      	mov	r2, r0
 800239e:	460b      	mov	r3, r1
 80023a0:	4620      	mov	r0, r4
 80023a2:	4629      	mov	r1, r5
 80023a4:	f7fd fee0 	bl	8000168 <__aeabi_dsub>
 80023a8:	4602      	mov	r2, r0
 80023aa:	460b      	mov	r3, r1
 80023ac:	68f9      	ldr	r1, [r7, #12]
 80023ae:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 80023b8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80023bc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80023c0:	f7fe f88a 	bl	80004d8 <__aeabi_dmul>
 80023c4:	4602      	mov	r2, r0
 80023c6:	460b      	mov	r3, r1
 80023c8:	4620      	mov	r0, r4
 80023ca:	4629      	mov	r1, r5
 80023cc:	f7fd fecc 	bl	8000168 <__aeabi_dsub>
 80023d0:	4602      	mov	r2, r0
 80023d2:	460b      	mov	r3, r1
 80023d4:	68f9      	ldr	r1, [r7, #12]
 80023d6:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 80023e0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80023e4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80023e8:	f7fe f876 	bl	80004d8 <__aeabi_dmul>
 80023ec:	4602      	mov	r2, r0
 80023ee:	460b      	mov	r3, r1
 80023f0:	4620      	mov	r0, r4
 80023f2:	4629      	mov	r1, r5
 80023f4:	f7fd feb8 	bl	8000168 <__aeabi_dsub>
 80023f8:	4602      	mov	r2, r0
 80023fa:	460b      	mov	r3, r1
 80023fc:	68f9      	ldr	r1, [r7, #12]
 80023fe:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8002408:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800240c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002410:	f7fe f862 	bl	80004d8 <__aeabi_dmul>
 8002414:	4602      	mov	r2, r0
 8002416:	460b      	mov	r3, r1
 8002418:	4620      	mov	r0, r4
 800241a:	4629      	mov	r1, r5
 800241c:	f7fd fea4 	bl	8000168 <__aeabi_dsub>
 8002420:	4602      	mov	r2, r0
 8002422:	460b      	mov	r3, r1
 8002424:	68f9      	ldr	r1, [r7, #12]
 8002426:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    return Kalman->angle;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
};
 8002430:	4610      	mov	r0, r2
 8002432:	4619      	mov	r1, r3
 8002434:	3748      	adds	r7, #72	; 0x48
 8002436:	46bd      	mov	sp, r7
 8002438:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800243c <_qFFMath_GetAbnormal>:
#define cast_reinterpret( dst, src, dst_type )                              \
(void)memcpy( &dst, &src, sizeof(dst_type) )                                \

/*============================================================================*/
float _qFFMath_GetAbnormal( const int i )
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
    static const uint32_t u_ab[ 2 ] = { 0x7F800000u, 0x7FBFFFFFu };
    static float f_ab[ 2 ] = { 0.0f, 0.0f };
    static bool init = true;

    if ( init ) {
 8002444:	4b0a      	ldr	r3, [pc, #40]	; (8002470 <_qFFMath_GetAbnormal+0x34>)
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d008      	beq.n	800245e <_qFFMath_GetAbnormal+0x22>
        (void)memcpy( f_ab, u_ab, sizeof(f_ab) );
 800244c:	4b09      	ldr	r3, [pc, #36]	; (8002474 <_qFFMath_GetAbnormal+0x38>)
 800244e:	4a0a      	ldr	r2, [pc, #40]	; (8002478 <_qFFMath_GetAbnormal+0x3c>)
 8002450:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002454:	e883 0003 	stmia.w	r3, {r0, r1}
        init = false;
 8002458:	4b05      	ldr	r3, [pc, #20]	; (8002470 <_qFFMath_GetAbnormal+0x34>)
 800245a:	2200      	movs	r2, #0
 800245c:	701a      	strb	r2, [r3, #0]
    }

    return f_ab[ i ];
 800245e:	4a05      	ldr	r2, [pc, #20]	; (8002474 <_qFFMath_GetAbnormal+0x38>)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8002466:	4618      	mov	r0, r3
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	bc80      	pop	{r7}
 800246e:	4770      	bx	lr
 8002470:	200000a8 	.word	0x200000a8
 8002474:	200005d4 	.word	0x200005d4
 8002478:	08009aa0 	.word	0x08009aa0

0800247c <qFFMath_FPClassify>:
/*============================================================================*/
int qFFMath_FPClassify( const float f )
{
 800247c:	b480      	push	{r7}
 800247e:	b085      	sub	sp, #20
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
    uint32_t u = 0u;
 8002484:	2300      	movs	r3, #0
 8002486:	60bb      	str	r3, [r7, #8]
 8002488:	687b      	ldr	r3, [r7, #4]
    int retVal;

    cast_reinterpret( u, f, uint32_t );
 800248a:	60bb      	str	r3, [r7, #8]
    u &= 0x7FFFFFFFu;
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002492:	60bb      	str	r3, [r7, #8]

    if ( 0u == u ) {
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d102      	bne.n	80024a0 <qFFMath_FPClassify+0x24>
        retVal = QFFM_FP_ZERO;
 800249a:	2300      	movs	r3, #0
 800249c:	60fb      	str	r3, [r7, #12]
 800249e:	e016      	b.n	80024ce <qFFMath_FPClassify+0x52>
    }
    else if ( u < 0x00800000u ) {
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80024a6:	d202      	bcs.n	80024ae <qFFMath_FPClassify+0x32>
        retVal = QFFM_FP_SUBNORMAL;
 80024a8:	2301      	movs	r3, #1
 80024aa:	60fb      	str	r3, [r7, #12]
 80024ac:	e00f      	b.n	80024ce <qFFMath_FPClassify+0x52>
    }
    else if ( u < 0x7F800000u ) {
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80024b4:	d202      	bcs.n	80024bc <qFFMath_FPClassify+0x40>
        retVal = QFFM_FP_NORMAL;
 80024b6:	2302      	movs	r3, #2
 80024b8:	60fb      	str	r3, [r7, #12]
 80024ba:	e008      	b.n	80024ce <qFFMath_FPClassify+0x52>
    }
    else if ( 0x7F800000U == u ) {
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80024c2:	d102      	bne.n	80024ca <qFFMath_FPClassify+0x4e>
        retVal = QFFM_FP_INFINITE;
 80024c4:	2303      	movs	r3, #3
 80024c6:	60fb      	str	r3, [r7, #12]
 80024c8:	e001      	b.n	80024ce <qFFMath_FPClassify+0x52>
    }
    else {
        retVal = QFFM_FP_NAN;
 80024ca:	2304      	movs	r3, #4
 80024cc:	60fb      	str	r3, [r7, #12]
    }

    return retVal;
 80024ce:	68fb      	ldr	r3, [r7, #12]
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3714      	adds	r7, #20
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bc80      	pop	{r7}
 80024d8:	4770      	bx	lr

080024da <qFFMath_IsNaN>:
/*============================================================================*/
bool qFFMath_IsNaN( const float x )
{
 80024da:	b580      	push	{r7, lr}
 80024dc:	b082      	sub	sp, #8
 80024de:	af00      	add	r7, sp, #0
 80024e0:	6078      	str	r0, [r7, #4]
    return ( QFFM_FP_NAN == qFFMath_FPClassify( x ) );
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f7ff ffca 	bl	800247c <qFFMath_FPClassify>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b04      	cmp	r3, #4
 80024ec:	bf0c      	ite	eq
 80024ee:	2301      	moveq	r3, #1
 80024f0:	2300      	movne	r3, #0
 80024f2:	b2db      	uxtb	r3, r3
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3708      	adds	r7, #8
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}

080024fc <qFFMath_Abs>:
{
    return ( qFFMath_FPClassify( x ) == QFFM_FP_NORMAL );
}
/*============================================================================*/
float qFFMath_Abs( float x )
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
    return ( x < 0.0f ) ? -x : x;
 8002504:	f04f 0100 	mov.w	r1, #0
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	f7fe fdb9 	bl	8001080 <__aeabi_fcmplt>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d003      	beq.n	800251c <qFFMath_Abs+0x20>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800251a:	e000      	b.n	800251e <qFFMath_Abs+0x22>
 800251c:	687b      	ldr	r3, [r7, #4]
}
 800251e:	4618      	mov	r0, r3
 8002520:	3708      	adds	r7, #8
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}

08002526 <qFFMath_Sqrt>:

    return z*( 2.0f - ( x*z ) );
}
/*============================================================================*/
float qFFMath_Sqrt( float x )
{
 8002526:	b580      	push	{r7, lr}
 8002528:	b086      	sub	sp, #24
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
    float retVal;

    if ( x < 0.0f ) {
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	f04f 0100 	mov.w	r1, #0
 8002534:	4618      	mov	r0, r3
 8002536:	f7fe fda3 	bl	8001080 <__aeabi_fcmplt>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d004      	beq.n	800254a <qFFMath_Sqrt+0x24>
        retVal = QFFM_NAN;
 8002540:	2001      	movs	r0, #1
 8002542:	f7ff ff7b 	bl	800243c <_qFFMath_GetAbnormal>
 8002546:	6178      	str	r0, [r7, #20]
 8002548:	e02f      	b.n	80025aa <qFFMath_Sqrt+0x84>
    }
    else if ( QFFM_FP_ZERO == qFFMath_FPClassify( x ) ) {
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4618      	mov	r0, r3
 800254e:	f7ff ff95 	bl	800247c <qFFMath_FPClassify>
 8002552:	4603      	mov	r3, r0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d103      	bne.n	8002560 <qFFMath_Sqrt+0x3a>
        retVal = 0.0f;
 8002558:	f04f 0300 	mov.w	r3, #0
 800255c:	617b      	str	r3, [r7, #20]
 800255e:	e024      	b.n	80025aa <qFFMath_Sqrt+0x84>
    }
    else {
        uint32_t y = 0u;
 8002560:	2300      	movs	r3, #0
 8002562:	613b      	str	r3, [r7, #16]
        float z = 0.0f;
 8002564:	f04f 0300 	mov.w	r3, #0
 8002568:	60fb      	str	r3, [r7, #12]
 800256a:	687b      	ldr	r3, [r7, #4]

        cast_reinterpret( y, x, uint32_t );
 800256c:	613b      	str	r3, [r7, #16]
        y = ( ( y - 0x00800000u ) >> 1u ) + 0x20000000u;
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8002574:	085b      	lsrs	r3, r3, #1
 8002576:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800257a:	613b      	str	r3, [r7, #16]
 800257c:	693b      	ldr	r3, [r7, #16]
        cast_reinterpret( z, y, float );
 800257e:	60fb      	str	r3, [r7, #12]
        retVal = ( ( x/z ) + z ) * 0.5f;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	68fa      	ldr	r2, [r7, #12]
 8002584:	4611      	mov	r1, r2
 8002586:	4618      	mov	r0, r3
 8002588:	f7fe fc90 	bl	8000eac <__aeabi_fdiv>
 800258c:	4603      	mov	r3, r0
 800258e:	461a      	mov	r2, r3
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	4619      	mov	r1, r3
 8002594:	4610      	mov	r0, r2
 8002596:	f7fe facd 	bl	8000b34 <__addsf3>
 800259a:	4603      	mov	r3, r0
 800259c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7fe fbcf 	bl	8000d44 <__aeabi_fmul>
 80025a6:	4603      	mov	r3, r0
 80025a8:	617b      	str	r3, [r7, #20]
    }

    return retVal;
 80025aa:	697b      	ldr	r3, [r7, #20]
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3718      	adds	r7, #24
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}

080025b4 <qFFMath_Sin>:
    return ( QFFM_FP_ZERO == qFFMath_FPClassify( x )) ? QFFM_NAN
                                                      : ( x - ( y*qFFMath_Trunc( x/y ) ) );
}
/*============================================================================*/
float qFFMath_Sin( float x )
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b084      	sub	sp, #16
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
    float y;
    x *= -0.318309886f;
 80025bc:	491e      	ldr	r1, [pc, #120]	; (8002638 <qFFMath_Sin+0x84>)
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	f7fe fbc0 	bl	8000d44 <__aeabi_fmul>
 80025c4:	4603      	mov	r3, r0
 80025c6:	607b      	str	r3, [r7, #4]
    y = x + 25165824.0f;
 80025c8:	491c      	ldr	r1, [pc, #112]	; (800263c <qFFMath_Sin+0x88>)
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f7fe fab2 	bl	8000b34 <__addsf3>
 80025d0:	4603      	mov	r3, r0
 80025d2:	60fb      	str	r3, [r7, #12]
    x -= y - 25165824.0f;
 80025d4:	4919      	ldr	r1, [pc, #100]	; (800263c <qFFMath_Sin+0x88>)
 80025d6:	68f8      	ldr	r0, [r7, #12]
 80025d8:	f7fe faaa 	bl	8000b30 <__aeabi_fsub>
 80025dc:	4603      	mov	r3, r0
 80025de:	4619      	mov	r1, r3
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f7fe faa5 	bl	8000b30 <__aeabi_fsub>
 80025e6:	4603      	mov	r3, r0
 80025e8:	607b      	str	r3, [r7, #4]
    x *= qFFMath_Abs( x ) - 1.0f;
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f7ff ff86 	bl	80024fc <qFFMath_Abs>
 80025f0:	4603      	mov	r3, r0
 80025f2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7fe fa9a 	bl	8000b30 <__aeabi_fsub>
 80025fc:	4603      	mov	r3, r0
 80025fe:	4619      	mov	r1, r3
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	f7fe fb9f 	bl	8000d44 <__aeabi_fmul>
 8002606:	4603      	mov	r3, r0
 8002608:	607b      	str	r3, [r7, #4]
    return x*( ( 3.5841304553896f*qFFMath_Abs( x ) ) + 3.1039673861526f );
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f7ff ff76 	bl	80024fc <qFFMath_Abs>
 8002610:	4603      	mov	r3, r0
 8002612:	490b      	ldr	r1, [pc, #44]	; (8002640 <qFFMath_Sin+0x8c>)
 8002614:	4618      	mov	r0, r3
 8002616:	f7fe fb95 	bl	8000d44 <__aeabi_fmul>
 800261a:	4603      	mov	r3, r0
 800261c:	4909      	ldr	r1, [pc, #36]	; (8002644 <qFFMath_Sin+0x90>)
 800261e:	4618      	mov	r0, r3
 8002620:	f7fe fa88 	bl	8000b34 <__addsf3>
 8002624:	4603      	mov	r3, r0
 8002626:	6879      	ldr	r1, [r7, #4]
 8002628:	4618      	mov	r0, r3
 800262a:	f7fe fb8b 	bl	8000d44 <__aeabi_fmul>
 800262e:	4603      	mov	r3, r0
}
 8002630:	4618      	mov	r0, r3
 8002632:	3710      	adds	r7, #16
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	bea2f983 	.word	0xbea2f983
 800263c:	4bc00000 	.word	0x4bc00000
 8002640:	40656265 	.word	0x40656265
 8002644:	4046a767 	.word	0x4046a767

08002648 <qFFMath_Cos>:
/*============================================================================*/
float qFFMath_Cos( float x )
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
    return qFFMath_Sin( x + 1.570796327f );
 8002650:	4906      	ldr	r1, [pc, #24]	; (800266c <qFFMath_Cos+0x24>)
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	f7fe fa6e 	bl	8000b34 <__addsf3>
 8002658:	4603      	mov	r3, r0
 800265a:	4618      	mov	r0, r3
 800265c:	f7ff ffaa 	bl	80025b4 <qFFMath_Sin>
 8002660:	4603      	mov	r3, r0
}
 8002662:	4618      	mov	r0, r3
 8002664:	3708      	adds	r7, #8
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	3fc90fdb 	.word	0x3fc90fdb

08002670 <qFFMath_Exp2>:
    y = qFFMath_ATan( y/( x + f ) ) + ( ( x < 0.0f ) ? t : 0.0f );
    return y + ( f*( ( 0.5f*t ) - y ) );
}
/*============================================================================*/
float qFFMath_Exp2( float x )
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b086      	sub	sp, #24
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
    float retVal;

    if ( x <= -126.0f ) {
 8002678:	492e      	ldr	r1, [pc, #184]	; (8002734 <qFFMath_Exp2+0xc4>)
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f7fe fd0a 	bl	8001094 <__aeabi_fcmple>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d003      	beq.n	800268e <qFFMath_Exp2+0x1e>
        retVal = 0.0f;
 8002686:	f04f 0300 	mov.w	r3, #0
 800268a:	617b      	str	r3, [r7, #20]
 800268c:	e04c      	b.n	8002728 <qFFMath_Exp2+0xb8>
    }
    else if ( x > 128.0f ) {
 800268e:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f7fe fd12 	bl	80010bc <__aeabi_fcmpgt>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d004      	beq.n	80026a8 <qFFMath_Exp2+0x38>
        retVal = QFFM_INFINITY;
 800269e:	2000      	movs	r0, #0
 80026a0:	f7ff fecc 	bl	800243c <_qFFMath_GetAbnormal>
 80026a4:	6178      	str	r0, [r7, #20]
 80026a6:	e03f      	b.n	8002728 <qFFMath_Exp2+0xb8>
    }
    else {
        float y = 0.0f;
 80026a8:	f04f 0300 	mov.w	r3, #0
 80026ac:	613b      	str	r3, [r7, #16]
        uint32_t exponent;
        /*cstat -CERT-FLP34-C -MISRAC2012-Rule-10.8*/
        exponent = (uint32_t)( x + 127.0f );
 80026ae:	4922      	ldr	r1, [pc, #136]	; (8002738 <qFFMath_Exp2+0xc8>)
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f7fe fa3f 	bl	8000b34 <__addsf3>
 80026b6:	4603      	mov	r3, r0
 80026b8:	4618      	mov	r0, r3
 80026ba:	f7fe fd2f 	bl	800111c <__aeabi_f2uiz>
 80026be:	4603      	mov	r3, r0
 80026c0:	60fb      	str	r3, [r7, #12]
        /*cstat +CERT-FLP34-C +MISRAC2012-Rule-10.8 -CERT-FLP36-C*/
        x += 127.0f - (float)exponent;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7fe fae5 	bl	8000c94 <__aeabi_ui2f>
 80026ca:	4603      	mov	r3, r0
 80026cc:	4619      	mov	r1, r3
 80026ce:	481a      	ldr	r0, [pc, #104]	; (8002738 <qFFMath_Exp2+0xc8>)
 80026d0:	f7fe fa2e 	bl	8000b30 <__aeabi_fsub>
 80026d4:	4603      	mov	r3, r0
 80026d6:	4619      	mov	r1, r3
 80026d8:	6878      	ldr	r0, [r7, #4]
 80026da:	f7fe fa2b 	bl	8000b34 <__addsf3>
 80026de:	4603      	mov	r3, r0
 80026e0:	607b      	str	r3, [r7, #4]
        /*cstat +CERT-FLP36-C*/
        exponent <<= 23u;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	05db      	lsls	r3, r3, #23
 80026e6:	60fb      	str	r3, [r7, #12]
 80026e8:	68fb      	ldr	r3, [r7, #12]
        cast_reinterpret( y, exponent, float );
 80026ea:	613b      	str	r3, [r7, #16]
        x *= ( x*0.339766027f ) + 0.660233972f;
 80026ec:	4913      	ldr	r1, [pc, #76]	; (800273c <qFFMath_Exp2+0xcc>)
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	f7fe fb28 	bl	8000d44 <__aeabi_fmul>
 80026f4:	4603      	mov	r3, r0
 80026f6:	4912      	ldr	r1, [pc, #72]	; (8002740 <qFFMath_Exp2+0xd0>)
 80026f8:	4618      	mov	r0, r3
 80026fa:	f7fe fa1b 	bl	8000b34 <__addsf3>
 80026fe:	4603      	mov	r3, r0
 8002700:	4619      	mov	r1, r3
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f7fe fb1e 	bl	8000d44 <__aeabi_fmul>
 8002708:	4603      	mov	r3, r0
 800270a:	607b      	str	r3, [r7, #4]
        retVal = y*( x + 1.0f );
 800270c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f7fe fa0f 	bl	8000b34 <__addsf3>
 8002716:	4603      	mov	r3, r0
 8002718:	461a      	mov	r2, r3
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	4619      	mov	r1, r3
 800271e:	4610      	mov	r0, r2
 8002720:	f7fe fb10 	bl	8000d44 <__aeabi_fmul>
 8002724:	4603      	mov	r3, r0
 8002726:	617b      	str	r3, [r7, #20]
    }

    return retVal;
 8002728:	697b      	ldr	r3, [r7, #20]
}
 800272a:	4618      	mov	r0, r3
 800272c:	3718      	adds	r7, #24
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	c2fc0000 	.word	0xc2fc0000
 8002738:	42fe0000 	.word	0x42fe0000
 800273c:	3eadf5d0 	.word	0x3eadf5d0
 8002740:	3f290518 	.word	0x3f290518

08002744 <qFFMath_Log2>:
/*============================================================================*/
float qFFMath_Log2( float x )
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b086      	sub	sp, #24
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
    float retVal;

    if ( x < 0.0f ) {
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f04f 0100 	mov.w	r1, #0
 8002752:	4618      	mov	r0, r3
 8002754:	f7fe fc94 	bl	8001080 <__aeabi_fcmplt>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d004      	beq.n	8002768 <qFFMath_Log2+0x24>
        retVal = QFFM_NAN;
 800275e:	2001      	movs	r0, #1
 8002760:	f7ff fe6c 	bl	800243c <_qFFMath_GetAbnormal>
 8002764:	6178      	str	r0, [r7, #20]
 8002766:	e049      	b.n	80027fc <qFFMath_Log2+0xb8>
    }
    else if ( QFFM_FP_ZERO == qFFMath_FPClassify( x ) ) {
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	4618      	mov	r0, r3
 800276c:	f7ff fe86 	bl	800247c <qFFMath_FPClassify>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d107      	bne.n	8002786 <qFFMath_Log2+0x42>
        retVal = -QFFM_INFINITY;
 8002776:	2000      	movs	r0, #0
 8002778:	f7ff fe60 	bl	800243c <_qFFMath_GetAbnormal>
 800277c:	4603      	mov	r3, r0
 800277e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002782:	617b      	str	r3, [r7, #20]
 8002784:	e03a      	b.n	80027fc <qFFMath_Log2+0xb8>
    }
    else {
        uint32_t y = 0u, y2;
 8002786:	2300      	movs	r3, #0
 8002788:	60fb      	str	r3, [r7, #12]
 800278a:	687b      	ldr	r3, [r7, #4]

        cast_reinterpret( y, x, uint32_t );
 800278c:	60fb      	str	r3, [r7, #12]
        y2 = y;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	613b      	str	r3, [r7, #16]
        y >>= 23u;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	0ddb      	lsrs	r3, r3, #23
 8002796:	60fb      	str	r3, [r7, #12]
        /*cstat -CERT-FLP36-C*/
        retVal = (float)y;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	4618      	mov	r0, r3
 800279c:	f7fe fa7a 	bl	8000c94 <__aeabi_ui2f>
 80027a0:	4603      	mov	r3, r0
 80027a2:	617b      	str	r3, [r7, #20]
        /*cstat +CERT-FLP36-C*/
        y = ( y2 & 0x007FFFFFu ) | 0x3F800000u;
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80027aa:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 80027ae:	60fb      	str	r3, [r7, #12]
 80027b0:	68fb      	ldr	r3, [r7, #12]
        cast_reinterpret( x, y, float );
 80027b2:	607b      	str	r3, [r7, #4]
        retVal += -128.0f + ( x*( ( -0.333333333f*x ) + 2.0f ) ) - 0.666666666f;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	4914      	ldr	r1, [pc, #80]	; (8002808 <qFFMath_Log2+0xc4>)
 80027b8:	4618      	mov	r0, r3
 80027ba:	f7fe fac3 	bl	8000d44 <__aeabi_fmul>
 80027be:	4603      	mov	r3, r0
 80027c0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7fe f9b5 	bl	8000b34 <__addsf3>
 80027ca:	4603      	mov	r3, r0
 80027cc:	461a      	mov	r2, r3
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4619      	mov	r1, r3
 80027d2:	4610      	mov	r0, r2
 80027d4:	f7fe fab6 	bl	8000d44 <__aeabi_fmul>
 80027d8:	4603      	mov	r3, r0
 80027da:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
 80027de:	4618      	mov	r0, r3
 80027e0:	f7fe f9a6 	bl	8000b30 <__aeabi_fsub>
 80027e4:	4603      	mov	r3, r0
 80027e6:	4909      	ldr	r1, [pc, #36]	; (800280c <qFFMath_Log2+0xc8>)
 80027e8:	4618      	mov	r0, r3
 80027ea:	f7fe f9a1 	bl	8000b30 <__aeabi_fsub>
 80027ee:	4603      	mov	r3, r0
 80027f0:	4619      	mov	r1, r3
 80027f2:	6978      	ldr	r0, [r7, #20]
 80027f4:	f7fe f99e 	bl	8000b34 <__addsf3>
 80027f8:	4603      	mov	r3, r0
 80027fa:	617b      	str	r3, [r7, #20]
    }

    return retVal;
 80027fc:	697b      	ldr	r3, [r7, #20]
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3718      	adds	r7, #24
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	beaaaaab 	.word	0xbeaaaaab
 800280c:	3f2aaaab 	.word	0x3f2aaaab

08002810 <qFFMath_Exp>:
/*============================================================================*/
float qFFMath_Exp( float x )
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
    return qFFMath_Exp2( 1.442695041f*x );
 8002818:	4906      	ldr	r1, [pc, #24]	; (8002834 <qFFMath_Exp+0x24>)
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f7fe fa92 	bl	8000d44 <__aeabi_fmul>
 8002820:	4603      	mov	r3, r0
 8002822:	4618      	mov	r0, r3
 8002824:	f7ff ff24 	bl	8002670 <qFFMath_Exp2>
 8002828:	4603      	mov	r3, r0
}
 800282a:	4618      	mov	r0, r3
 800282c:	3708      	adds	r7, #8
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	3fb8aa3b 	.word	0x3fb8aa3b

08002838 <qFFMath_Log>:
{
    return qFFMath_Exp2( 3.32192809f*x );
}
/*============================================================================*/
float qFFMath_Log( float x )
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
    return 0.693147181f*qFFMath_Log2(x);
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	f7ff ff7f 	bl	8002744 <qFFMath_Log2>
 8002846:	4603      	mov	r3, r0
 8002848:	4904      	ldr	r1, [pc, #16]	; (800285c <qFFMath_Log+0x24>)
 800284a:	4618      	mov	r0, r3
 800284c:	f7fe fa7a 	bl	8000d44 <__aeabi_fmul>
 8002850:	4603      	mov	r3, r0
}
 8002852:	4618      	mov	r0, r3
 8002854:	3708      	adds	r7, #8
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	3f317218 	.word	0x3f317218

08002860 <qFFMath_Pow>:
    return 0.301029996f*qFFMath_Log2(x);
}
/*============================================================================*/
float qFFMath_Pow( float b,
                   float e )
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	6039      	str	r1, [r7, #0]
    return qFFMath_Exp2( e*qFFMath_Log2( b ) );
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f7ff ff6a 	bl	8002744 <qFFMath_Log2>
 8002870:	4603      	mov	r3, r0
 8002872:	6839      	ldr	r1, [r7, #0]
 8002874:	4618      	mov	r0, r3
 8002876:	f7fe fa65 	bl	8000d44 <__aeabi_fmul>
 800287a:	4603      	mov	r3, r0
 800287c:	4618      	mov	r0, r3
 800287e:	f7ff fef7 	bl	8002670 <qFFMath_Exp2>
 8002882:	4603      	mov	r3, r0
}
 8002884:	4618      	mov	r0, r3
 8002886:	3708      	adds	r7, #8
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}

0800288c <qFIS_SetParameter>:

/*============================================================================*/
int qFIS_SetParameter( qFIS_t * const f,
                       const qFIS_Parameter_t p,
                       const qFIS_ParamValue_t x )
{
 800288c:	b480      	push	{r7}
 800288e:	b085      	sub	sp, #20
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	460b      	mov	r3, r1
 8002896:	70fb      	strb	r3, [r7, #3]
 8002898:	4613      	mov	r3, r2
 800289a:	70bb      	strb	r3, [r7, #2]
    int retVal = 0;
 800289c:	2300      	movs	r3, #0
 800289e:	60fb      	str	r3, [r7, #12]
    typedef float (*methods_fcn)( const float a, const float b );
    static const methods_fcn method[ 5 ] = { &qFIS_Min, &qFIS_Prod, &qFIS_Max,
                                             &qFIS_ProbOR, &qFIS_Sum
                                           };

    if ( NULL != f ) {
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d05a      	beq.n	800295c <qFIS_SetParameter+0xd0>
        switch ( p ) {
 80028a6:	78fb      	ldrb	r3, [r7, #3]
 80028a8:	2b04      	cmp	r3, #4
 80028aa:	d84c      	bhi.n	8002946 <qFIS_SetParameter+0xba>
 80028ac:	a201      	add	r2, pc, #4	; (adr r2, 80028b4 <qFIS_SetParameter+0x28>)
 80028ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028b2:	bf00      	nop
 80028b4:	080028c9 	.word	0x080028c9
 80028b8:	080028e1 	.word	0x080028e1
 80028bc:	080028ff 	.word	0x080028ff
 80028c0:	08002917 	.word	0x08002917
 80028c4:	08002935 	.word	0x08002935
            case qFIS_Implication:
                if ( x <= qFIS_PROD ) {
 80028c8:	78bb      	ldrb	r3, [r7, #2]
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d83d      	bhi.n	800294a <qFIS_SetParameter+0xbe>
                    f->implicate = method[ x ];
 80028ce:	78bb      	ldrb	r3, [r7, #2]
 80028d0:	4a25      	ldr	r2, [pc, #148]	; (8002968 <qFIS_SetParameter+0xdc>)
 80028d2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	619a      	str	r2, [r3, #24]
                    retVal = 1;
 80028da:	2301      	movs	r3, #1
 80028dc:	60fb      	str	r3, [r7, #12]
                }
                break;
 80028de:	e034      	b.n	800294a <qFIS_SetParameter+0xbe>
            case qFIS_Aggregation:
                if ( ( x >= qFIS_MAX ) && ( x <= qFIS_SUM ) ) {
 80028e0:	78bb      	ldrb	r3, [r7, #2]
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d933      	bls.n	800294e <qFIS_SetParameter+0xc2>
 80028e6:	78bb      	ldrb	r3, [r7, #2]
 80028e8:	2b04      	cmp	r3, #4
 80028ea:	d830      	bhi.n	800294e <qFIS_SetParameter+0xc2>
                    f->aggregate = method[ x ];
 80028ec:	78bb      	ldrb	r3, [r7, #2]
 80028ee:	4a1e      	ldr	r2, [pc, #120]	; (8002968 <qFIS_SetParameter+0xdc>)
 80028f0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	61da      	str	r2, [r3, #28]
                    retVal = 1;
 80028f8:	2301      	movs	r3, #1
 80028fa:	60fb      	str	r3, [r7, #12]
                }
                break;
 80028fc:	e027      	b.n	800294e <qFIS_SetParameter+0xc2>
            case qFIS_AND:
                if ( x <= qFIS_PROD ) {
 80028fe:	78bb      	ldrb	r3, [r7, #2]
 8002900:	2b01      	cmp	r3, #1
 8002902:	d826      	bhi.n	8002952 <qFIS_SetParameter+0xc6>
                    f->andOp = method[ x ];
 8002904:	78bb      	ldrb	r3, [r7, #2]
 8002906:	4a18      	ldr	r2, [pc, #96]	; (8002968 <qFIS_SetParameter+0xdc>)
 8002908:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	611a      	str	r2, [r3, #16]
                    retVal = 1;
 8002910:	2301      	movs	r3, #1
 8002912:	60fb      	str	r3, [r7, #12]
                }
                break;
 8002914:	e01d      	b.n	8002952 <qFIS_SetParameter+0xc6>
            case qFIS_OR:
                if ( ( x >= qFIS_MAX ) && ( x <= qFIS_PROBOR ) ) {
 8002916:	78bb      	ldrb	r3, [r7, #2]
 8002918:	2b01      	cmp	r3, #1
 800291a:	d91c      	bls.n	8002956 <qFIS_SetParameter+0xca>
 800291c:	78bb      	ldrb	r3, [r7, #2]
 800291e:	2b03      	cmp	r3, #3
 8002920:	d819      	bhi.n	8002956 <qFIS_SetParameter+0xca>
                    f->orOp = method[ x ];
 8002922:	78bb      	ldrb	r3, [r7, #2]
 8002924:	4a10      	ldr	r2, [pc, #64]	; (8002968 <qFIS_SetParameter+0xdc>)
 8002926:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	615a      	str	r2, [r3, #20]
                    retVal = 1;
 800292e:	2301      	movs	r3, #1
 8002930:	60fb      	str	r3, [r7, #12]
                }
                break;
 8002932:	e010      	b.n	8002956 <qFIS_SetParameter+0xca>
            case qFIS_EvalPoints:
                if ( (int)x >= 20 ) {
 8002934:	78bb      	ldrb	r3, [r7, #2]
 8002936:	2b13      	cmp	r3, #19
 8002938:	d90f      	bls.n	800295a <qFIS_SetParameter+0xce>
                    f->nPoints = (size_t)x;
 800293a:	78ba      	ldrb	r2, [r7, #2]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	64da      	str	r2, [r3, #76]	; 0x4c
                    retVal = 1;
 8002940:	2301      	movs	r3, #1
 8002942:	60fb      	str	r3, [r7, #12]
                }
                break;
 8002944:	e009      	b.n	800295a <qFIS_SetParameter+0xce>
            default:
                break;
 8002946:	bf00      	nop
 8002948:	e008      	b.n	800295c <qFIS_SetParameter+0xd0>
                break;
 800294a:	bf00      	nop
 800294c:	e006      	b.n	800295c <qFIS_SetParameter+0xd0>
                break;
 800294e:	bf00      	nop
 8002950:	e004      	b.n	800295c <qFIS_SetParameter+0xd0>
                break;
 8002952:	bf00      	nop
 8002954:	e002      	b.n	800295c <qFIS_SetParameter+0xd0>
                break;
 8002956:	bf00      	nop
 8002958:	e000      	b.n	800295c <qFIS_SetParameter+0xd0>
                break;
 800295a:	bf00      	nop
        }
    }

    return retVal;
 800295c:	68fb      	ldr	r3, [r7, #12]
}
 800295e:	4618      	mov	r0, r3
 8002960:	3714      	adds	r7, #20
 8002962:	46bd      	mov	sp, r7
 8002964:	bc80      	pop	{r7}
 8002966:	4770      	bx	lr
 8002968:	08009aa8 	.word	0x08009aa8

0800296c <qFIS_Setup>:
                qFIS_MF_t *const mf_outputs,
                const size_t nmo,
                const qFIS_Rules_t * const r,
                float *wi,
                const size_t n )
{
 800296c:	b5b0      	push	{r4, r5, r7, lr}
 800296e:	b086      	sub	sp, #24
 8002970:	af00      	add	r7, sp, #0
 8002972:	60f8      	str	r0, [r7, #12]
 8002974:	607a      	str	r2, [r7, #4]
 8002976:	603b      	str	r3, [r7, #0]
 8002978:	460b      	mov	r3, r1
 800297a:	72fb      	strb	r3, [r7, #11]
    int retVal = 0;
 800297c:	2300      	movs	r3, #0
 800297e:	617b      	str	r3, [r7, #20]

    if ( ( NULL != f ) && ( t <= Tsukamoto ) && ( NULL != r ) && ( NULL != wi ) ) {
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2b00      	cmp	r3, #0
 8002984:	f000 80bb 	beq.w	8002afe <qFIS_Setup+0x192>
 8002988:	7afb      	ldrb	r3, [r7, #11]
 800298a:	2b02      	cmp	r3, #2
 800298c:	f200 80b7 	bhi.w	8002afe <qFIS_Setup+0x192>
 8002990:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002992:	2b00      	cmp	r3, #0
 8002994:	f000 80b3 	beq.w	8002afe <qFIS_Setup+0x192>
 8002998:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800299a:	2b00      	cmp	r3, #0
 800299c:	f000 80af 	beq.w	8002afe <qFIS_Setup+0x192>
        size_t i;

        f->nInputs = ni/sizeof(qFIS_Input_t);
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	4a59      	ldr	r2, [pc, #356]	; (8002b08 <qFIS_Setup+0x19c>)
 80029a4:	fba2 2303 	umull	r2, r3, r2, r3
 80029a8:	08da      	lsrs	r2, r3, #3
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	63da      	str	r2, [r3, #60]	; 0x3c
        f->nOutputs = no/sizeof(qFIS_Output_t);
 80029ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029b0:	4a56      	ldr	r2, [pc, #344]	; (8002b0c <qFIS_Setup+0x1a0>)
 80029b2:	fba2 2303 	umull	r2, r3, r2, r3
 80029b6:	091a      	lsrs	r2, r3, #4
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	641a      	str	r2, [r3, #64]	; 0x40
        f->nMFInputs = nmi/sizeof(qFIS_MF_t);
 80029bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029be:	4a54      	ldr	r2, [pc, #336]	; (8002b10 <qFIS_Setup+0x1a4>)
 80029c0:	fba2 2303 	umull	r2, r3, r2, r3
 80029c4:	091a      	lsrs	r2, r3, #4
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	645a      	str	r2, [r3, #68]	; 0x44
        f->nMFOutputs = nmo/sizeof(qFIS_MF_t);
 80029ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029cc:	4a50      	ldr	r2, [pc, #320]	; (8002b10 <qFIS_Setup+0x1a4>)
 80029ce:	fba2 2303 	umull	r2, r3, r2, r3
 80029d2:	091a      	lsrs	r2, r3, #4
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	649a      	str	r2, [r3, #72]	; 0x48
        f->input = inputs;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	687a      	ldr	r2, [r7, #4]
 80029dc:	601a      	str	r2, [r3, #0]
        f->output = outputs;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80029e2:	605a      	str	r2, [r3, #4]
        f->inMF = mf_inputs;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80029e8:	609a      	str	r2, [r3, #8]
        f->outMF = mf_outputs;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80029ee:	60da      	str	r2, [r3, #12]
        f->wi = wi;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80029f4:	631a      	str	r2, [r3, #48]	; 0x30
        f->rules = r;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80029fa:	635a      	str	r2, [r3, #52]	; 0x34
        f->nRules = n;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002a00:	651a      	str	r2, [r3, #80]	; 0x50
        f->type = t;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	7afa      	ldrb	r2, [r7, #11]
 8002a06:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
        retVal += qFIS_SetParameter( f, qFIS_EvalPoints, (qFIS_ParamValue_t)100 );
 8002a0a:	2264      	movs	r2, #100	; 0x64
 8002a0c:	2104      	movs	r1, #4
 8002a0e:	68f8      	ldr	r0, [r7, #12]
 8002a10:	f7ff ff3c 	bl	800288c <qFIS_SetParameter>
 8002a14:	4602      	mov	r2, r0
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	4413      	add	r3, r2
 8002a1a:	617b      	str	r3, [r7, #20]
        retVal += qFIS_SetParameter( f, qFIS_AND, qFIS_MIN );
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	2102      	movs	r1, #2
 8002a20:	68f8      	ldr	r0, [r7, #12]
 8002a22:	f7ff ff33 	bl	800288c <qFIS_SetParameter>
 8002a26:	4602      	mov	r2, r0
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	4413      	add	r3, r2
 8002a2c:	617b      	str	r3, [r7, #20]
        retVal += qFIS_SetParameter( f, qFIS_OR, qFIS_MAX );
 8002a2e:	2202      	movs	r2, #2
 8002a30:	2103      	movs	r1, #3
 8002a32:	68f8      	ldr	r0, [r7, #12]
 8002a34:	f7ff ff2a 	bl	800288c <qFIS_SetParameter>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	4413      	add	r3, r2
 8002a3e:	617b      	str	r3, [r7, #20]
        retVal += qFIS_SetParameter( f, qFIS_Implication, qFIS_MIN );
 8002a40:	2200      	movs	r2, #0
 8002a42:	2100      	movs	r1, #0
 8002a44:	68f8      	ldr	r0, [r7, #12]
 8002a46:	f7ff ff21 	bl	800288c <qFIS_SetParameter>
 8002a4a:	4602      	mov	r2, r0
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	4413      	add	r3, r2
 8002a50:	617b      	str	r3, [r7, #20]
        retVal += qFIS_SetParameter( f, qFIS_Aggregation, qFIS_MAX );
 8002a52:	2202      	movs	r2, #2
 8002a54:	2101      	movs	r1, #1
 8002a56:	68f8      	ldr	r0, [r7, #12]
 8002a58:	f7ff ff18 	bl	800288c <qFIS_SetParameter>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	4413      	add	r3, r2
 8002a62:	617b      	str	r3, [r7, #20]
        retVal = ( 5 == retVal ) ? 1 : 0;
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	2b05      	cmp	r3, #5
 8002a68:	bf0c      	ite	eq
 8002a6a:	2301      	moveq	r3, #1
 8002a6c:	2300      	movne	r3, #0
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	617b      	str	r3, [r7, #20]
        f->deFuzz = ( Mamdani == t ) ? &qFIS_DeFuzz_Centroid
                                     : &qFIS_DeFuzz_WtAverage;
 8002a72:	7afb      	ldrb	r3, [r7, #11]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d101      	bne.n	8002a7c <qFIS_Setup+0x110>
 8002a78:	4a26      	ldr	r2, [pc, #152]	; (8002b14 <qFIS_Setup+0x1a8>)
 8002a7a:	e000      	b.n	8002a7e <qFIS_Setup+0x112>
 8002a7c:	4a26      	ldr	r2, [pc, #152]	; (8002b18 <qFIS_Setup+0x1ac>)
        f->deFuzz = ( Mamdani == t ) ? &qFIS_DeFuzz_Centroid
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	629a      	str	r2, [r3, #40]	; 0x28
        f->ruleWeight = NULL;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	2200      	movs	r2, #0
 8002a86:	62da      	str	r2, [r3, #44]	; 0x2c
        for ( i = 0 ; i < f->nOutputs ; ++i ) {
 8002a88:	2300      	movs	r3, #0
 8002a8a:	613b      	str	r3, [r7, #16]
 8002a8c:	e032      	b.n	8002af4 <qFIS_Setup+0x188>
            /*cstat -CERT-FLP36-C*/
            f->output[ i ].res = ( f->output[ i ].b.max - f->output[ i ].b.min )/(float)f->nPoints;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	685a      	ldr	r2, [r3, #4]
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	2134      	movs	r1, #52	; 0x34
 8002a96:	fb01 f303 	mul.w	r3, r1, r3
 8002a9a:	4413      	add	r3, r2
 8002a9c:	6858      	ldr	r0, [r3, #4]
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	685a      	ldr	r2, [r3, #4]
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	2134      	movs	r1, #52	; 0x34
 8002aa6:	fb01 f303 	mul.w	r3, r1, r3
 8002aaa:	4413      	add	r3, r2
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4619      	mov	r1, r3
 8002ab0:	f7fe f83e 	bl	8000b30 <__aeabi_fsub>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	461d      	mov	r5, r3
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002abc:	4618      	mov	r0, r3
 8002abe:	f7fe f8e9 	bl	8000c94 <__aeabi_ui2f>
 8002ac2:	4601      	mov	r1, r0
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	685a      	ldr	r2, [r3, #4]
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	2034      	movs	r0, #52	; 0x34
 8002acc:	fb00 f303 	mul.w	r3, r0, r3
 8002ad0:	18d4      	adds	r4, r2, r3
 8002ad2:	4628      	mov	r0, r5
 8002ad4:	f7fe f9ea 	bl	8000eac <__aeabi_fdiv>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	60e3      	str	r3, [r4, #12]
            /*cstat +CERT-FLP36-C*/
            f->output[ i ].owner = f;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	685a      	ldr	r2, [r3, #4]
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	2134      	movs	r1, #52	; 0x34
 8002ae4:	fb01 f303 	mul.w	r3, r1, r3
 8002ae8:	4413      	add	r3, r2
 8002aea:	68fa      	ldr	r2, [r7, #12]
 8002aec:	629a      	str	r2, [r3, #40]	; 0x28
        for ( i = 0 ; i < f->nOutputs ; ++i ) {
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	3301      	adds	r3, #1
 8002af2:	613b      	str	r3, [r7, #16]
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af8:	693a      	ldr	r2, [r7, #16]
 8002afa:	429a      	cmp	r2, r3
 8002afc:	d3c7      	bcc.n	8002a8e <qFIS_Setup+0x122>
        }
    }

    return retVal;
 8002afe:	697b      	ldr	r3, [r7, #20]
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3718      	adds	r7, #24
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bdb0      	pop	{r4, r5, r7, pc}
 8002b08:	aaaaaaab 	.word	0xaaaaaaab
 8002b0c:	4ec4ec4f 	.word	0x4ec4ec4f
 8002b10:	cccccccd 	.word	0xcccccccd
 8002b14:	0800338d 	.word	0x0800338d
 8002b18:	08003425 	.word	0x08003425

08002b1c <qFIS_InputSetup>:
/*============================================================================*/
int qFIS_InputSetup( qFIS_Input_t * const v,
                     const qFIS_Tag_t t,
                     const float min,
                     const float max )
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b087      	sub	sp, #28
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	60f8      	str	r0, [r7, #12]
 8002b24:	60b9      	str	r1, [r7, #8]
 8002b26:	607a      	str	r2, [r7, #4]
 8002b28:	603b      	str	r3, [r7, #0]
    int retVal = 0;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	617b      	str	r3, [r7, #20]

    if ( ( NULL != v ) && ( t >= 0 ) ) {
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d018      	beq.n	8002b66 <qFIS_InputSetup+0x4a>
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	db15      	blt.n	8002b66 <qFIS_InputSetup+0x4a>
        v[ t ].b.min = min;
 8002b3a:	68ba      	ldr	r2, [r7, #8]
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	005b      	lsls	r3, r3, #1
 8002b40:	4413      	add	r3, r2
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	461a      	mov	r2, r3
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	4413      	add	r3, r2
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	601a      	str	r2, [r3, #0]
        v[ t ].b.max = max;
 8002b4e:	68ba      	ldr	r2, [r7, #8]
 8002b50:	4613      	mov	r3, r2
 8002b52:	005b      	lsls	r3, r3, #1
 8002b54:	4413      	add	r3, r2
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	461a      	mov	r2, r3
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	4413      	add	r3, r2
 8002b5e:	683a      	ldr	r2, [r7, #0]
 8002b60:	605a      	str	r2, [r3, #4]
        retVal = 1;
 8002b62:	2301      	movs	r3, #1
 8002b64:	617b      	str	r3, [r7, #20]
    }

    return retVal;
 8002b66:	697b      	ldr	r3, [r7, #20]
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	371c      	adds	r7, #28
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bc80      	pop	{r7}
 8002b70:	4770      	bx	lr

08002b72 <qFIS_OutputSetup>:
/*============================================================================*/
int qFIS_OutputSetup( qFIS_Output_t * const v,
                      const qFIS_Tag_t t,
                      const float min,
                      const float max )
{
 8002b72:	b480      	push	{r7}
 8002b74:	b087      	sub	sp, #28
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	60f8      	str	r0, [r7, #12]
 8002b7a:	60b9      	str	r1, [r7, #8]
 8002b7c:	607a      	str	r2, [r7, #4]
 8002b7e:	603b      	str	r3, [r7, #0]
    int retVal = 0;
 8002b80:	2300      	movs	r3, #0
 8002b82:	617b      	str	r3, [r7, #20]

    if ( ( NULL != v ) && ( t >= 0 ) ) {
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d05a      	beq.n	8002c40 <qFIS_OutputSetup+0xce>
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	db57      	blt.n	8002c40 <qFIS_OutputSetup+0xce>
        v[ t ].data[ 0 ] = 0.0f;
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	2234      	movs	r2, #52	; 0x34
 8002b94:	fb02 f303 	mul.w	r3, r2, r3
 8002b98:	68fa      	ldr	r2, [r7, #12]
 8002b9a:	4413      	add	r3, r2
 8002b9c:	f04f 0200 	mov.w	r2, #0
 8002ba0:	619a      	str	r2, [r3, #24]
        v[ t ].data[ 1 ] = 0.0f;
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	2234      	movs	r2, #52	; 0x34
 8002ba6:	fb02 f303 	mul.w	r3, r2, r3
 8002baa:	68fa      	ldr	r2, [r7, #12]
 8002bac:	4413      	add	r3, r2
 8002bae:	f04f 0200 	mov.w	r2, #0
 8002bb2:	61da      	str	r2, [r3, #28]
        v[ t ].data[ 2 ] = 0.0f;
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	2234      	movs	r2, #52	; 0x34
 8002bb8:	fb02 f303 	mul.w	r3, r2, r3
 8002bbc:	68fa      	ldr	r2, [r7, #12]
 8002bbe:	4413      	add	r3, r2
 8002bc0:	f04f 0200 	mov.w	r2, #0
 8002bc4:	621a      	str	r2, [r3, #32]
        v[ t ].data[ 3 ] = 0.0f;
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	2234      	movs	r2, #52	; 0x34
 8002bca:	fb02 f303 	mul.w	r3, r2, r3
 8002bce:	68fa      	ldr	r2, [r7, #12]
 8002bd0:	4413      	add	r3, r2
 8002bd2:	f04f 0200 	mov.w	r2, #0
 8002bd6:	625a      	str	r2, [r3, #36]	; 0x24
        v[ t ].x = 0.0f;
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	2234      	movs	r2, #52	; 0x34
 8002bdc:	fb02 f303 	mul.w	r3, r2, r3
 8002be0:	68fa      	ldr	r2, [r7, #12]
 8002be2:	4413      	add	r3, r2
 8002be4:	f04f 0200 	mov.w	r2, #0
 8002be8:	611a      	str	r2, [r3, #16]
        v[ t ].y = 0.0f;
 8002bea:	68bb      	ldr	r3, [r7, #8]
 8002bec:	2234      	movs	r2, #52	; 0x34
 8002bee:	fb02 f303 	mul.w	r3, r2, r3
 8002bf2:	68fa      	ldr	r2, [r7, #12]
 8002bf4:	4413      	add	r3, r2
 8002bf6:	f04f 0200 	mov.w	r2, #0
 8002bfa:	615a      	str	r2, [r3, #20]
        v[ t ].b.min = min;
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	2234      	movs	r2, #52	; 0x34
 8002c00:	fb02 f303 	mul.w	r3, r2, r3
 8002c04:	68fa      	ldr	r2, [r7, #12]
 8002c06:	4413      	add	r3, r2
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	601a      	str	r2, [r3, #0]
        v[ t ].b.max = max;
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	2234      	movs	r2, #52	; 0x34
 8002c10:	fb02 f303 	mul.w	r3, r2, r3
 8002c14:	68fa      	ldr	r2, [r7, #12]
 8002c16:	4413      	add	r3, r2
 8002c18:	683a      	ldr	r2, [r7, #0]
 8002c1a:	605a      	str	r2, [r3, #4]
        v[ t ].xag = NULL;
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	2234      	movs	r2, #52	; 0x34
 8002c20:	fb02 f303 	mul.w	r3, r2, r3
 8002c24:	68fa      	ldr	r2, [r7, #12]
 8002c26:	4413      	add	r3, r2
 8002c28:	2200      	movs	r2, #0
 8002c2a:	62da      	str	r2, [r3, #44]	; 0x2c
        v[ t ].yag = NULL;
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	2234      	movs	r2, #52	; 0x34
 8002c30:	fb02 f303 	mul.w	r3, r2, r3
 8002c34:	68fa      	ldr	r2, [r7, #12]
 8002c36:	4413      	add	r3, r2
 8002c38:	2200      	movs	r2, #0
 8002c3a:	631a      	str	r2, [r3, #48]	; 0x30
        retVal = 1;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	617b      	str	r3, [r7, #20]
    }

    return retVal;
 8002c40:	697b      	ldr	r3, [r7, #20]
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	371c      	adds	r7, #28
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bc80      	pop	{r7}
 8002c4a:	4770      	bx	lr

08002c4c <qFIS_SetInput>:
/*============================================================================*/
int qFIS_SetInput( qFIS_Input_t * const v,
                   const qFIS_Tag_t t,
                   const float value )
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b087      	sub	sp, #28
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	60f8      	str	r0, [r7, #12]
 8002c54:	60b9      	str	r1, [r7, #8]
 8002c56:	607a      	str	r2, [r7, #4]
    int retVal = 0;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	617b      	str	r3, [r7, #20]

    if ( ( NULL != v ) && ( t >= 0 ) ) {
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d00e      	beq.n	8002c80 <qFIS_SetInput+0x34>
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	db0b      	blt.n	8002c80 <qFIS_SetInput+0x34>
        v[ t ].b.value = value;
 8002c68:	68ba      	ldr	r2, [r7, #8]
 8002c6a:	4613      	mov	r3, r2
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	4413      	add	r3, r2
 8002c70:	009b      	lsls	r3, r3, #2
 8002c72:	461a      	mov	r2, r3
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	4413      	add	r3, r2
 8002c78:	687a      	ldr	r2, [r7, #4]
 8002c7a:	609a      	str	r2, [r3, #8]
        retVal = 1;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	617b      	str	r3, [r7, #20]
    }

    return retVal;
 8002c80:	697b      	ldr	r3, [r7, #20]
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	371c      	adds	r7, #28
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bc80      	pop	{r7}
 8002c8a:	4770      	bx	lr

08002c8c <qFIS_GetOutput>:
/*============================================================================*/
float qFIS_GetOutput( const qFIS_Output_t * const v,
                      const qFIS_Tag_t t )
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b085      	sub	sp, #20
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	6039      	str	r1, [r7, #0]
    float retVal = 0.0f;
 8002c96:	f04f 0300 	mov.w	r3, #0
 8002c9a:	60fb      	str	r3, [r7, #12]

    if ( ( NULL != v ) && ( t >= 0 ) ) {
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d00a      	beq.n	8002cb8 <qFIS_GetOutput+0x2c>
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	db07      	blt.n	8002cb8 <qFIS_GetOutput+0x2c>
        retVal = v[ t ].b.value;
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	2234      	movs	r2, #52	; 0x34
 8002cac:	fb02 f303 	mul.w	r3, r2, r3
 8002cb0:	687a      	ldr	r2, [r7, #4]
 8002cb2:	4413      	add	r3, r2
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	60fb      	str	r3, [r7, #12]
    }

    return retVal;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3714      	adds	r7, #20
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bc80      	pop	{r7}
 8002cc2:	4770      	bx	lr

08002cc4 <qFIS_SetMF>:
                const qFIS_Tag_t mf,
                const qFIS_MF_Name_t s,
                qFIS_MF_Fcn_t custom_mf,
                const float *cp,
                float h )
{
 8002cc4:	b590      	push	{r4, r7, lr}
 8002cc6:	b087      	sub	sp, #28
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	60f8      	str	r0, [r7, #12]
 8002ccc:	60b9      	str	r1, [r7, #8]
 8002cce:	607a      	str	r2, [r7, #4]
 8002cd0:	70fb      	strb	r3, [r7, #3]
    int retVal = 0;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	617b      	str	r3, [r7, #20]
    /* Only for Tsukamoto consequents*/
    &qFIS_TLinSMF, &qFIS_TLinZMF, &qFIS_TConcaveMF,&qFIS_TSigMF, &qFIS_TSMF,
    &qFIS_TZMF
    };

    if ( ( NULL != m ) && ( io >= 0 ) && ( mf >= 0 ) && ( s < _NUM_MFS ) ) {
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d055      	beq.n	8002d88 <qFIS_SetMF+0xc4>
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	db52      	blt.n	8002d88 <qFIS_SetMF+0xc4>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	db4f      	blt.n	8002d88 <qFIS_SetMF+0xc4>
 8002ce8:	78fb      	ldrb	r3, [r7, #3]
 8002cea:	2b1a      	cmp	r3, #26
 8002cec:	d84c      	bhi.n	8002d88 <qFIS_SetMF+0xc4>
        if ( NULL != custom_mf ) {
 8002cee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d00a      	beq.n	8002d0a <qFIS_SetMF+0x46>
            m[ mf ].shape = custom_mf; /*user-defined membership function*/
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	4413      	add	r3, r2
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	461a      	mov	r2, r3
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	4413      	add	r3, r2
 8002d04:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d06:	601a      	str	r2, [r3, #0]
 8002d08:	e00c      	b.n	8002d24 <qFIS_SetMF+0x60>
        }
        else {
            m[ mf ].shape = fShape[ s ];
 8002d0a:	78f9      	ldrb	r1, [r7, #3]
 8002d0c:	687a      	ldr	r2, [r7, #4]
 8002d0e:	4613      	mov	r3, r2
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	4413      	add	r3, r2
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	461a      	mov	r2, r3
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	4413      	add	r3, r2
 8002d1c:	4a1d      	ldr	r2, [pc, #116]	; (8002d94 <qFIS_SetMF+0xd0>)
 8002d1e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8002d22:	601a      	str	r2, [r3, #0]
        }
        m[ mf ].index = (size_t)io;
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	4613      	mov	r3, r2
 8002d28:	009b      	lsls	r3, r3, #2
 8002d2a:	4413      	add	r3, r2
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	461a      	mov	r2, r3
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	4413      	add	r3, r2
 8002d34:	68ba      	ldr	r2, [r7, #8]
 8002d36:	611a      	str	r2, [r3, #16]
        m[ mf ].points = cp;
 8002d38:	687a      	ldr	r2, [r7, #4]
 8002d3a:	4613      	mov	r3, r2
 8002d3c:	009b      	lsls	r3, r3, #2
 8002d3e:	4413      	add	r3, r2
 8002d40:	009b      	lsls	r3, r3, #2
 8002d42:	461a      	mov	r2, r3
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	4413      	add	r3, r2
 8002d48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d4a:	605a      	str	r2, [r3, #4]
        m[ mf ].fx = 0.0f;
 8002d4c:	687a      	ldr	r2, [r7, #4]
 8002d4e:	4613      	mov	r3, r2
 8002d50:	009b      	lsls	r3, r3, #2
 8002d52:	4413      	add	r3, r2
 8002d54:	009b      	lsls	r3, r3, #2
 8002d56:	461a      	mov	r2, r3
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	4413      	add	r3, r2
 8002d5c:	f04f 0200 	mov.w	r2, #0
 8002d60:	609a      	str	r2, [r3, #8]
        m[ mf ].h = qFIS_Bound( h, 0.0f, 1.0f );
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	4613      	mov	r3, r2
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	4413      	add	r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	189c      	adds	r4, r3, r2
 8002d72:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002d76:	f04f 0100 	mov.w	r1, #0
 8002d7a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d7c:	f001 fcf1 	bl	8004762 <qFIS_Bound>
 8002d80:	4603      	mov	r3, r0
 8002d82:	60e3      	str	r3, [r4, #12]
        retVal = 1;
 8002d84:	2301      	movs	r3, #1
 8002d86:	617b      	str	r3, [r7, #20]
    }

    return retVal;
 8002d88:	697b      	ldr	r3, [r7, #20]
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	371c      	adds	r7, #28
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd90      	pop	{r4, r7, pc}
 8002d92:	bf00      	nop
 8002d94:	08009abc 	.word	0x08009abc

08002d98 <qFIS_EvalInputMFs>:

    return retVal;
}
/*============================================================================*/
static void qFIS_EvalInputMFs( qFIS_t * const f )
{
 8002d98:	b5b0      	push	{r4, r5, r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
    size_t i;
    qFIS_MF_t *mf;

    for ( i = 0 ; i < f->nMFInputs ; ++i ) {
 8002da0:	2300      	movs	r3, #0
 8002da2:	60fb      	str	r3, [r7, #12]
 8002da4:	e026      	b.n	8002df4 <qFIS_EvalInputMFs+0x5c>
        mf = &f->inMF[ i ];
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6899      	ldr	r1, [r3, #8]
 8002daa:	68fa      	ldr	r2, [r7, #12]
 8002dac:	4613      	mov	r3, r2
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	4413      	add	r3, r2
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	440b      	add	r3, r1
 8002db6:	60bb      	str	r3, [r7, #8]
        /*cstat -MISRAC2012-Rule-11.3 -CERT-EXP39-C_d*/
        mf->fx = mf->h*mf->shape( (qFIS_IO_Base_t*)&f->input[ mf->index ],
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	68dd      	ldr	r5, [r3, #12]
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	681c      	ldr	r4, [r3, #0]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6819      	ldr	r1, [r3, #0]
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	691a      	ldr	r2, [r3, #16]
 8002dc8:	4613      	mov	r3, r2
 8002dca:	005b      	lsls	r3, r3, #1
 8002dcc:	4413      	add	r3, r2
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	18c8      	adds	r0, r1, r3
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	4619      	mov	r1, r3
 8002dda:	47a0      	blx	r4
 8002ddc:	4603      	mov	r3, r0
 8002dde:	4619      	mov	r1, r3
 8002de0:	4628      	mov	r0, r5
 8002de2:	f7fd ffaf 	bl	8000d44 <__aeabi_fmul>
 8002de6:	4603      	mov	r3, r0
 8002de8:	461a      	mov	r2, r3
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	609a      	str	r2, [r3, #8]
    for ( i = 0 ; i < f->nMFInputs ; ++i ) {
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	3301      	adds	r3, #1
 8002df2:	60fb      	str	r3, [r7, #12]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002df8:	68fa      	ldr	r2, [r7, #12]
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d3d3      	bcc.n	8002da6 <qFIS_EvalInputMFs+0xe>
                                  mf->points,
                                  1u );
        /*cstat +MISRAC2012-Rule-11.3 +CERT-EXP39-C_d*/
    }
}
 8002dfe:	bf00      	nop
 8002e00:	bf00      	nop
 8002e02:	3710      	adds	r7, #16
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bdb0      	pop	{r4, r5, r7, pc}

08002e08 <qFIS_TruncateInputs>:
/*============================================================================*/
static void qFIS_TruncateInputs( qFIS_t * const f )
{
 8002e08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e0a:	b085      	sub	sp, #20
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
    size_t i;

    for ( i = 0 ; i < f->nInputs ; ++i ) {
 8002e10:	2300      	movs	r3, #0
 8002e12:	60fb      	str	r3, [r7, #12]
 8002e14:	e02b      	b.n	8002e6e <qFIS_TruncateInputs+0x66>
        f->input[ i ].b.value = qFIS_Bound( f->input[ i ].b.value,
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6819      	ldr	r1, [r3, #0]
 8002e1a:	68fa      	ldr	r2, [r7, #12]
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	005b      	lsls	r3, r3, #1
 8002e20:	4413      	add	r3, r2
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	440b      	add	r3, r1
 8002e26:	6898      	ldr	r0, [r3, #8]
                                            f->input[ i ].b.min,
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6819      	ldr	r1, [r3, #0]
 8002e2c:	68fa      	ldr	r2, [r7, #12]
 8002e2e:	4613      	mov	r3, r2
 8002e30:	005b      	lsls	r3, r3, #1
 8002e32:	4413      	add	r3, r2
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	440b      	add	r3, r1
        f->input[ i ].b.value = qFIS_Bound( f->input[ i ].b.value,
 8002e38:	681d      	ldr	r5, [r3, #0]
                                            f->input[ i ].b.max );
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6819      	ldr	r1, [r3, #0]
 8002e3e:	68fa      	ldr	r2, [r7, #12]
 8002e40:	4613      	mov	r3, r2
 8002e42:	005b      	lsls	r3, r3, #1
 8002e44:	4413      	add	r3, r2
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	440b      	add	r3, r1
        f->input[ i ].b.value = qFIS_Bound( f->input[ i ].b.value,
 8002e4a:	685e      	ldr	r6, [r3, #4]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6819      	ldr	r1, [r3, #0]
 8002e50:	68fa      	ldr	r2, [r7, #12]
 8002e52:	4613      	mov	r3, r2
 8002e54:	005b      	lsls	r3, r3, #1
 8002e56:	4413      	add	r3, r2
 8002e58:	009b      	lsls	r3, r3, #2
 8002e5a:	18cc      	adds	r4, r1, r3
 8002e5c:	4632      	mov	r2, r6
 8002e5e:	4629      	mov	r1, r5
 8002e60:	f001 fc7f 	bl	8004762 <qFIS_Bound>
 8002e64:	4603      	mov	r3, r0
 8002e66:	60a3      	str	r3, [r4, #8]
    for ( i = 0 ; i < f->nInputs ; ++i ) {
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	3301      	adds	r3, #1
 8002e6c:	60fb      	str	r3, [r7, #12]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e72:	68fa      	ldr	r2, [r7, #12]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d3ce      	bcc.n	8002e16 <qFIS_TruncateInputs+0xe>
    }
}
 8002e78:	bf00      	nop
 8002e7a:	bf00      	nop
 8002e7c:	3714      	adds	r7, #20
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002e82 <qFIS_Fuzzify>:
/*============================================================================*/
int qFIS_Fuzzify( qFIS_t * const f )
{
 8002e82:	b580      	push	{r7, lr}
 8002e84:	b084      	sub	sp, #16
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	6078      	str	r0, [r7, #4]
    int retVal = 0;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	60fb      	str	r3, [r7, #12]

    if ( NULL != f ) {
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d007      	beq.n	8002ea4 <qFIS_Fuzzify+0x22>
        qFIS_TruncateInputs( f );
 8002e94:	6878      	ldr	r0, [r7, #4]
 8002e96:	f7ff ffb7 	bl	8002e08 <qFIS_TruncateInputs>
        qFIS_EvalInputMFs( f );
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f7ff ff7c 	bl	8002d98 <qFIS_EvalInputMFs>
        retVal = 1;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	60fb      	str	r3, [r7, #12]
    }

    return retVal;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3710      	adds	r7, #16
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}

08002eae <qFIS_ParseFuzzValue>:
/*============================================================================*/
static float qFIS_ParseFuzzValue( qFIS_MF_t * const mfIO,
                                  qFIS_Rules_t index )
{
 8002eae:	b580      	push	{r7, lr}
 8002eb0:	b084      	sub	sp, #16
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	6078      	str	r0, [r7, #4]
 8002eb6:	460b      	mov	r3, r1
 8002eb8:	807b      	strh	r3, [r7, #2]
    uint8_t neg = (uint8_t)( index < 0 );
 8002eba:	887b      	ldrh	r3, [r7, #2]
 8002ebc:	0bdb      	lsrs	r3, r3, #15
 8002ebe:	b2db      	uxtb	r3, r3
 8002ec0:	73fb      	strb	r3, [r7, #15]
    float y;

    if ( 0u != neg ) {
 8002ec2:	7bfb      	ldrb	r3, [r7, #15]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d003      	beq.n	8002ed0 <qFIS_ParseFuzzValue+0x22>
        index = -index;
 8002ec8:	887b      	ldrh	r3, [r7, #2]
 8002eca:	425b      	negs	r3, r3
 8002ecc:	b29b      	uxth	r3, r3
 8002ece:	807b      	strh	r3, [r7, #2]
    }
    /*cstat -CERT-INT32-C_a*/
    y = qFIS_Bound( mfIO[ index - 1 ].fx, 0.0f, 1.0f );
 8002ed0:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	4413      	add	r3, r2
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	3b14      	subs	r3, #20
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	4413      	add	r3, r2
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002ee8:	f04f 0100 	mov.w	r1, #0
 8002eec:	4618      	mov	r0, r3
 8002eee:	f001 fc38 	bl	8004762 <qFIS_Bound>
 8002ef2:	60b8      	str	r0, [r7, #8]
    /*cstat +CERT-INT32-C_a*/
    y = ( 0u != neg ) ? ( 1.0f - y ) : y ;
 8002ef4:	7bfb      	ldrb	r3, [r7, #15]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d006      	beq.n	8002f08 <qFIS_ParseFuzzValue+0x5a>
 8002efa:	68b9      	ldr	r1, [r7, #8]
 8002efc:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8002f00:	f7fd fe16 	bl	8000b30 <__aeabi_fsub>
 8002f04:	4603      	mov	r3, r0
 8002f06:	e000      	b.n	8002f0a <qFIS_ParseFuzzValue+0x5c>
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	60bb      	str	r3, [r7, #8]

    return y;
 8002f0c:	68bb      	ldr	r3, [r7, #8]
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3710      	adds	r7, #16
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
	...

08002f18 <qFIS_GetFuzzOperator>:
/*============================================================================*/
static qFIS_FuzzyOperator_t qFIS_GetFuzzOperator( const qFIS_t * const f )
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b085      	sub	sp, #20
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
    qFIS_FuzzyOperator_t oper;

    switch ( f->lastConnector ) {
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f9b3 305c 	ldrsh.w	r3, [r3, #92]	; 0x5c
 8002f26:	4a0c      	ldr	r2, [pc, #48]	; (8002f58 <qFIS_GetFuzzOperator+0x40>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d003      	beq.n	8002f34 <qFIS_GetFuzzOperator+0x1c>
 8002f2c:	4a0b      	ldr	r2, [pc, #44]	; (8002f5c <qFIS_GetFuzzOperator+0x44>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d004      	beq.n	8002f3c <qFIS_GetFuzzOperator+0x24>
 8002f32:	e007      	b.n	8002f44 <qFIS_GetFuzzOperator+0x2c>
        case _QFIS_AND:
            oper = f->andOp;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	691b      	ldr	r3, [r3, #16]
 8002f38:	60fb      	str	r3, [r7, #12]
            break;
 8002f3a:	e006      	b.n	8002f4a <qFIS_GetFuzzOperator+0x32>
        case _QFIS_OR:
            oper = f->orOp;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	695b      	ldr	r3, [r3, #20]
 8002f40:	60fb      	str	r3, [r7, #12]
            break;
 8002f42:	e002      	b.n	8002f4a <qFIS_GetFuzzOperator+0x32>
        default:
            oper = &qFIS_Sum;
 8002f44:	4b06      	ldr	r3, [pc, #24]	; (8002f60 <qFIS_GetFuzzOperator+0x48>)
 8002f46:	60fb      	str	r3, [r7, #12]
            break;
 8002f48:	bf00      	nop
    }

    return oper;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3714      	adds	r7, #20
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bc80      	pop	{r7}
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop
 8002f58:	ffff8002 	.word	0xffff8002
 8002f5c:	ffff8003 	.word	0xffff8003
 8002f60:	08004737 	.word	0x08004737

08002f64 <qFIS_InferenceAntecedent>:
/*============================================================================*/
static size_t qFIS_InferenceAntecedent( struct _qFIS_s * const f,
                                        size_t i )
{
 8002f64:	b590      	push	{r4, r7, lr}
 8002f66:	b087      	sub	sp, #28
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	6039      	str	r1, [r7, #0]
    int16_t inIndex, MFInIndex, connector;
    qFIS_FuzzyOperator_t op;
    /*cstat -CERT-INT30-C_a*/
    inIndex = f->rules[ i ];
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	005b      	lsls	r3, r3, #1
 8002f76:	4413      	add	r3, r2
 8002f78:	881b      	ldrh	r3, [r3, #0]
 8002f7a:	82fb      	strh	r3, [r7, #22]
    MFInIndex = f->rules[ i + 1u ];
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	3301      	adds	r3, #1
 8002f84:	005b      	lsls	r3, r3, #1
 8002f86:	4413      	add	r3, r2
 8002f88:	881b      	ldrh	r3, [r3, #0]
 8002f8a:	82bb      	strh	r3, [r7, #20]
    connector = f->rules[ i + 2u ];
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	3302      	adds	r3, #2
 8002f94:	005b      	lsls	r3, r3, #1
 8002f96:	4413      	add	r3, r2
 8002f98:	881b      	ldrh	r3, [r3, #0]
 8002f9a:	827b      	strh	r3, [r7, #18]
    /*cstat -CERT-INT30-C_a*/
    op = qFIS_GetFuzzOperator( f );
 8002f9c:	6878      	ldr	r0, [r7, #4]
 8002f9e:	f7ff ffbb 	bl	8002f18 <qFIS_GetFuzzOperator>
 8002fa2:	60f8      	str	r0, [r7, #12]
    f->rStrength = op( f->rStrength, qFIS_ParseFuzzValue( f->inMF, MFInIndex ) );
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6d9c      	ldr	r4, [r3, #88]	; 0x58
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8002fb0:	4611      	mov	r1, r2
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f7ff ff7b 	bl	8002eae <qFIS_ParseFuzzValue>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	4611      	mov	r1, r2
 8002fbe:	4620      	mov	r0, r4
 8002fc0:	4798      	blx	r3
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	659a      	str	r2, [r3, #88]	; 0x58

    if ( ( inIndex < 0 ) || ( (size_t)inIndex > f->nInputs ) ) {
 8002fc8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	db05      	blt.n	8002fdc <qFIS_InferenceAntecedent+0x78>
 8002fd0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d902      	bls.n	8002fe2 <qFIS_InferenceAntecedent+0x7e>
        i = QFIS_INFERENCE_ERROR;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	603b      	str	r3, [r7, #0]
 8002fe0:	e022      	b.n	8003028 <qFIS_InferenceAntecedent+0xc4>
    }
    else {
        if ( ( _QFIS_AND == connector ) || ( _QFIS_OR == connector ) ) {
 8002fe2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002fe6:	4a13      	ldr	r2, [pc, #76]	; (8003034 <qFIS_InferenceAntecedent+0xd0>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d004      	beq.n	8002ff6 <qFIS_InferenceAntecedent+0x92>
 8002fec:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002ff0:	4a11      	ldr	r2, [pc, #68]	; (8003038 <qFIS_InferenceAntecedent+0xd4>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d10a      	bne.n	800300c <qFIS_InferenceAntecedent+0xa8>
            f->lastConnector = connector;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	8a7a      	ldrh	r2, [r7, #18]
 8002ffa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
            f->inferenceState = &qFIS_InferenceAntecedent;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4a0e      	ldr	r2, [pc, #56]	; (800303c <qFIS_InferenceAntecedent+0xd8>)
 8003002:	621a      	str	r2, [r3, #32]
            i += 2u;
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	3302      	adds	r3, #2
 8003008:	603b      	str	r3, [r7, #0]
 800300a:	e00d      	b.n	8003028 <qFIS_InferenceAntecedent+0xc4>
        }
        else if ( _QFIS_THEN == connector ) {
 800300c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003010:	4a0b      	ldr	r2, [pc, #44]	; (8003040 <qFIS_InferenceAntecedent+0xdc>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d106      	bne.n	8003024 <qFIS_InferenceAntecedent+0xc0>
            f->inferenceState = &qFIS_InferenceReachEnd;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a0a      	ldr	r2, [pc, #40]	; (8003044 <qFIS_InferenceAntecedent+0xe0>)
 800301a:	621a      	str	r2, [r3, #32]
            i += 2u;
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	3302      	adds	r3, #2
 8003020:	603b      	str	r3, [r7, #0]
 8003022:	e001      	b.n	8003028 <qFIS_InferenceAntecedent+0xc4>
        }
        else {
            i = QFIS_INFERENCE_ERROR;
 8003024:	2300      	movs	r3, #0
 8003026:	603b      	str	r3, [r7, #0]
        }
    }

    return i;
 8003028:	683b      	ldr	r3, [r7, #0]
}
 800302a:	4618      	mov	r0, r3
 800302c:	371c      	adds	r7, #28
 800302e:	46bd      	mov	sp, r7
 8003030:	bd90      	pop	{r4, r7, pc}
 8003032:	bf00      	nop
 8003034:	ffff8002 	.word	0xffff8002
 8003038:	ffff8003 	.word	0xffff8003
 800303c:	08002f65 	.word	0x08002f65
 8003040:	ffff8004 	.word	0xffff8004
 8003044:	08003049 	.word	0x08003049

08003048 <qFIS_InferenceReachEnd>:
/*============================================================================*/
static size_t qFIS_InferenceReachEnd( struct _qFIS_s * const f,
                                      size_t i )
{
 8003048:	b590      	push	{r4, r7, lr}
 800304a:	b085      	sub	sp, #20
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	6039      	str	r1, [r7, #0]
    int16_t  connector;

    connector = ( f->nOutputs > 1u )? f->rules[ i + 2u ] : -1;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003056:	2b01      	cmp	r3, #1
 8003058:	d908      	bls.n	800306c <qFIS_InferenceReachEnd+0x24>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	3302      	adds	r3, #2
 8003062:	005b      	lsls	r3, r3, #1
 8003064:	4413      	add	r3, r2
 8003066:	f9b3 3000 	ldrsh.w	r3, [r3]
 800306a:	e001      	b.n	8003070 <qFIS_InferenceReachEnd+0x28>
 800306c:	f04f 33ff 	mov.w	r3, #4294967295
 8003070:	81fb      	strh	r3, [r7, #14]
    i += 2u;
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	3302      	adds	r3, #2
 8003076:	603b      	str	r3, [r7, #0]
    if ( _QFIS_AND != connector ) {
 8003078:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800307c:	4a23      	ldr	r2, [pc, #140]	; (800310c <qFIS_InferenceReachEnd+0xc4>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d03f      	beq.n	8003102 <qFIS_InferenceReachEnd+0xba>
        f->inferenceState = &qFIS_InferenceAntecedent;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	4a22      	ldr	r2, [pc, #136]	; (8003110 <qFIS_InferenceReachEnd+0xc8>)
 8003086:	621a      	str	r2, [r3, #32]
        f->lastConnector = -1;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800308e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
        f->wi[ f->ruleCount ] = f->rStrength;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	4413      	add	r3, r2
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80030a2:	601a      	str	r2, [r3, #0]
        if ( NULL != f->ruleWeight ) {
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d01e      	beq.n	80030ea <qFIS_InferenceReachEnd+0xa2>
            f->wi[ f->ruleCount ] *= qFIS_Bound( f->ruleWeight[ f->ruleCount ], 0.0f, 1.0f );
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030b4:	009b      	lsls	r3, r3, #2
 80030b6:	4413      	add	r3, r2
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80030be:	f04f 0100 	mov.w	r1, #0
 80030c2:	4618      	mov	r0, r3
 80030c4:	f001 fb4d 	bl	8004762 <qFIS_Bound>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030d0:	009b      	lsls	r3, r3, #2
 80030d2:	4413      	add	r3, r2
 80030d4:	6819      	ldr	r1, [r3, #0]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	18d4      	adds	r4, r2, r3
 80030e2:	f7fd fe2f 	bl	8000d44 <__aeabi_fmul>
 80030e6:	4603      	mov	r3, r0
 80030e8:	6023      	str	r3, [r4, #0]
        }
        f->rStrength = 0.0f;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	f04f 0200 	mov.w	r2, #0
 80030f0:	659a      	str	r2, [r3, #88]	; 0x58
        ++f->ruleCount;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030f6:	1c5a      	adds	r2, r3, #1
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	655a      	str	r2, [r3, #84]	; 0x54
        --i;
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	3b01      	subs	r3, #1
 8003100:	603b      	str	r3, [r7, #0]
    }

    return i;
 8003102:	683b      	ldr	r3, [r7, #0]
}
 8003104:	4618      	mov	r0, r3
 8003106:	3714      	adds	r7, #20
 8003108:	46bd      	mov	sp, r7
 800310a:	bd90      	pop	{r4, r7, pc}
 800310c:	ffff8002 	.word	0xffff8002
 8003110:	08002f65 	.word	0x08002f65

08003114 <qFIS_AggregationFindConsequent>:
/*============================================================================*/
static size_t qFIS_AggregationFindConsequent( struct _qFIS_s * const f,
                                              size_t i )
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	6039      	str	r1, [r7, #0]
    while ( _QFIS_THEN != f->rules[ i++ ] ) {}
 800311e:	bf00      	nop
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	1c59      	adds	r1, r3, #1
 8003128:	6039      	str	r1, [r7, #0]
 800312a:	005b      	lsls	r3, r3, #1
 800312c:	4413      	add	r3, r2
 800312e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003132:	4a07      	ldr	r2, [pc, #28]	; (8003150 <qFIS_AggregationFindConsequent+0x3c>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d1f3      	bne.n	8003120 <qFIS_AggregationFindConsequent+0xc>
    f->aggregationState = &qFIS_InferenceConsequent;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	4a06      	ldr	r2, [pc, #24]	; (8003154 <qFIS_AggregationFindConsequent+0x40>)
 800313c:	625a      	str	r2, [r3, #36]	; 0x24

    return --i;
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	3b01      	subs	r3, #1
 8003142:	603b      	str	r3, [r7, #0]
 8003144:	683b      	ldr	r3, [r7, #0]
}
 8003146:	4618      	mov	r0, r3
 8003148:	370c      	adds	r7, #12
 800314a:	46bd      	mov	sp, r7
 800314c:	bc80      	pop	{r7}
 800314e:	4770      	bx	lr
 8003150:	ffff8004 	.word	0xffff8004
 8003154:	08003159 	.word	0x08003159

08003158 <qFIS_InferenceConsequent>:
/*============================================================================*/
static size_t qFIS_InferenceConsequent( struct _qFIS_s * const f,
                                        size_t i )
{
 8003158:	b5b0      	push	{r4, r5, r7, lr}
 800315a:	b088      	sub	sp, #32
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
 8003160:	6039      	str	r1, [r7, #0]
    int16_t outIndex, MFOutIndex, connector;
    uint8_t neg = 0u;
 8003162:	2300      	movs	r3, #0
 8003164:	777b      	strb	r3, [r7, #29]

    outIndex = f->rules[ i ];
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	005b      	lsls	r3, r3, #1
 800316e:	4413      	add	r3, r2
 8003170:	881b      	ldrh	r3, [r3, #0]
 8003172:	837b      	strh	r3, [r7, #26]
    MFOutIndex = f->rules[ i + 1u ];
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	3301      	adds	r3, #1
 800317c:	005b      	lsls	r3, r3, #1
 800317e:	4413      	add	r3, r2
 8003180:	881b      	ldrh	r3, [r3, #0]
 8003182:	83fb      	strh	r3, [r7, #30]
    connector = ( f->nOutputs > 1u )? f->rules[ i + 2u ] : -1;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003188:	2b01      	cmp	r3, #1
 800318a:	d908      	bls.n	800319e <qFIS_InferenceConsequent+0x46>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	3302      	adds	r3, #2
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	4413      	add	r3, r2
 8003198:	f9b3 3000 	ldrsh.w	r3, [r3]
 800319c:	e001      	b.n	80031a2 <qFIS_InferenceConsequent+0x4a>
 800319e:	f04f 33ff 	mov.w	r3, #4294967295
 80031a2:	833b      	strh	r3, [r7, #24]
    if ( MFOutIndex < 0 ) {
 80031a4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	da05      	bge.n	80031b8 <qFIS_InferenceConsequent+0x60>
        MFOutIndex = -MFOutIndex;
 80031ac:	8bfb      	ldrh	r3, [r7, #30]
 80031ae:	425b      	negs	r3, r3
 80031b0:	b29b      	uxth	r3, r3
 80031b2:	83fb      	strh	r3, [r7, #30]
        neg = 1u;
 80031b4:	2301      	movs	r3, #1
 80031b6:	777b      	strb	r3, [r7, #29]
    }
    MFOutIndex -= 1;
 80031b8:	8bfb      	ldrh	r3, [r7, #30]
 80031ba:	3b01      	subs	r3, #1
 80031bc:	b29b      	uxth	r3, r3
 80031be:	83fb      	strh	r3, [r7, #30]

    if ( f->wi[ f->ruleCount ] > 0.0f ) {
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031c8:	009b      	lsls	r3, r3, #2
 80031ca:	4413      	add	r3, r2
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f04f 0100 	mov.w	r1, #0
 80031d2:	4618      	mov	r0, r3
 80031d4:	f7fd ff72 	bl	80010bc <__aeabi_fcmpgt>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d07b      	beq.n	80032d6 <qFIS_InferenceConsequent+0x17e>
        qFIS_Output_t *o = &f->output[ outIndex ];
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	685a      	ldr	r2, [r3, #4]
 80031e2:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80031e6:	2134      	movs	r1, #52	; 0x34
 80031e8:	fb01 f303 	mul.w	r3, r1, r3
 80031ec:	4413      	add	r3, r2
 80031ee:	617b      	str	r3, [r7, #20]
        qFIS_MF_t *m = &f->outMF[ MFOutIndex ];
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	68d9      	ldr	r1, [r3, #12]
 80031f4:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80031f8:	4613      	mov	r3, r2
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	4413      	add	r3, r2
 80031fe:	009b      	lsls	r3, r3, #2
 8003200:	440b      	add	r3, r1
 8003202:	613b      	str	r3, [r7, #16]

        if ( Mamdani == f->type ) {
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
 800320a:	2b00      	cmp	r3, #0
 800320c:	d133      	bne.n	8003276 <qFIS_InferenceConsequent+0x11e>
            float v;
            /*cstat -MISRAC2012-Rule-11.3 -CERT-EXP39-C_d*/
            v = m->h*m->shape( (qFIS_IO_Base_t*)o, m->points, 1u );
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	68dc      	ldr	r4, [r3, #12]
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	693a      	ldr	r2, [r7, #16]
 8003218:	6851      	ldr	r1, [r2, #4]
 800321a:	2201      	movs	r2, #1
 800321c:	6978      	ldr	r0, [r7, #20]
 800321e:	4798      	blx	r3
 8003220:	4603      	mov	r3, r0
 8003222:	4619      	mov	r1, r3
 8003224:	4620      	mov	r0, r4
 8003226:	f7fd fd8d 	bl	8000d44 <__aeabi_fmul>
 800322a:	4603      	mov	r3, r0
 800322c:	60bb      	str	r3, [r7, #8]
            /*cstat +MISRAC2012-Rule-11.3 +CERT-EXP39-C_d*/
            v = ( 1u == neg )? ( 1.0f - v ) : v;
 800322e:	7f7b      	ldrb	r3, [r7, #29]
 8003230:	2b01      	cmp	r3, #1
 8003232:	d106      	bne.n	8003242 <qFIS_InferenceConsequent+0xea>
 8003234:	68b9      	ldr	r1, [r7, #8]
 8003236:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800323a:	f7fd fc79 	bl	8000b30 <__aeabi_fsub>
 800323e:	4603      	mov	r3, r0
 8003240:	e000      	b.n	8003244 <qFIS_InferenceConsequent+0xec>
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	60bb      	str	r3, [r7, #8]
            o->y = f->aggregate( o->y, f->implicate( f->wi[ f->ruleCount ], v ) );
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	69dc      	ldr	r4, [r3, #28]
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	695d      	ldr	r5, [r3, #20]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	699b      	ldr	r3, [r3, #24]
 8003252:	687a      	ldr	r2, [r7, #4]
 8003254:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800325a:	0092      	lsls	r2, r2, #2
 800325c:	440a      	add	r2, r1
 800325e:	6812      	ldr	r2, [r2, #0]
 8003260:	68b9      	ldr	r1, [r7, #8]
 8003262:	4610      	mov	r0, r2
 8003264:	4798      	blx	r3
 8003266:	4603      	mov	r3, r0
 8003268:	4619      	mov	r1, r3
 800326a:	4628      	mov	r0, r5
 800326c:	47a0      	blx	r4
 800326e:	4602      	mov	r2, r0
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	615a      	str	r2, [r3, #20]
 8003274:	e02f      	b.n	80032d6 <qFIS_InferenceConsequent+0x17e>
        }
        else { /* Sugeno and Tsukamoto*/
            float zi;
            /*cstat -MISRAC2012-Rule-11.3 -CERT-EXP39-C_d*/
            zi = m->shape( (qFIS_IO_Base_t*)f->input, m->points, f->nInputs );
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	6810      	ldr	r0, [r2, #0]
 800327e:	693a      	ldr	r2, [r7, #16]
 8003280:	6851      	ldr	r1, [r2, #4]
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003286:	4798      	blx	r3
 8003288:	60f8      	str	r0, [r7, #12]
            /*cstat +MISRAC2012-Rule-11.3 +CERT-EXP39-C_d*/
            o->data[ 0 ] += zi*f->wi[ f->ruleCount ];
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	699c      	ldr	r4, [r3, #24]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	4413      	add	r3, r2
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	68f9      	ldr	r1, [r7, #12]
 800329e:	4618      	mov	r0, r3
 80032a0:	f7fd fd50 	bl	8000d44 <__aeabi_fmul>
 80032a4:	4603      	mov	r3, r0
 80032a6:	4619      	mov	r1, r3
 80032a8:	4620      	mov	r0, r4
 80032aa:	f7fd fc43 	bl	8000b34 <__addsf3>
 80032ae:	4603      	mov	r3, r0
 80032b0:	461a      	mov	r2, r3
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	619a      	str	r2, [r3, #24]
            o->data[ 1 ] += f->wi[ f->ruleCount ];
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	69d8      	ldr	r0, [r3, #28]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	4413      	add	r3, r2
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4619      	mov	r1, r3
 80032ca:	f7fd fc33 	bl	8000b34 <__addsf3>
 80032ce:	4603      	mov	r3, r0
 80032d0:	461a      	mov	r2, r3
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	61da      	str	r2, [r3, #28]
        }
    }

    i += 2u;
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	3302      	adds	r3, #2
 80032da:	603b      	str	r3, [r7, #0]
    if ( _QFIS_AND != connector ) {
 80032dc:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80032e0:	4a09      	ldr	r2, [pc, #36]	; (8003308 <qFIS_InferenceConsequent+0x1b0>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d00a      	beq.n	80032fc <qFIS_InferenceConsequent+0x1a4>
        f->aggregationState = &qFIS_AggregationFindConsequent;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4a08      	ldr	r2, [pc, #32]	; (800330c <qFIS_InferenceConsequent+0x1b4>)
 80032ea:	625a      	str	r2, [r3, #36]	; 0x24
        ++f->ruleCount;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032f0:	1c5a      	adds	r2, r3, #1
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	655a      	str	r2, [r3, #84]	; 0x54
        --i;
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	3b01      	subs	r3, #1
 80032fa:	603b      	str	r3, [r7, #0]
    }

    return i;
 80032fc:	683b      	ldr	r3, [r7, #0]
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3720      	adds	r7, #32
 8003302:	46bd      	mov	sp, r7
 8003304:	bdb0      	pop	{r4, r5, r7, pc}
 8003306:	bf00      	nop
 8003308:	ffff8002 	.word	0xffff8002
 800330c:	08003115 	.word	0x08003115

08003310 <qFIS_Aggregate>:
/*============================================================================*/
static void qFIS_Aggregate( qFIS_t * const f )
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
    if ( NULL != f ) {
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d02d      	beq.n	800337a <qFIS_Aggregate+0x6a>
        if ( QFIS_RULES_BEGIN == f->rules[ 0 ] ) {
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003322:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003326:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 800332a:	d126      	bne.n	800337a <qFIS_Aggregate+0x6a>
            size_t i = 1u;
 800332c:	2301      	movs	r3, #1
 800332e:	60fb      	str	r3, [r7, #12]

            f->aggregationState = &qFIS_AggregationFindConsequent;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	4a14      	ldr	r2, [pc, #80]	; (8003384 <qFIS_Aggregate+0x74>)
 8003334:	625a      	str	r2, [r3, #36]	; 0x24
            f->ruleCount = 0u;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	655a      	str	r2, [r3, #84]	; 0x54
            while ( ( _QFIS_RULES_END != f->rules[ i ] ) && ( f->ruleCount < f->nRules ) ) {
 800333c:	e00b      	b.n	8003356 <qFIS_Aggregate+0x46>
                i = f->aggregationState( f, i );
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003342:	68f9      	ldr	r1, [r7, #12]
 8003344:	6878      	ldr	r0, [r7, #4]
 8003346:	4798      	blx	r3
 8003348:	60f8      	str	r0, [r7, #12]
                if ( QFIS_INFERENCE_ERROR == i ) {
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d013      	beq.n	8003378 <qFIS_Aggregate+0x68>
                    break;
                }
                ++i;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	3301      	adds	r3, #1
 8003354:	60fb      	str	r3, [r7, #12]
            while ( ( _QFIS_RULES_END != f->rules[ i ] ) && ( f->ruleCount < f->nRules ) ) {
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	005b      	lsls	r3, r3, #1
 800335e:	4413      	add	r3, r2
 8003360:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003364:	4a08      	ldr	r2, [pc, #32]	; (8003388 <qFIS_Aggregate+0x78>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d007      	beq.n	800337a <qFIS_Aggregate+0x6a>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003372:	429a      	cmp	r2, r3
 8003374:	d3e3      	bcc.n	800333e <qFIS_Aggregate+0x2e>
            }
        }
    }
}
 8003376:	e000      	b.n	800337a <qFIS_Aggregate+0x6a>
                    break;
 8003378:	bf00      	nop
}
 800337a:	bf00      	nop
 800337c:	3710      	adds	r7, #16
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	08003115 	.word	0x08003115
 8003388:	ffff8001 	.word	0xffff8001

0800338c <qFIS_DeFuzz_Centroid>:
/*============================================================================*/
static float qFIS_DeFuzz_Centroid( qFIS_Output_t * const o,
                                   const qFIS_DeFuzzState_t stage )
{
 800338c:	b590      	push	{r4, r7, lr}
 800338e:	b085      	sub	sp, #20
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
 8003394:	460b      	mov	r3, r1
 8003396:	70fb      	strb	r3, [r7, #3]
    float d = 0.0f;
 8003398:	f04f 0300 	mov.w	r3, #0
 800339c:	60fb      	str	r3, [r7, #12]

    switch ( stage ) {
 800339e:	78fb      	ldrb	r3, [r7, #3]
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d02e      	beq.n	8003402 <qFIS_DeFuzz_Centroid+0x76>
 80033a4:	2b02      	cmp	r3, #2
 80033a6:	dc37      	bgt.n	8003418 <qFIS_DeFuzz_Centroid+0x8c>
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d021      	beq.n	80033f0 <qFIS_DeFuzz_Centroid+0x64>
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d133      	bne.n	8003418 <qFIS_DeFuzz_Centroid+0x8c>
        case DeFuzz_Compute:
            o->data[ 0 ] += o->x*o->y;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	699c      	ldr	r4, [r3, #24]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	691a      	ldr	r2, [r3, #16]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	695b      	ldr	r3, [r3, #20]
 80033bc:	4619      	mov	r1, r3
 80033be:	4610      	mov	r0, r2
 80033c0:	f7fd fcc0 	bl	8000d44 <__aeabi_fmul>
 80033c4:	4603      	mov	r3, r0
 80033c6:	4619      	mov	r1, r3
 80033c8:	4620      	mov	r0, r4
 80033ca:	f7fd fbb3 	bl	8000b34 <__addsf3>
 80033ce:	4603      	mov	r3, r0
 80033d0:	461a      	mov	r2, r3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	619a      	str	r2, [r3, #24]
            o->data[ 1 ] += o->y;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	69da      	ldr	r2, [r3, #28]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	695b      	ldr	r3, [r3, #20]
 80033de:	4619      	mov	r1, r3
 80033e0:	4610      	mov	r0, r2
 80033e2:	f7fd fba7 	bl	8000b34 <__addsf3>
 80033e6:	4603      	mov	r3, r0
 80033e8:	461a      	mov	r2, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	61da      	str	r2, [r3, #28]
            break;
 80033ee:	e014      	b.n	800341a <qFIS_DeFuzz_Centroid+0x8e>
        case DeFuzz_Init:
            o->data[ 0 ] = 0.0f; /*store sum(y)*/
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f04f 0200 	mov.w	r2, #0
 80033f6:	619a      	str	r2, [r3, #24]
            o->data[ 1 ] = 0.0f; /*store sum(x*y)*/
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f04f 0200 	mov.w	r2, #0
 80033fe:	61da      	str	r2, [r3, #28]
            break;
 8003400:	e00b      	b.n	800341a <qFIS_DeFuzz_Centroid+0x8e>
        case DeFuzz_End:
            d = o->data[ 0 ]/o->data[ 1 ]; /*sum(x*y)/sum(y)*/
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	699a      	ldr	r2, [r3, #24]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	69db      	ldr	r3, [r3, #28]
 800340a:	4619      	mov	r1, r3
 800340c:	4610      	mov	r0, r2
 800340e:	f7fd fd4d 	bl	8000eac <__aeabi_fdiv>
 8003412:	4603      	mov	r3, r0
 8003414:	60fb      	str	r3, [r7, #12]
            break;
 8003416:	e000      	b.n	800341a <qFIS_DeFuzz_Centroid+0x8e>
        default:
            break;
 8003418:	bf00      	nop
    }

    return d;
 800341a:	68fb      	ldr	r3, [r7, #12]
}
 800341c:	4618      	mov	r0, r3
 800341e:	3714      	adds	r7, #20
 8003420:	46bd      	mov	sp, r7
 8003422:	bd90      	pop	{r4, r7, pc}

08003424 <qFIS_DeFuzz_WtAverage>:
    return d;
}
/*============================================================================*/
static float qFIS_DeFuzz_WtAverage( qFIS_Output_t * const o,
                                    const qFIS_DeFuzzState_t stage )
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
 800342c:	460b      	mov	r3, r1
 800342e:	70fb      	strb	r3, [r7, #3]
    float d = 0.0f;
 8003430:	f04f 0300 	mov.w	r3, #0
 8003434:	60fb      	str	r3, [r7, #12]

    if ( DeFuzz_End == stage ) {
 8003436:	78fb      	ldrb	r3, [r7, #3]
 8003438:	2b02      	cmp	r3, #2
 800343a:	d109      	bne.n	8003450 <qFIS_DeFuzz_WtAverage+0x2c>
        d = o->data[ 0 ]/o->data[ 1 ];
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	699a      	ldr	r2, [r3, #24]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	69db      	ldr	r3, [r3, #28]
 8003444:	4619      	mov	r1, r3
 8003446:	4610      	mov	r0, r2
 8003448:	f7fd fd30 	bl	8000eac <__aeabi_fdiv>
 800344c:	4603      	mov	r3, r0
 800344e:	60fb      	str	r3, [r7, #12]
    }

    return d;
 8003450:	68fb      	ldr	r3, [r7, #12]
}
 8003452:	4618      	mov	r0, r3
 8003454:	3710      	adds	r7, #16
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}

0800345a <qFIS_DeFuzzify>:

    return d;
}
/*============================================================================*/
int qFIS_DeFuzzify( qFIS_t * const f )
{
 800345a:	b5b0      	push	{r4, r5, r7, lr}
 800345c:	b086      	sub	sp, #24
 800345e:	af00      	add	r7, sp, #0
 8003460:	6078      	str	r0, [r7, #4]
    int retVal = 0;
 8003462:	2300      	movs	r3, #0
 8003464:	60fb      	str	r3, [r7, #12]

    if ( NULL != f ) {
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2b00      	cmp	r3, #0
 800346a:	f000 8133 	beq.w	80036d4 <qFIS_DeFuzzify+0x27a>
        size_t i;

        for ( i = 0; i < f->nOutputs ; ++i ) {
 800346e:	2300      	movs	r3, #0
 8003470:	617b      	str	r3, [r7, #20]
 8003472:	e00e      	b.n	8003492 <qFIS_DeFuzzify+0x38>
            f->deFuzz( &f->output[ i ] , DeFuzz_Init );
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	6851      	ldr	r1, [r2, #4]
 800347c:	697a      	ldr	r2, [r7, #20]
 800347e:	2034      	movs	r0, #52	; 0x34
 8003480:	fb00 f202 	mul.w	r2, r0, r2
 8003484:	440a      	add	r2, r1
 8003486:	2100      	movs	r1, #0
 8003488:	4610      	mov	r0, r2
 800348a:	4798      	blx	r3
        for ( i = 0; i < f->nOutputs ; ++i ) {
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	3301      	adds	r3, #1
 8003490:	617b      	str	r3, [r7, #20]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003496:	697a      	ldr	r2, [r7, #20]
 8003498:	429a      	cmp	r2, r3
 800349a:	d3eb      	bcc.n	8003474 <qFIS_DeFuzzify+0x1a>
        }

        if ( Mamdani == f->type  ) {
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	f040 809a 	bne.w	80035dc <qFIS_DeFuzzify+0x182>
            size_t k;

            for ( k = 0u ; k < f->nPoints ; ++k ) {
 80034a8:	2300      	movs	r3, #0
 80034aa:	613b      	str	r3, [r7, #16]
 80034ac:	e08f      	b.n	80035ce <qFIS_DeFuzzify+0x174>
                for ( i = 0; i < f->nOutputs ; ++i ) { /* initialize*/
 80034ae:	2300      	movs	r3, #0
 80034b0:	617b      	str	r3, [r7, #20]
 80034b2:	e038      	b.n	8003526 <qFIS_DeFuzzify+0xcc>
                    f->output[ i ].y = 0.0f;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	685a      	ldr	r2, [r3, #4]
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	2134      	movs	r1, #52	; 0x34
 80034bc:	fb01 f303 	mul.w	r3, r1, r3
 80034c0:	4413      	add	r3, r2
 80034c2:	f04f 0200 	mov.w	r2, #0
 80034c6:	615a      	str	r2, [r3, #20]
                    f->output[ i ].x = qFIS_GetNextX( f->output[ i ].b.min,
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	685a      	ldr	r2, [r3, #4]
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	2134      	movs	r1, #52	; 0x34
 80034d0:	fb01 f303 	mul.w	r3, r1, r3
 80034d4:	4413      	add	r3, r2
 80034d6:	6818      	ldr	r0, [r3, #0]
                                                      f->output[ i ].res,
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	685a      	ldr	r2, [r3, #4]
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	2134      	movs	r1, #52	; 0x34
 80034e0:	fb01 f303 	mul.w	r3, r1, r3
 80034e4:	4413      	add	r3, r2
                    f->output[ i ].x = qFIS_GetNextX( f->output[ i ].b.min,
 80034e6:	68d9      	ldr	r1, [r3, #12]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	685a      	ldr	r2, [r3, #4]
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	2434      	movs	r4, #52	; 0x34
 80034f0:	fb04 f303 	mul.w	r3, r4, r3
 80034f4:	18d4      	adds	r4, r2, r3
 80034f6:	693a      	ldr	r2, [r7, #16]
 80034f8:	f000 f950 	bl	800379c <qFIS_GetNextX>
 80034fc:	4603      	mov	r3, r0
 80034fe:	6123      	str	r3, [r4, #16]
                                                      k );
                    f->output[ i ].b.value = f->output[ i ].x;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	685a      	ldr	r2, [r3, #4]
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	2134      	movs	r1, #52	; 0x34
 8003508:	fb01 f303 	mul.w	r3, r1, r3
 800350c:	441a      	add	r2, r3
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6859      	ldr	r1, [r3, #4]
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	2034      	movs	r0, #52	; 0x34
 8003516:	fb00 f303 	mul.w	r3, r0, r3
 800351a:	440b      	add	r3, r1
 800351c:	6912      	ldr	r2, [r2, #16]
 800351e:	609a      	str	r2, [r3, #8]
                for ( i = 0; i < f->nOutputs ; ++i ) { /* initialize*/
 8003520:	697b      	ldr	r3, [r7, #20]
 8003522:	3301      	adds	r3, #1
 8003524:	617b      	str	r3, [r7, #20]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352a:	697a      	ldr	r2, [r7, #20]
 800352c:	429a      	cmp	r2, r3
 800352e:	d3c1      	bcc.n	80034b4 <qFIS_DeFuzzify+0x5a>
                }
                qFIS_Aggregate( f );
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f7ff feed 	bl	8003310 <qFIS_Aggregate>
                for ( i = 0; i < f->nOutputs ; ++i ) {
 8003536:	2300      	movs	r3, #0
 8003538:	617b      	str	r3, [r7, #20]
 800353a:	e040      	b.n	80035be <qFIS_DeFuzzify+0x164>
                    f->deFuzz( &f->output[ i ] , DeFuzz_Compute );
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003540:	687a      	ldr	r2, [r7, #4]
 8003542:	6851      	ldr	r1, [r2, #4]
 8003544:	697a      	ldr	r2, [r7, #20]
 8003546:	2034      	movs	r0, #52	; 0x34
 8003548:	fb00 f202 	mul.w	r2, r0, r2
 800354c:	440a      	add	r2, r1
 800354e:	2101      	movs	r1, #1
 8003550:	4610      	mov	r0, r2
 8003552:	4798      	blx	r3
                    if ( NULL != f->output[ i ].xag ) { /*store aggregated*/
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	685a      	ldr	r2, [r3, #4]
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	2134      	movs	r1, #52	; 0x34
 800355c:	fb01 f303 	mul.w	r3, r1, r3
 8003560:	4413      	add	r3, r2
 8003562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003564:	2b00      	cmp	r3, #0
 8003566:	d027      	beq.n	80035b8 <qFIS_DeFuzzify+0x15e>
                        f->output[ i ].xag[ k ] = f->output[ i ].x;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	685a      	ldr	r2, [r3, #4]
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	2134      	movs	r1, #52	; 0x34
 8003570:	fb01 f303 	mul.w	r3, r1, r3
 8003574:	441a      	add	r2, r3
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6859      	ldr	r1, [r3, #4]
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	2034      	movs	r0, #52	; 0x34
 800357e:	fb00 f303 	mul.w	r3, r0, r3
 8003582:	440b      	add	r3, r1
 8003584:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	440b      	add	r3, r1
 800358c:	6912      	ldr	r2, [r2, #16]
 800358e:	601a      	str	r2, [r3, #0]
                        f->output[ i ].yag[ k ] = f->output[ i ].y;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	685a      	ldr	r2, [r3, #4]
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	2134      	movs	r1, #52	; 0x34
 8003598:	fb01 f303 	mul.w	r3, r1, r3
 800359c:	441a      	add	r2, r3
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6859      	ldr	r1, [r3, #4]
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	2034      	movs	r0, #52	; 0x34
 80035a6:	fb00 f303 	mul.w	r3, r0, r3
 80035aa:	440b      	add	r3, r1
 80035ac:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	009b      	lsls	r3, r3, #2
 80035b2:	440b      	add	r3, r1
 80035b4:	6952      	ldr	r2, [r2, #20]
 80035b6:	601a      	str	r2, [r3, #0]
                for ( i = 0; i < f->nOutputs ; ++i ) {
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	3301      	adds	r3, #1
 80035bc:	617b      	str	r3, [r7, #20]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c2:	697a      	ldr	r2, [r7, #20]
 80035c4:	429a      	cmp	r2, r3
 80035c6:	d3b9      	bcc.n	800353c <qFIS_DeFuzzify+0xe2>
            for ( k = 0u ; k < f->nPoints ; ++k ) {
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	3301      	adds	r3, #1
 80035cc:	613b      	str	r3, [r7, #16]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035d2:	693a      	ldr	r2, [r7, #16]
 80035d4:	429a      	cmp	r2, r3
 80035d6:	f4ff af6a 	bcc.w	80034ae <qFIS_DeFuzzify+0x54>
 80035da:	e038      	b.n	800364e <qFIS_DeFuzzify+0x1f4>
                    }
                }
            }
        }
        else { /*Sugeno and Tsukamoto systems*/
            for ( i = 0; i < f->nOutputs ; ++i ) { /* initialize*/
 80035dc:	2300      	movs	r3, #0
 80035de:	617b      	str	r3, [r7, #20]
 80035e0:	e016      	b.n	8003610 <qFIS_DeFuzzify+0x1b6>
                f->output[ i ].data[ 0 ] = 0.0f; /*store sum wi*/
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	685a      	ldr	r2, [r3, #4]
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	2134      	movs	r1, #52	; 0x34
 80035ea:	fb01 f303 	mul.w	r3, r1, r3
 80035ee:	4413      	add	r3, r2
 80035f0:	f04f 0200 	mov.w	r2, #0
 80035f4:	619a      	str	r2, [r3, #24]
                f->output[ i ].data[ 1 ] = 0.0f; /*store sum zi*wi*/
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	685a      	ldr	r2, [r3, #4]
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	2134      	movs	r1, #52	; 0x34
 80035fe:	fb01 f303 	mul.w	r3, r1, r3
 8003602:	4413      	add	r3, r2
 8003604:	f04f 0200 	mov.w	r2, #0
 8003608:	61da      	str	r2, [r3, #28]
            for ( i = 0; i < f->nOutputs ; ++i ) { /* initialize*/
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	3301      	adds	r3, #1
 800360e:	617b      	str	r3, [r7, #20]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003614:	697a      	ldr	r2, [r7, #20]
 8003616:	429a      	cmp	r2, r3
 8003618:	d3e3      	bcc.n	80035e2 <qFIS_DeFuzzify+0x188>
            }
            qFIS_Aggregate( f );
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f7ff fe78 	bl	8003310 <qFIS_Aggregate>
            for ( i = 0; i < f->nOutputs ; ++i ) { /* initialize*/
 8003620:	2300      	movs	r3, #0
 8003622:	617b      	str	r3, [r7, #20]
 8003624:	e00e      	b.n	8003644 <qFIS_DeFuzzify+0x1ea>
                f->deFuzz( &f->output[ i ] , DeFuzz_Compute );
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	6851      	ldr	r1, [r2, #4]
 800362e:	697a      	ldr	r2, [r7, #20]
 8003630:	2034      	movs	r0, #52	; 0x34
 8003632:	fb00 f202 	mul.w	r2, r0, r2
 8003636:	440a      	add	r2, r1
 8003638:	2101      	movs	r1, #1
 800363a:	4610      	mov	r0, r2
 800363c:	4798      	blx	r3
            for ( i = 0; i < f->nOutputs ; ++i ) { /* initialize*/
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	3301      	adds	r3, #1
 8003642:	617b      	str	r3, [r7, #20]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003648:	697a      	ldr	r2, [r7, #20]
 800364a:	429a      	cmp	r2, r3
 800364c:	d3eb      	bcc.n	8003626 <qFIS_DeFuzzify+0x1cc>
            }
        }

        for ( i = 0; i < f->nOutputs ; ++i ) {
 800364e:	2300      	movs	r3, #0
 8003650:	617b      	str	r3, [r7, #20]
 8003652:	e03a      	b.n	80036ca <qFIS_DeFuzzify+0x270>
            f->output[ i ].b.value = f->deFuzz( &f->output[ i ] , DeFuzz_End );
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003658:	687a      	ldr	r2, [r7, #4]
 800365a:	6851      	ldr	r1, [r2, #4]
 800365c:	697a      	ldr	r2, [r7, #20]
 800365e:	2034      	movs	r0, #52	; 0x34
 8003660:	fb00 f202 	mul.w	r2, r0, r2
 8003664:	1888      	adds	r0, r1, r2
 8003666:	687a      	ldr	r2, [r7, #4]
 8003668:	6851      	ldr	r1, [r2, #4]
 800366a:	697a      	ldr	r2, [r7, #20]
 800366c:	2434      	movs	r4, #52	; 0x34
 800366e:	fb04 f202 	mul.w	r2, r4, r2
 8003672:	188c      	adds	r4, r1, r2
 8003674:	2102      	movs	r1, #2
 8003676:	4798      	blx	r3
 8003678:	4603      	mov	r3, r0
 800367a:	60a3      	str	r3, [r4, #8]
            f->output[ i ].b.value = qFIS_Bound( f->output[ i ].b.value,
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	685a      	ldr	r2, [r3, #4]
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	2134      	movs	r1, #52	; 0x34
 8003684:	fb01 f303 	mul.w	r3, r1, r3
 8003688:	4413      	add	r3, r2
 800368a:	6898      	ldr	r0, [r3, #8]
                                                 f->output[ i ].b.min,
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	685a      	ldr	r2, [r3, #4]
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	2134      	movs	r1, #52	; 0x34
 8003694:	fb01 f303 	mul.w	r3, r1, r3
 8003698:	4413      	add	r3, r2
            f->output[ i ].b.value = qFIS_Bound( f->output[ i ].b.value,
 800369a:	6819      	ldr	r1, [r3, #0]
                                                 f->output[ i ].b.max );
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	685a      	ldr	r2, [r3, #4]
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	2434      	movs	r4, #52	; 0x34
 80036a4:	fb04 f303 	mul.w	r3, r4, r3
 80036a8:	4413      	add	r3, r2
            f->output[ i ].b.value = qFIS_Bound( f->output[ i ].b.value,
 80036aa:	685d      	ldr	r5, [r3, #4]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	685a      	ldr	r2, [r3, #4]
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	2434      	movs	r4, #52	; 0x34
 80036b4:	fb04 f303 	mul.w	r3, r4, r3
 80036b8:	18d4      	adds	r4, r2, r3
 80036ba:	462a      	mov	r2, r5
 80036bc:	f001 f851 	bl	8004762 <qFIS_Bound>
 80036c0:	4603      	mov	r3, r0
 80036c2:	60a3      	str	r3, [r4, #8]
        for ( i = 0; i < f->nOutputs ; ++i ) {
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	3301      	adds	r3, #1
 80036c8:	617b      	str	r3, [r7, #20]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ce:	697a      	ldr	r2, [r7, #20]
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d3bf      	bcc.n	8003654 <qFIS_DeFuzzify+0x1fa>
        }
    }

    return retVal;
 80036d4:	68fb      	ldr	r3, [r7, #12]
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3718      	adds	r7, #24
 80036da:	46bd      	mov	sp, r7
 80036dc:	bdb0      	pop	{r4, r5, r7, pc}
	...

080036e0 <qFIS_Inference>:

    return retVal;
}
/*============================================================================*/
int qFIS_Inference( qFIS_t * const f )
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b084      	sub	sp, #16
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
    int retVal = 0;
 80036e8:	2300      	movs	r3, #0
 80036ea:	60fb      	str	r3, [r7, #12]

    if ( NULL != f  ) {
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d04a      	beq.n	8003788 <qFIS_Inference+0xa8>
        size_t i = 0u;
 80036f2:	2300      	movs	r3, #0
 80036f4:	60bb      	str	r3, [r7, #8]

        if ( QFIS_RULES_BEGIN == f->rules[ 0 ] ) {
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80036fe:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8003702:	d12f      	bne.n	8003764 <qFIS_Inference+0x84>
            f->inferenceState = &qFIS_InferenceAntecedent;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	4a23      	ldr	r2, [pc, #140]	; (8003794 <qFIS_Inference+0xb4>)
 8003708:	621a      	str	r2, [r3, #32]
            f->rStrength = 0.0f;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	f04f 0200 	mov.w	r2, #0
 8003710:	659a      	str	r2, [r3, #88]	; 0x58
            f->lastConnector = -1;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003718:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
            f->ruleCount = 0u;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2200      	movs	r2, #0
 8003720:	655a      	str	r2, [r3, #84]	; 0x54
            i = 1u;
 8003722:	2301      	movs	r3, #1
 8003724:	60bb      	str	r3, [r7, #8]
            while ( ( _QFIS_RULES_END != f->rules[ i ] ) && ( f->ruleCount < f->nRules ) ) {
 8003726:	e00b      	b.n	8003740 <qFIS_Inference+0x60>
                i = f->inferenceState( f, i );
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6a1b      	ldr	r3, [r3, #32]
 800372c:	68b9      	ldr	r1, [r7, #8]
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	4798      	blx	r3
 8003732:	60b8      	str	r0, [r7, #8]
                if ( QFIS_INFERENCE_ERROR == i ) {
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d013      	beq.n	8003762 <qFIS_Inference+0x82>
                    break;
                }
                ++i;
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	3301      	adds	r3, #1
 800373e:	60bb      	str	r3, [r7, #8]
            while ( ( _QFIS_RULES_END != f->rules[ i ] ) && ( f->ruleCount < f->nRules ) ) {
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	005b      	lsls	r3, r3, #1
 8003748:	4413      	add	r3, r2
 800374a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800374e:	4a12      	ldr	r2, [pc, #72]	; (8003798 <qFIS_Inference+0xb8>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d007      	beq.n	8003764 <qFIS_Inference+0x84>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800375c:	429a      	cmp	r2, r3
 800375e:	d3e3      	bcc.n	8003728 <qFIS_Inference+0x48>
 8003760:	e000      	b.n	8003764 <qFIS_Inference+0x84>
                    break;
 8003762:	bf00      	nop
            }
        }
        if ( ( _QFIS_RULES_END == f->rules[ i ] ) && ( f->ruleCount == f->nRules) ) {
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	005b      	lsls	r3, r3, #1
 800376c:	4413      	add	r3, r2
 800376e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003772:	4a09      	ldr	r2, [pc, #36]	; (8003798 <qFIS_Inference+0xb8>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d107      	bne.n	8003788 <qFIS_Inference+0xa8>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003780:	429a      	cmp	r2, r3
 8003782:	d101      	bne.n	8003788 <qFIS_Inference+0xa8>
            retVal = 1;
 8003784:	2301      	movs	r3, #1
 8003786:	60fb      	str	r3, [r7, #12]
        }
    }

    return retVal;
 8003788:	68fb      	ldr	r3, [r7, #12]
}
 800378a:	4618      	mov	r0, r3
 800378c:	3710      	adds	r7, #16
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	08002f65 	.word	0x08002f65
 8003798:	ffff8001 	.word	0xffff8001

0800379c <qFIS_GetNextX>:
/*============================================================================*/
static float qFIS_GetNextX( const float init,
                            const float res,
                            const size_t i )
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b084      	sub	sp, #16
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	60f8      	str	r0, [r7, #12]
 80037a4:	60b9      	str	r1, [r7, #8]
 80037a6:	607a      	str	r2, [r7, #4]
    /*cstat -CERT-FLP36-C*/
    return init + ( ( (float)i + 0.5f )*res );
 80037a8:	6878      	ldr	r0, [r7, #4]
 80037aa:	f7fd fa73 	bl	8000c94 <__aeabi_ui2f>
 80037ae:	4603      	mov	r3, r0
 80037b0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80037b4:	4618      	mov	r0, r3
 80037b6:	f7fd f9bd 	bl	8000b34 <__addsf3>
 80037ba:	4603      	mov	r3, r0
 80037bc:	68b9      	ldr	r1, [r7, #8]
 80037be:	4618      	mov	r0, r3
 80037c0:	f7fd fac0 	bl	8000d44 <__aeabi_fmul>
 80037c4:	4603      	mov	r3, r0
 80037c6:	68f9      	ldr	r1, [r7, #12]
 80037c8:	4618      	mov	r0, r3
 80037ca:	f7fd f9b3 	bl	8000b34 <__addsf3>
 80037ce:	4603      	mov	r3, r0
    /*cstat +CERT-FLP36-C*/
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	3710      	adds	r7, #16
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}

080037d8 <qFIS_TriMF>:
/*============================================================================*/
static float qFIS_TriMF( const qFIS_IO_Base_t * const in,
                         const float *p,
                         const size_t n )
{
 80037d8:	b5b0      	push	{r4, r5, r7, lr}
 80037da:	b08a      	sub	sp, #40	; 0x28
 80037dc:	af00      	add	r7, sp, #0
 80037de:	60f8      	str	r0, [r7, #12]
 80037e0:	60b9      	str	r1, [r7, #8]
 80037e2:	607a      	str	r2, [r7, #4]
    float a, b, c, tmp;
    float x = in[ 0 ].value;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	627b      	str	r3, [r7, #36]	; 0x24
    (void)n;

    a = p[ 0 ];
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	623b      	str	r3, [r7, #32]
    b = p[ 1 ];
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	3304      	adds	r3, #4
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	61fb      	str	r3, [r7, #28]
    c = p[ 2 ];
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	3308      	adds	r3, #8
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	61bb      	str	r3, [r7, #24]
    tmp = qFIS_Min( ( x - a )/( b - a ) , ( c - x )/( c - b ) );
 8003800:	6a39      	ldr	r1, [r7, #32]
 8003802:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003804:	f7fd f994 	bl	8000b30 <__aeabi_fsub>
 8003808:	4603      	mov	r3, r0
 800380a:	461c      	mov	r4, r3
 800380c:	6a39      	ldr	r1, [r7, #32]
 800380e:	69f8      	ldr	r0, [r7, #28]
 8003810:	f7fd f98e 	bl	8000b30 <__aeabi_fsub>
 8003814:	4603      	mov	r3, r0
 8003816:	4619      	mov	r1, r3
 8003818:	4620      	mov	r0, r4
 800381a:	f7fd fb47 	bl	8000eac <__aeabi_fdiv>
 800381e:	4603      	mov	r3, r0
 8003820:	461c      	mov	r4, r3
 8003822:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003824:	69b8      	ldr	r0, [r7, #24]
 8003826:	f7fd f983 	bl	8000b30 <__aeabi_fsub>
 800382a:	4603      	mov	r3, r0
 800382c:	461d      	mov	r5, r3
 800382e:	69f9      	ldr	r1, [r7, #28]
 8003830:	69b8      	ldr	r0, [r7, #24]
 8003832:	f7fd f97d 	bl	8000b30 <__aeabi_fsub>
 8003836:	4603      	mov	r3, r0
 8003838:	4619      	mov	r1, r3
 800383a:	4628      	mov	r0, r5
 800383c:	f7fd fb36 	bl	8000eac <__aeabi_fdiv>
 8003840:	4603      	mov	r3, r0
 8003842:	4619      	mov	r1, r3
 8003844:	4620      	mov	r0, r4
 8003846:	f000 ff09 	bl	800465c <qFIS_Min>
 800384a:	6178      	str	r0, [r7, #20]

    return qFIS_Max( tmp , 0.0f );
 800384c:	f04f 0100 	mov.w	r1, #0
 8003850:	6978      	ldr	r0, [r7, #20]
 8003852:	f000 ff1e 	bl	8004692 <qFIS_Max>
 8003856:	4603      	mov	r3, r0
}
 8003858:	4618      	mov	r0, r3
 800385a:	3728      	adds	r7, #40	; 0x28
 800385c:	46bd      	mov	sp, r7
 800385e:	bdb0      	pop	{r4, r5, r7, pc}

08003860 <qFIS_TrapMF>:
/*============================================================================*/
static float qFIS_TrapMF( const qFIS_IO_Base_t * const in,
                          const float *p,
                          const size_t n )
{
 8003860:	b590      	push	{r4, r7, lr}
 8003862:	b08b      	sub	sp, #44	; 0x2c
 8003864:	af00      	add	r7, sp, #0
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	60b9      	str	r1, [r7, #8]
 800386a:	607a      	str	r2, [r7, #4]
    float a, b, c, d, tmp;
    float x = in[ 0 ].value;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	627b      	str	r3, [r7, #36]	; 0x24
    (void)n;

    a = p[ 0 ];
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	623b      	str	r3, [r7, #32]
    b = p[ 1 ];
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	3304      	adds	r3, #4
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	61fb      	str	r3, [r7, #28]
    c = p[ 2 ];
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	3308      	adds	r3, #8
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	61bb      	str	r3, [r7, #24]
    d = p[ 3 ];
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	330c      	adds	r3, #12
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	617b      	str	r3, [r7, #20]
    tmp = qFIS_Min( ( x - a )/( b - a ) , 1.0f );
 8003890:	6a39      	ldr	r1, [r7, #32]
 8003892:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003894:	f7fd f94c 	bl	8000b30 <__aeabi_fsub>
 8003898:	4603      	mov	r3, r0
 800389a:	461c      	mov	r4, r3
 800389c:	6a39      	ldr	r1, [r7, #32]
 800389e:	69f8      	ldr	r0, [r7, #28]
 80038a0:	f7fd f946 	bl	8000b30 <__aeabi_fsub>
 80038a4:	4603      	mov	r3, r0
 80038a6:	4619      	mov	r1, r3
 80038a8:	4620      	mov	r0, r4
 80038aa:	f7fd faff 	bl	8000eac <__aeabi_fdiv>
 80038ae:	4603      	mov	r3, r0
 80038b0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80038b4:	4618      	mov	r0, r3
 80038b6:	f000 fed1 	bl	800465c <qFIS_Min>
 80038ba:	6138      	str	r0, [r7, #16]
    tmp = qFIS_Min( tmp, ( d - x )/( d - c ) ) ;
 80038bc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80038be:	6978      	ldr	r0, [r7, #20]
 80038c0:	f7fd f936 	bl	8000b30 <__aeabi_fsub>
 80038c4:	4603      	mov	r3, r0
 80038c6:	461c      	mov	r4, r3
 80038c8:	69b9      	ldr	r1, [r7, #24]
 80038ca:	6978      	ldr	r0, [r7, #20]
 80038cc:	f7fd f930 	bl	8000b30 <__aeabi_fsub>
 80038d0:	4603      	mov	r3, r0
 80038d2:	4619      	mov	r1, r3
 80038d4:	4620      	mov	r0, r4
 80038d6:	f7fd fae9 	bl	8000eac <__aeabi_fdiv>
 80038da:	4603      	mov	r3, r0
 80038dc:	4619      	mov	r1, r3
 80038de:	6938      	ldr	r0, [r7, #16]
 80038e0:	f000 febc 	bl	800465c <qFIS_Min>
 80038e4:	6138      	str	r0, [r7, #16]

    return qFIS_Max( tmp , 0.0f );
 80038e6:	f04f 0100 	mov.w	r1, #0
 80038ea:	6938      	ldr	r0, [r7, #16]
 80038ec:	f000 fed1 	bl	8004692 <qFIS_Max>
 80038f0:	4603      	mov	r3, r0
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	372c      	adds	r7, #44	; 0x2c
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd90      	pop	{r4, r7, pc}

080038fa <qFIS_GBellMF>:
/*============================================================================*/
static float qFIS_GBellMF( const qFIS_IO_Base_t * const in,
                           const float *p,
                           const size_t n )
{
 80038fa:	b590      	push	{r4, r7, lr}
 80038fc:	b089      	sub	sp, #36	; 0x24
 80038fe:	af00      	add	r7, sp, #0
 8003900:	60f8      	str	r0, [r7, #12]
 8003902:	60b9      	str	r1, [r7, #8]
 8003904:	607a      	str	r2, [r7, #4]
    float a, b, c;
    float x = in[ 0 ].value;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	61fb      	str	r3, [r7, #28]
    (void)n;

    a = p[ 0 ];
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	61bb      	str	r3, [r7, #24]
    b = p[ 1 ];
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	3304      	adds	r3, #4
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	617b      	str	r3, [r7, #20]
    c = p[ 2 ];
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	3308      	adds	r3, #8
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	613b      	str	r3, [r7, #16]

    return ( 1.0f/( 1.0f + QLIB_POW( QLIB_ABS( ( x - c )/a ) , 2.0f*b ) ) );
 8003922:	6939      	ldr	r1, [r7, #16]
 8003924:	69f8      	ldr	r0, [r7, #28]
 8003926:	f7fd f903 	bl	8000b30 <__aeabi_fsub>
 800392a:	4603      	mov	r3, r0
 800392c:	69b9      	ldr	r1, [r7, #24]
 800392e:	4618      	mov	r0, r3
 8003930:	f7fd fabc 	bl	8000eac <__aeabi_fdiv>
 8003934:	4603      	mov	r3, r0
 8003936:	4618      	mov	r0, r3
 8003938:	f7fe fde0 	bl	80024fc <qFFMath_Abs>
 800393c:	4604      	mov	r4, r0
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	4619      	mov	r1, r3
 8003942:	4618      	mov	r0, r3
 8003944:	f7fd f8f6 	bl	8000b34 <__addsf3>
 8003948:	4603      	mov	r3, r0
 800394a:	4619      	mov	r1, r3
 800394c:	4620      	mov	r0, r4
 800394e:	f7fe ff87 	bl	8002860 <qFFMath_Pow>
 8003952:	4603      	mov	r3, r0
 8003954:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003958:	4618      	mov	r0, r3
 800395a:	f7fd f8eb 	bl	8000b34 <__addsf3>
 800395e:	4603      	mov	r3, r0
 8003960:	4619      	mov	r1, r3
 8003962:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003966:	f7fd faa1 	bl	8000eac <__aeabi_fdiv>
 800396a:	4603      	mov	r3, r0
}
 800396c:	4618      	mov	r0, r3
 800396e:	3724      	adds	r7, #36	; 0x24
 8003970:	46bd      	mov	sp, r7
 8003972:	bd90      	pop	{r4, r7, pc}

08003974 <qFIS_GaussMF>:
/*============================================================================*/
static float qFIS_GaussMF( const qFIS_IO_Base_t * const in,
                           const float *p,
                           const size_t n )
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b088      	sub	sp, #32
 8003978:	af00      	add	r7, sp, #0
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	607a      	str	r2, [r7, #4]
    float a, c, tmp;
    float x = in[ 0 ].value;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	61fb      	str	r3, [r7, #28]
    (void)n;

    a = p[ 0 ];
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	61bb      	str	r3, [r7, #24]
    c = p[ 1 ];
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	3304      	adds	r3, #4
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	617b      	str	r3, [r7, #20]
    tmp = ( x - c )/a;
 8003994:	6979      	ldr	r1, [r7, #20]
 8003996:	69f8      	ldr	r0, [r7, #28]
 8003998:	f7fd f8ca 	bl	8000b30 <__aeabi_fsub>
 800399c:	4603      	mov	r3, r0
 800399e:	69b9      	ldr	r1, [r7, #24]
 80039a0:	4618      	mov	r0, r3
 80039a2:	f7fd fa83 	bl	8000eac <__aeabi_fdiv>
 80039a6:	4603      	mov	r3, r0
 80039a8:	613b      	str	r3, [r7, #16]

    return QLIB_EXP( -0.5f*tmp*tmp );
 80039aa:	f04f 413f 	mov.w	r1, #3204448256	; 0xbf000000
 80039ae:	6938      	ldr	r0, [r7, #16]
 80039b0:	f7fd f9c8 	bl	8000d44 <__aeabi_fmul>
 80039b4:	4603      	mov	r3, r0
 80039b6:	6939      	ldr	r1, [r7, #16]
 80039b8:	4618      	mov	r0, r3
 80039ba:	f7fd f9c3 	bl	8000d44 <__aeabi_fmul>
 80039be:	4603      	mov	r3, r0
 80039c0:	4618      	mov	r0, r3
 80039c2:	f7fe ff25 	bl	8002810 <qFFMath_Exp>
 80039c6:	4603      	mov	r3, r0
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	3720      	adds	r7, #32
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <qFIS_Gauss2MF>:
/*============================================================================*/
static float qFIS_Gauss2MF( const qFIS_IO_Base_t * const in,
                            const float *p,
                            const size_t n )
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b08a      	sub	sp, #40	; 0x28
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	60b9      	str	r1, [r7, #8]
 80039da:	607a      	str	r2, [r7, #4]
    float c1, c2, f1, f2;
    float x = in[ 0 ].value;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	627b      	str	r3, [r7, #36]	; 0x24

    c1 = p[ 1 ];
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	3304      	adds	r3, #4
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	623b      	str	r3, [r7, #32]
    c2 = p[ 3 ];
 80039ea:	68bb      	ldr	r3, [r7, #8]
 80039ec:	330c      	adds	r3, #12
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	61fb      	str	r3, [r7, #28]
    f1 = ( x <= c1 ) ? qFIS_GaussMF( in , p, n ) : 1.0f;
 80039f2:	6a39      	ldr	r1, [r7, #32]
 80039f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80039f6:	f7fd fb4d 	bl	8001094 <__aeabi_fcmple>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d006      	beq.n	8003a0e <qFIS_Gauss2MF+0x3e>
 8003a00:	687a      	ldr	r2, [r7, #4]
 8003a02:	68b9      	ldr	r1, [r7, #8]
 8003a04:	68f8      	ldr	r0, [r7, #12]
 8003a06:	f7ff ffb5 	bl	8003974 <qFIS_GaussMF>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	e001      	b.n	8003a12 <qFIS_Gauss2MF+0x42>
 8003a0e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003a12:	61bb      	str	r3, [r7, #24]
    f2 = ( x <= c2 ) ? qFIS_GaussMF( in , &p[ 2 ], n ) : 1.0f;
 8003a14:	69f9      	ldr	r1, [r7, #28]
 8003a16:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003a18:	f7fd fb3c 	bl	8001094 <__aeabi_fcmple>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d008      	beq.n	8003a34 <qFIS_Gauss2MF+0x64>
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	3308      	adds	r3, #8
 8003a26:	687a      	ldr	r2, [r7, #4]
 8003a28:	4619      	mov	r1, r3
 8003a2a:	68f8      	ldr	r0, [r7, #12]
 8003a2c:	f7ff ffa2 	bl	8003974 <qFIS_GaussMF>
 8003a30:	4603      	mov	r3, r0
 8003a32:	e001      	b.n	8003a38 <qFIS_Gauss2MF+0x68>
 8003a34:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003a38:	617b      	str	r3, [r7, #20]

    return f1*f2;
 8003a3a:	6979      	ldr	r1, [r7, #20]
 8003a3c:	69b8      	ldr	r0, [r7, #24]
 8003a3e:	f7fd f981 	bl	8000d44 <__aeabi_fmul>
 8003a42:	4603      	mov	r3, r0
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	3728      	adds	r7, #40	; 0x28
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}

08003a4c <qFIS_SigMF>:
/*============================================================================*/
static float qFIS_SigMF( const qFIS_IO_Base_t * const in,
                         const float *p,
                         const size_t n )
{
 8003a4c:	b590      	push	{r4, r7, lr}
 8003a4e:	b089      	sub	sp, #36	; 0x24
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	60f8      	str	r0, [r7, #12]
 8003a54:	60b9      	str	r1, [r7, #8]
 8003a56:	607a      	str	r2, [r7, #4]
    float a, b;
    float x = in[ 0 ].value;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	61fb      	str	r3, [r7, #28]
    (void)n;

    a = p[ 0 ];
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	61bb      	str	r3, [r7, #24]
    b = p[ 1 ];
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	3304      	adds	r3, #4
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	617b      	str	r3, [r7, #20]

    return 1.0f/( 1.0f + QLIB_EXP( -a*( x - b ) ) );
 8003a6c:	69bb      	ldr	r3, [r7, #24]
 8003a6e:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 8003a72:	6979      	ldr	r1, [r7, #20]
 8003a74:	69f8      	ldr	r0, [r7, #28]
 8003a76:	f7fd f85b 	bl	8000b30 <__aeabi_fsub>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	4619      	mov	r1, r3
 8003a7e:	4620      	mov	r0, r4
 8003a80:	f7fd f960 	bl	8000d44 <__aeabi_fmul>
 8003a84:	4603      	mov	r3, r0
 8003a86:	4618      	mov	r0, r3
 8003a88:	f7fe fec2 	bl	8002810 <qFFMath_Exp>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003a92:	4618      	mov	r0, r3
 8003a94:	f7fd f84e 	bl	8000b34 <__addsf3>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003aa0:	f7fd fa04 	bl	8000eac <__aeabi_fdiv>
 8003aa4:	4603      	mov	r3, r0
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	3724      	adds	r7, #36	; 0x24
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd90      	pop	{r4, r7, pc}

08003aae <qFIS_TSigMF>:
/*============================================================================*/
static float qFIS_TSigMF( const qFIS_IO_Base_t * const in,
                          const float *p,
                          const size_t n )
{
 8003aae:	b580      	push	{r7, lr}
 8003ab0:	b08a      	sub	sp, #40	; 0x28
 8003ab2:	af00      	add	r7, sp, #0
 8003ab4:	60f8      	str	r0, [r7, #12]
 8003ab6:	60b9      	str	r1, [r7, #8]
 8003ab8:	607a      	str	r2, [r7, #4]
    float a, b, y;
    float x = in[ 0 ].value;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	623b      	str	r3, [r7, #32]
    float min = in[ 0 ].min;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	61fb      	str	r3, [r7, #28]
    float max = in[ 0 ].max;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	61bb      	str	r3, [r7, #24]
    (void)n;

    a = p[ 0 ]; /*slope*/
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	617b      	str	r3, [r7, #20]
    b = p[ 1 ]; /*inflection*/
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	3304      	adds	r3, #4
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	613b      	str	r3, [r7, #16]
    if ( qFMathEx_Equal( x, 1.0f ) ) {
 8003ada:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003ade:	6a38      	ldr	r0, [r7, #32]
 8003ae0:	f000 fea9 	bl	8004836 <qFMathEx_Equal>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d00d      	beq.n	8003b06 <qFIS_TSigMF+0x58>
        if ( a >= 0.0f ) {
 8003aea:	f04f 0100 	mov.w	r1, #0
 8003aee:	6978      	ldr	r0, [r7, #20]
 8003af0:	f7fd fada 	bl	80010a8 <__aeabi_fcmpge>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d002      	beq.n	8003b00 <qFIS_TSigMF+0x52>
            y = max;
 8003afa:	69bb      	ldr	r3, [r7, #24]
 8003afc:	627b      	str	r3, [r7, #36]	; 0x24
 8003afe:	e033      	b.n	8003b68 <qFIS_TSigMF+0xba>
        }
        else {
            y = min;
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	627b      	str	r3, [r7, #36]	; 0x24
 8003b04:	e030      	b.n	8003b68 <qFIS_TSigMF+0xba>
        }
    }
    else if ( qFMathEx_Equal( x, 0.0f ) ) {
 8003b06:	f04f 0100 	mov.w	r1, #0
 8003b0a:	6a38      	ldr	r0, [r7, #32]
 8003b0c:	f000 fe93 	bl	8004836 <qFMathEx_Equal>
 8003b10:	4603      	mov	r3, r0
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d00d      	beq.n	8003b32 <qFIS_TSigMF+0x84>
        if ( a >= 0.0f ) {
 8003b16:	f04f 0100 	mov.w	r1, #0
 8003b1a:	6978      	ldr	r0, [r7, #20]
 8003b1c:	f7fd fac4 	bl	80010a8 <__aeabi_fcmpge>
 8003b20:	4603      	mov	r3, r0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d002      	beq.n	8003b2c <qFIS_TSigMF+0x7e>
            y = min;
 8003b26:	69fb      	ldr	r3, [r7, #28]
 8003b28:	627b      	str	r3, [r7, #36]	; 0x24
 8003b2a:	e01d      	b.n	8003b68 <qFIS_TSigMF+0xba>
        }
        else {
            y = max;
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	627b      	str	r3, [r7, #36]	; 0x24
 8003b30:	e01a      	b.n	8003b68 <qFIS_TSigMF+0xba>
        }
    }
    else {
        /*cstat -MISRAC2012-Dir-4.11_a*/
        y = b - ( QLIB_LOG( ( 1.0f/x ) - 1.0f )/a );
 8003b32:	6a39      	ldr	r1, [r7, #32]
 8003b34:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003b38:	f7fd f9b8 	bl	8000eac <__aeabi_fdiv>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003b42:	4618      	mov	r0, r3
 8003b44:	f7fc fff4 	bl	8000b30 <__aeabi_fsub>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f7fe fe74 	bl	8002838 <qFFMath_Log>
 8003b50:	4603      	mov	r3, r0
 8003b52:	6979      	ldr	r1, [r7, #20]
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7fd f9a9 	bl	8000eac <__aeabi_fdiv>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	6938      	ldr	r0, [r7, #16]
 8003b60:	f7fc ffe6 	bl	8000b30 <__aeabi_fsub>
 8003b64:	4603      	mov	r3, r0
 8003b66:	627b      	str	r3, [r7, #36]	; 0x24
        /*cstat +MISRAC2012-Dir-4.11_a*/
    }

    return y;
 8003b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3728      	adds	r7, #40	; 0x28
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}

08003b72 <qFIS_DSigMF>:
/*============================================================================*/
static float qFIS_DSigMF( const qFIS_IO_Base_t * const in,
                          const float *p,
                          const size_t n )
{
 8003b72:	b590      	push	{r4, r7, lr}
 8003b74:	b085      	sub	sp, #20
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	60f8      	str	r0, [r7, #12]
 8003b7a:	60b9      	str	r1, [r7, #8]
 8003b7c:	607a      	str	r2, [r7, #4]
    return QLIB_ABS( qFIS_SigMF( in , p, n ) - qFIS_SigMF( in , &p[ 2 ], n ) );
 8003b7e:	687a      	ldr	r2, [r7, #4]
 8003b80:	68b9      	ldr	r1, [r7, #8]
 8003b82:	68f8      	ldr	r0, [r7, #12]
 8003b84:	f7ff ff62 	bl	8003a4c <qFIS_SigMF>
 8003b88:	4604      	mov	r4, r0
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	3308      	adds	r3, #8
 8003b8e:	687a      	ldr	r2, [r7, #4]
 8003b90:	4619      	mov	r1, r3
 8003b92:	68f8      	ldr	r0, [r7, #12]
 8003b94:	f7ff ff5a 	bl	8003a4c <qFIS_SigMF>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	4619      	mov	r1, r3
 8003b9c:	4620      	mov	r0, r4
 8003b9e:	f7fc ffc7 	bl	8000b30 <__aeabi_fsub>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	f7fe fca9 	bl	80024fc <qFFMath_Abs>
 8003baa:	4603      	mov	r3, r0
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3714      	adds	r7, #20
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd90      	pop	{r4, r7, pc}

08003bb4 <qFIS_PSigMF>:
/*============================================================================*/
static float qFIS_PSigMF( const qFIS_IO_Base_t * const in,
                          const float *p,
                          const size_t n )
{
 8003bb4:	b590      	push	{r4, r7, lr}
 8003bb6:	b085      	sub	sp, #20
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	60f8      	str	r0, [r7, #12]
 8003bbc:	60b9      	str	r1, [r7, #8]
 8003bbe:	607a      	str	r2, [r7, #4]
    return QLIB_ABS( qFIS_SigMF( in , p, n )*qFIS_SigMF( in , &p[ 2 ], n ) );
 8003bc0:	687a      	ldr	r2, [r7, #4]
 8003bc2:	68b9      	ldr	r1, [r7, #8]
 8003bc4:	68f8      	ldr	r0, [r7, #12]
 8003bc6:	f7ff ff41 	bl	8003a4c <qFIS_SigMF>
 8003bca:	4604      	mov	r4, r0
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	3308      	adds	r3, #8
 8003bd0:	687a      	ldr	r2, [r7, #4]
 8003bd2:	4619      	mov	r1, r3
 8003bd4:	68f8      	ldr	r0, [r7, #12]
 8003bd6:	f7ff ff39 	bl	8003a4c <qFIS_SigMF>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	4619      	mov	r1, r3
 8003bde:	4620      	mov	r0, r4
 8003be0:	f7fd f8b0 	bl	8000d44 <__aeabi_fmul>
 8003be4:	4603      	mov	r3, r0
 8003be6:	4618      	mov	r0, r3
 8003be8:	f7fe fc88 	bl	80024fc <qFFMath_Abs>
 8003bec:	4603      	mov	r3, r0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3714      	adds	r7, #20
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd90      	pop	{r4, r7, pc}

08003bf6 <qFIS_SMF>:
/*============================================================================*/
static float qFIS_SMF( const qFIS_IO_Base_t * const in,
                       const float *p,
                       const size_t n )
{
 8003bf6:	b590      	push	{r4, r7, lr}
 8003bf8:	b08b      	sub	sp, #44	; 0x2c
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	60f8      	str	r0, [r7, #12]
 8003bfe:	60b9      	str	r1, [r7, #8]
 8003c00:	607a      	str	r2, [r7, #4]
    float a, b, tmp, y;
    float x = in[ 0 ].value;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	623b      	str	r3, [r7, #32]
    (void)n;

    a = p[ 0 ];
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	61fb      	str	r3, [r7, #28]
    b = p[ 1 ];
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	3304      	adds	r3, #4
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	61bb      	str	r3, [r7, #24]
    if ( x <= a ) {
 8003c16:	69f9      	ldr	r1, [r7, #28]
 8003c18:	6a38      	ldr	r0, [r7, #32]
 8003c1a:	f7fd fa3b 	bl	8001094 <__aeabi_fcmple>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d003      	beq.n	8003c2c <qFIS_SMF+0x36>
        y =  0.0f;
 8003c24:	f04f 0300 	mov.w	r3, #0
 8003c28:	627b      	str	r3, [r7, #36]	; 0x24
 8003c2a:	e081      	b.n	8003d30 <qFIS_SMF+0x13a>
    }
    else if ( x >= b ) {
 8003c2c:	69b9      	ldr	r1, [r7, #24]
 8003c2e:	6a38      	ldr	r0, [r7, #32]
 8003c30:	f7fd fa3a 	bl	80010a8 <__aeabi_fcmpge>
 8003c34:	4603      	mov	r3, r0
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d003      	beq.n	8003c42 <qFIS_SMF+0x4c>
        y = 1.0f;
 8003c3a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003c3e:	627b      	str	r3, [r7, #36]	; 0x24
 8003c40:	e076      	b.n	8003d30 <qFIS_SMF+0x13a>
    }
    else if ( ( x >= a ) && ( x <= ( ( a + b )*0.5f ) ) ) {
 8003c42:	69f9      	ldr	r1, [r7, #28]
 8003c44:	6a38      	ldr	r0, [r7, #32]
 8003c46:	f7fd fa2f 	bl	80010a8 <__aeabi_fcmpge>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d02f      	beq.n	8003cb0 <qFIS_SMF+0xba>
 8003c50:	69b9      	ldr	r1, [r7, #24]
 8003c52:	69f8      	ldr	r0, [r7, #28]
 8003c54:	f7fc ff6e 	bl	8000b34 <__addsf3>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f7fd f870 	bl	8000d44 <__aeabi_fmul>
 8003c64:	4603      	mov	r3, r0
 8003c66:	4619      	mov	r1, r3
 8003c68:	6a38      	ldr	r0, [r7, #32]
 8003c6a:	f7fd fa13 	bl	8001094 <__aeabi_fcmple>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d01d      	beq.n	8003cb0 <qFIS_SMF+0xba>
        tmp = ( x - a )/( b - a );
 8003c74:	69f9      	ldr	r1, [r7, #28]
 8003c76:	6a38      	ldr	r0, [r7, #32]
 8003c78:	f7fc ff5a 	bl	8000b30 <__aeabi_fsub>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	461c      	mov	r4, r3
 8003c80:	69f9      	ldr	r1, [r7, #28]
 8003c82:	69b8      	ldr	r0, [r7, #24]
 8003c84:	f7fc ff54 	bl	8000b30 <__aeabi_fsub>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	4619      	mov	r1, r3
 8003c8c:	4620      	mov	r0, r4
 8003c8e:	f7fd f90d 	bl	8000eac <__aeabi_fdiv>
 8003c92:	4603      	mov	r3, r0
 8003c94:	617b      	str	r3, [r7, #20]
        y = 2.0f*tmp*tmp;
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	4619      	mov	r1, r3
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f7fc ff4a 	bl	8000b34 <__addsf3>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	4619      	mov	r1, r3
 8003ca4:	6978      	ldr	r0, [r7, #20]
 8003ca6:	f7fd f84d 	bl	8000d44 <__aeabi_fmul>
 8003caa:	4603      	mov	r3, r0
 8003cac:	627b      	str	r3, [r7, #36]	; 0x24
 8003cae:	e03f      	b.n	8003d30 <qFIS_SMF+0x13a>
    }
    else if ( ( x <= b ) && ( x >= ( ( a + b )*0.5f ) ) ) {
 8003cb0:	69b9      	ldr	r1, [r7, #24]
 8003cb2:	6a38      	ldr	r0, [r7, #32]
 8003cb4:	f7fd f9ee 	bl	8001094 <__aeabi_fcmple>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d035      	beq.n	8003d2a <qFIS_SMF+0x134>
 8003cbe:	69b9      	ldr	r1, [r7, #24]
 8003cc0:	69f8      	ldr	r0, [r7, #28]
 8003cc2:	f7fc ff37 	bl	8000b34 <__addsf3>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f7fd f839 	bl	8000d44 <__aeabi_fmul>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	6a38      	ldr	r0, [r7, #32]
 8003cd8:	f7fd f9e6 	bl	80010a8 <__aeabi_fcmpge>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d023      	beq.n	8003d2a <qFIS_SMF+0x134>
        tmp = ( x - b )/( b - a );
 8003ce2:	69b9      	ldr	r1, [r7, #24]
 8003ce4:	6a38      	ldr	r0, [r7, #32]
 8003ce6:	f7fc ff23 	bl	8000b30 <__aeabi_fsub>
 8003cea:	4603      	mov	r3, r0
 8003cec:	461c      	mov	r4, r3
 8003cee:	69f9      	ldr	r1, [r7, #28]
 8003cf0:	69b8      	ldr	r0, [r7, #24]
 8003cf2:	f7fc ff1d 	bl	8000b30 <__aeabi_fsub>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	4619      	mov	r1, r3
 8003cfa:	4620      	mov	r0, r4
 8003cfc:	f7fd f8d6 	bl	8000eac <__aeabi_fdiv>
 8003d00:	4603      	mov	r3, r0
 8003d02:	617b      	str	r3, [r7, #20]
        y = ( 1.0f - ( 2.0f*tmp*tmp ) );
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	4619      	mov	r1, r3
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f7fc ff13 	bl	8000b34 <__addsf3>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	6979      	ldr	r1, [r7, #20]
 8003d12:	4618      	mov	r0, r3
 8003d14:	f7fd f816 	bl	8000d44 <__aeabi_fmul>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	4619      	mov	r1, r3
 8003d1c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003d20:	f7fc ff06 	bl	8000b30 <__aeabi_fsub>
 8003d24:	4603      	mov	r3, r0
 8003d26:	627b      	str	r3, [r7, #36]	; 0x24
 8003d28:	e002      	b.n	8003d30 <qFIS_SMF+0x13a>
    }
    else {
        y = 0.0f;
 8003d2a:	f04f 0300 	mov.w	r3, #0
 8003d2e:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return y;
 8003d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	372c      	adds	r7, #44	; 0x2c
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd90      	pop	{r4, r7, pc}

08003d3a <qFIS_TSMF>:
/*============================================================================*/
static float qFIS_TSMF( const qFIS_IO_Base_t * const in,
                        const float *p,
                        const size_t n )
{
 8003d3a:	b590      	push	{r4, r7, lr}
 8003d3c:	b091      	sub	sp, #68	; 0x44
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	60f8      	str	r0, [r7, #12]
 8003d42:	60b9      	str	r1, [r7, #8]
 8003d44:	607a      	str	r2, [r7, #4]
    float diff, a, b, ta, tb, ma, mb;
    float x = in[ 0 ].value;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	63fb      	str	r3, [r7, #60]	; 0x3c
    (void)n;
    qFIS_IO_Base_t tmp;

    a = p[ 0 ]; /*start*/
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	63bb      	str	r3, [r7, #56]	; 0x38
    b = p[ 1 ]; /*end*/
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	3304      	adds	r3, #4
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	637b      	str	r3, [r7, #52]	; 0x34
    diff = b - a;
 8003d5a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003d5c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003d5e:	f7fc fee7 	bl	8000b30 <__aeabi_fsub>
 8003d62:	4603      	mov	r3, r0
 8003d64:	633b      	str	r3, [r7, #48]	; 0x30
    diff = 0.5f*diff*diff;
 8003d66:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8003d6a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003d6c:	f7fc ffea 	bl	8000d44 <__aeabi_fmul>
 8003d70:	4603      	mov	r3, r0
 8003d72:	4619      	mov	r1, r3
 8003d74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003d76:	f7fc ffe5 	bl	8000d44 <__aeabi_fmul>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	633b      	str	r3, [r7, #48]	; 0x30
    /*cstat -MISRAC2012-Dir-4.11_a -MISRAC2012-Dir-4.11_b*/
    ta = a + QLIB_SQRT( x*diff );
 8003d7e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003d80:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003d82:	f7fc ffdf 	bl	8000d44 <__aeabi_fmul>
 8003d86:	4603      	mov	r3, r0
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f7fe fbcc 	bl	8002526 <qFFMath_Sqrt>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	4619      	mov	r1, r3
 8003d92:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003d94:	f7fc fece 	bl	8000b34 <__addsf3>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    tmp.value = ta;
 8003d9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d9e:	61fb      	str	r3, [r7, #28]
    ma = qFIS_SMF( &tmp, p, n );
 8003da0:	f107 0314 	add.w	r3, r7, #20
 8003da4:	687a      	ldr	r2, [r7, #4]
 8003da6:	68b9      	ldr	r1, [r7, #8]
 8003da8:	4618      	mov	r0, r3
 8003daa:	f7ff ff24 	bl	8003bf6 <qFIS_SMF>
 8003dae:	62b8      	str	r0, [r7, #40]	; 0x28
    tb = b + QLIB_SQRT( -( x - 1.0f )*diff );
 8003db0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003db4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003db6:	f7fc febb 	bl	8000b30 <__aeabi_fsub>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003dc0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f7fc ffbe 	bl	8000d44 <__aeabi_fmul>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f7fe fbab 	bl	8002526 <qFFMath_Sqrt>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	4619      	mov	r1, r3
 8003dd4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003dd6:	f7fc fead 	bl	8000b34 <__addsf3>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	627b      	str	r3, [r7, #36]	; 0x24
    tmp.value = tb;
 8003dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de0:	61fb      	str	r3, [r7, #28]
    mb = qFIS_SMF( &tmp, p, n );
 8003de2:	f107 0314 	add.w	r3, r7, #20
 8003de6:	687a      	ldr	r2, [r7, #4]
 8003de8:	68b9      	ldr	r1, [r7, #8]
 8003dea:	4618      	mov	r0, r3
 8003dec:	f7ff ff03 	bl	8003bf6 <qFIS_SMF>
 8003df0:	6238      	str	r0, [r7, #32]
    /*cstat +MISRAC2012-Dir-4.11_a +MISRAC2012-Dir-4.11_b*/
    return  ( QLIB_ABS( x - ma ) < QLIB_ABS( x - mb ) ) ? ta : tb;
 8003df2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003df4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003df6:	f7fc fe9b 	bl	8000b30 <__aeabi_fsub>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f7fe fb7d 	bl	80024fc <qFFMath_Abs>
 8003e02:	4604      	mov	r4, r0
 8003e04:	6a39      	ldr	r1, [r7, #32]
 8003e06:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003e08:	f7fc fe92 	bl	8000b30 <__aeabi_fsub>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f7fe fb74 	bl	80024fc <qFFMath_Abs>
 8003e14:	4603      	mov	r3, r0
 8003e16:	4619      	mov	r1, r3
 8003e18:	4620      	mov	r0, r4
 8003e1a:	f7fd f931 	bl	8001080 <__aeabi_fcmplt>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d001      	beq.n	8003e28 <qFIS_TSMF+0xee>
 8003e24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e26:	e000      	b.n	8003e2a <qFIS_TSMF+0xf0>
 8003e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	3744      	adds	r7, #68	; 0x44
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd90      	pop	{r4, r7, pc}

08003e32 <qFIS_ZMF>:
/*============================================================================*/
static float qFIS_ZMF( const qFIS_IO_Base_t * const in,
                       const float *p,
                       const size_t n )
{
 8003e32:	b590      	push	{r4, r7, lr}
 8003e34:	b08b      	sub	sp, #44	; 0x2c
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	60f8      	str	r0, [r7, #12]
 8003e3a:	60b9      	str	r1, [r7, #8]
 8003e3c:	607a      	str	r2, [r7, #4]
    float a, b, tmp, y;
    float x = in[ 0 ].value;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	623b      	str	r3, [r7, #32]
    (void)n;

    a = p[ 0 ];
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	61fb      	str	r3, [r7, #28]
    b = p[ 1 ];
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	3304      	adds	r3, #4
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	61bb      	str	r3, [r7, #24]
    if ( x <= a ) {
 8003e52:	69f9      	ldr	r1, [r7, #28]
 8003e54:	6a38      	ldr	r0, [r7, #32]
 8003e56:	f7fd f91d 	bl	8001094 <__aeabi_fcmple>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d003      	beq.n	8003e68 <qFIS_ZMF+0x36>
        y = 1.0f;
 8003e60:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003e64:	627b      	str	r3, [r7, #36]	; 0x24
 8003e66:	e081      	b.n	8003f6c <qFIS_ZMF+0x13a>
    }
    else if ( x >= b ) {
 8003e68:	69b9      	ldr	r1, [r7, #24]
 8003e6a:	6a38      	ldr	r0, [r7, #32]
 8003e6c:	f7fd f91c 	bl	80010a8 <__aeabi_fcmpge>
 8003e70:	4603      	mov	r3, r0
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d003      	beq.n	8003e7e <qFIS_ZMF+0x4c>
        y = 0.0f;
 8003e76:	f04f 0300 	mov.w	r3, #0
 8003e7a:	627b      	str	r3, [r7, #36]	; 0x24
 8003e7c:	e076      	b.n	8003f6c <qFIS_ZMF+0x13a>
    }
    else if ( ( x >= a ) && ( x <= ( ( a + b )*0.5f ) ) ) {
 8003e7e:	69f9      	ldr	r1, [r7, #28]
 8003e80:	6a38      	ldr	r0, [r7, #32]
 8003e82:	f7fd f911 	bl	80010a8 <__aeabi_fcmpge>
 8003e86:	4603      	mov	r3, r0
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d035      	beq.n	8003ef8 <qFIS_ZMF+0xc6>
 8003e8c:	69b9      	ldr	r1, [r7, #24]
 8003e8e:	69f8      	ldr	r0, [r7, #28]
 8003e90:	f7fc fe50 	bl	8000b34 <__addsf3>
 8003e94:	4603      	mov	r3, r0
 8003e96:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f7fc ff52 	bl	8000d44 <__aeabi_fmul>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	4619      	mov	r1, r3
 8003ea4:	6a38      	ldr	r0, [r7, #32]
 8003ea6:	f7fd f8f5 	bl	8001094 <__aeabi_fcmple>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d023      	beq.n	8003ef8 <qFIS_ZMF+0xc6>
        tmp = ( x - a )/( b - a );
 8003eb0:	69f9      	ldr	r1, [r7, #28]
 8003eb2:	6a38      	ldr	r0, [r7, #32]
 8003eb4:	f7fc fe3c 	bl	8000b30 <__aeabi_fsub>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	461c      	mov	r4, r3
 8003ebc:	69f9      	ldr	r1, [r7, #28]
 8003ebe:	69b8      	ldr	r0, [r7, #24]
 8003ec0:	f7fc fe36 	bl	8000b30 <__aeabi_fsub>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	4619      	mov	r1, r3
 8003ec8:	4620      	mov	r0, r4
 8003eca:	f7fc ffef 	bl	8000eac <__aeabi_fdiv>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	617b      	str	r3, [r7, #20]
        y = 1.0f - ( 2.0f*tmp*tmp );
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f7fc fe2c 	bl	8000b34 <__addsf3>
 8003edc:	4603      	mov	r3, r0
 8003ede:	6979      	ldr	r1, [r7, #20]
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f7fc ff2f 	bl	8000d44 <__aeabi_fmul>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	4619      	mov	r1, r3
 8003eea:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003eee:	f7fc fe1f 	bl	8000b30 <__aeabi_fsub>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	627b      	str	r3, [r7, #36]	; 0x24
 8003ef6:	e039      	b.n	8003f6c <qFIS_ZMF+0x13a>
    }
    else if ( ( x <= b ) && ( x >= ( ( a + b )*0.5f ) ) ) {
 8003ef8:	69b9      	ldr	r1, [r7, #24]
 8003efa:	6a38      	ldr	r0, [r7, #32]
 8003efc:	f7fd f8ca 	bl	8001094 <__aeabi_fcmple>
 8003f00:	4603      	mov	r3, r0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d02f      	beq.n	8003f66 <qFIS_ZMF+0x134>
 8003f06:	69b9      	ldr	r1, [r7, #24]
 8003f08:	69f8      	ldr	r0, [r7, #28]
 8003f0a:	f7fc fe13 	bl	8000b34 <__addsf3>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8003f14:	4618      	mov	r0, r3
 8003f16:	f7fc ff15 	bl	8000d44 <__aeabi_fmul>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	4619      	mov	r1, r3
 8003f1e:	6a38      	ldr	r0, [r7, #32]
 8003f20:	f7fd f8c2 	bl	80010a8 <__aeabi_fcmpge>
 8003f24:	4603      	mov	r3, r0
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d01d      	beq.n	8003f66 <qFIS_ZMF+0x134>
        tmp = ( x - b )/( b - a );
 8003f2a:	69b9      	ldr	r1, [r7, #24]
 8003f2c:	6a38      	ldr	r0, [r7, #32]
 8003f2e:	f7fc fdff 	bl	8000b30 <__aeabi_fsub>
 8003f32:	4603      	mov	r3, r0
 8003f34:	461c      	mov	r4, r3
 8003f36:	69f9      	ldr	r1, [r7, #28]
 8003f38:	69b8      	ldr	r0, [r7, #24]
 8003f3a:	f7fc fdf9 	bl	8000b30 <__aeabi_fsub>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	4619      	mov	r1, r3
 8003f42:	4620      	mov	r0, r4
 8003f44:	f7fc ffb2 	bl	8000eac <__aeabi_fdiv>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	617b      	str	r3, [r7, #20]
        y = 2.0f*tmp*tmp;
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	4619      	mov	r1, r3
 8003f50:	4618      	mov	r0, r3
 8003f52:	f7fc fdef 	bl	8000b34 <__addsf3>
 8003f56:	4603      	mov	r3, r0
 8003f58:	4619      	mov	r1, r3
 8003f5a:	6978      	ldr	r0, [r7, #20]
 8003f5c:	f7fc fef2 	bl	8000d44 <__aeabi_fmul>
 8003f60:	4603      	mov	r3, r0
 8003f62:	627b      	str	r3, [r7, #36]	; 0x24
 8003f64:	e002      	b.n	8003f6c <qFIS_ZMF+0x13a>
    }
    else {
        y = 0.0f;
 8003f66:	f04f 0300 	mov.w	r3, #0
 8003f6a:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return y;
 8003f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	372c      	adds	r7, #44	; 0x2c
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd90      	pop	{r4, r7, pc}

08003f76 <qFIS_LinSMF>:
/*============================================================================*/
static float qFIS_LinSMF( const qFIS_IO_Base_t * const in,
                          const float *p,
                          const size_t n )
{
 8003f76:	b590      	push	{r4, r7, lr}
 8003f78:	b089      	sub	sp, #36	; 0x24
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	60f8      	str	r0, [r7, #12]
 8003f7e:	60b9      	str	r1, [r7, #8]
 8003f80:	607a      	str	r2, [r7, #4]
    float a, b, y;
    float x = in[ 0 ].value;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	61bb      	str	r3, [r7, #24]
    (void)n;

    a = p[ 0 ];
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	617b      	str	r3, [r7, #20]
    b = p[ 1 ];
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	3304      	adds	r3, #4
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	613b      	str	r3, [r7, #16]
    if ( a < b ) {
 8003f96:	6939      	ldr	r1, [r7, #16]
 8003f98:	6978      	ldr	r0, [r7, #20]
 8003f9a:	f7fd f871 	bl	8001080 <__aeabi_fcmplt>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d027      	beq.n	8003ff4 <qFIS_LinSMF+0x7e>
        if ( x < a ) {
 8003fa4:	6979      	ldr	r1, [r7, #20]
 8003fa6:	69b8      	ldr	r0, [r7, #24]
 8003fa8:	f7fd f86a 	bl	8001080 <__aeabi_fcmplt>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d003      	beq.n	8003fba <qFIS_LinSMF+0x44>
            y = 0.0f;
 8003fb2:	f04f 0300 	mov.w	r3, #0
 8003fb6:	61fb      	str	r3, [r7, #28]
 8003fb8:	e034      	b.n	8004024 <qFIS_LinSMF+0xae>
        }
        else if ( x > b ) {
 8003fba:	6939      	ldr	r1, [r7, #16]
 8003fbc:	69b8      	ldr	r0, [r7, #24]
 8003fbe:	f7fd f87d 	bl	80010bc <__aeabi_fcmpgt>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d003      	beq.n	8003fd0 <qFIS_LinSMF+0x5a>
            y = 1.0f;
 8003fc8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003fcc:	61fb      	str	r3, [r7, #28]
 8003fce:	e029      	b.n	8004024 <qFIS_LinSMF+0xae>
        }
        else {
            y = ( x - a )/( b - a );
 8003fd0:	6979      	ldr	r1, [r7, #20]
 8003fd2:	69b8      	ldr	r0, [r7, #24]
 8003fd4:	f7fc fdac 	bl	8000b30 <__aeabi_fsub>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	461c      	mov	r4, r3
 8003fdc:	6979      	ldr	r1, [r7, #20]
 8003fde:	6938      	ldr	r0, [r7, #16]
 8003fe0:	f7fc fda6 	bl	8000b30 <__aeabi_fsub>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	4619      	mov	r1, r3
 8003fe8:	4620      	mov	r0, r4
 8003fea:	f7fc ff5f 	bl	8000eac <__aeabi_fdiv>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	61fb      	str	r3, [r7, #28]
 8003ff2:	e017      	b.n	8004024 <qFIS_LinSMF+0xae>
        }
    }
    else if ( qFMathEx_Equal( a, b ) ) {
 8003ff4:	6939      	ldr	r1, [r7, #16]
 8003ff6:	6978      	ldr	r0, [r7, #20]
 8003ff8:	f000 fc1d 	bl	8004836 <qFMathEx_Equal>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d00d      	beq.n	800401e <qFIS_LinSMF+0xa8>
        y = ( x < a ) ? 0.0f : 1.0f;
 8004002:	6979      	ldr	r1, [r7, #20]
 8004004:	69b8      	ldr	r0, [r7, #24]
 8004006:	f7fd f83b 	bl	8001080 <__aeabi_fcmplt>
 800400a:	4603      	mov	r3, r0
 800400c:	2b00      	cmp	r3, #0
 800400e:	d002      	beq.n	8004016 <qFIS_LinSMF+0xa0>
 8004010:	f04f 0300 	mov.w	r3, #0
 8004014:	e001      	b.n	800401a <qFIS_LinSMF+0xa4>
 8004016:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800401a:	61fb      	str	r3, [r7, #28]
 800401c:	e002      	b.n	8004024 <qFIS_LinSMF+0xae>
    }
    else {
        y = 0.0f;
 800401e:	f04f 0300 	mov.w	r3, #0
 8004022:	61fb      	str	r3, [r7, #28]
    }

    return y;
 8004024:	69fb      	ldr	r3, [r7, #28]
}
 8004026:	4618      	mov	r0, r3
 8004028:	3724      	adds	r7, #36	; 0x24
 800402a:	46bd      	mov	sp, r7
 800402c:	bd90      	pop	{r4, r7, pc}

0800402e <qFIS_LinZMF>:
/*============================================================================*/
static float qFIS_LinZMF( const qFIS_IO_Base_t * const in,
                          const float *p,
                          const size_t n )
{
 800402e:	b590      	push	{r4, r7, lr}
 8004030:	b089      	sub	sp, #36	; 0x24
 8004032:	af00      	add	r7, sp, #0
 8004034:	60f8      	str	r0, [r7, #12]
 8004036:	60b9      	str	r1, [r7, #8]
 8004038:	607a      	str	r2, [r7, #4]
    float a, b, y;
    float x = in[ 0 ].value;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	61bb      	str	r3, [r7, #24]
    (void)n;

    a = p[ 0 ];
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	617b      	str	r3, [r7, #20]
    b = p[ 1 ];
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	3304      	adds	r3, #4
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	613b      	str	r3, [r7, #16]
    if ( a < b ) {
 800404e:	6939      	ldr	r1, [r7, #16]
 8004050:	6978      	ldr	r0, [r7, #20]
 8004052:	f7fd f815 	bl	8001080 <__aeabi_fcmplt>
 8004056:	4603      	mov	r3, r0
 8004058:	2b00      	cmp	r3, #0
 800405a:	d027      	beq.n	80040ac <qFIS_LinZMF+0x7e>
        if ( x < a ) {
 800405c:	6979      	ldr	r1, [r7, #20]
 800405e:	69b8      	ldr	r0, [r7, #24]
 8004060:	f7fd f80e 	bl	8001080 <__aeabi_fcmplt>
 8004064:	4603      	mov	r3, r0
 8004066:	2b00      	cmp	r3, #0
 8004068:	d003      	beq.n	8004072 <qFIS_LinZMF+0x44>
            y = 1.0f;
 800406a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800406e:	61fb      	str	r3, [r7, #28]
 8004070:	e034      	b.n	80040dc <qFIS_LinZMF+0xae>
        }
        else if ( x > b ) {
 8004072:	6939      	ldr	r1, [r7, #16]
 8004074:	69b8      	ldr	r0, [r7, #24]
 8004076:	f7fd f821 	bl	80010bc <__aeabi_fcmpgt>
 800407a:	4603      	mov	r3, r0
 800407c:	2b00      	cmp	r3, #0
 800407e:	d003      	beq.n	8004088 <qFIS_LinZMF+0x5a>
            y = 0.0f;
 8004080:	f04f 0300 	mov.w	r3, #0
 8004084:	61fb      	str	r3, [r7, #28]
 8004086:	e029      	b.n	80040dc <qFIS_LinZMF+0xae>
        }
        else {
            y = ( a - x )/( a - b );
 8004088:	69b9      	ldr	r1, [r7, #24]
 800408a:	6978      	ldr	r0, [r7, #20]
 800408c:	f7fc fd50 	bl	8000b30 <__aeabi_fsub>
 8004090:	4603      	mov	r3, r0
 8004092:	461c      	mov	r4, r3
 8004094:	6939      	ldr	r1, [r7, #16]
 8004096:	6978      	ldr	r0, [r7, #20]
 8004098:	f7fc fd4a 	bl	8000b30 <__aeabi_fsub>
 800409c:	4603      	mov	r3, r0
 800409e:	4619      	mov	r1, r3
 80040a0:	4620      	mov	r0, r4
 80040a2:	f7fc ff03 	bl	8000eac <__aeabi_fdiv>
 80040a6:	4603      	mov	r3, r0
 80040a8:	61fb      	str	r3, [r7, #28]
 80040aa:	e017      	b.n	80040dc <qFIS_LinZMF+0xae>
        }
    }
    else if ( qFMathEx_Equal( a, b ) ) {
 80040ac:	6939      	ldr	r1, [r7, #16]
 80040ae:	6978      	ldr	r0, [r7, #20]
 80040b0:	f000 fbc1 	bl	8004836 <qFMathEx_Equal>
 80040b4:	4603      	mov	r3, r0
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d00d      	beq.n	80040d6 <qFIS_LinZMF+0xa8>
        y = ( x < a ) ? 1.0f : 0.0f;
 80040ba:	6979      	ldr	r1, [r7, #20]
 80040bc:	69b8      	ldr	r0, [r7, #24]
 80040be:	f7fc ffdf 	bl	8001080 <__aeabi_fcmplt>
 80040c2:	4603      	mov	r3, r0
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d002      	beq.n	80040ce <qFIS_LinZMF+0xa0>
 80040c8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80040cc:	e001      	b.n	80040d2 <qFIS_LinZMF+0xa4>
 80040ce:	f04f 0300 	mov.w	r3, #0
 80040d2:	61fb      	str	r3, [r7, #28]
 80040d4:	e002      	b.n	80040dc <qFIS_LinZMF+0xae>
    }
    else {
        y = 0.0f;
 80040d6:	f04f 0300 	mov.w	r3, #0
 80040da:	61fb      	str	r3, [r7, #28]
    }

    return y;
 80040dc:	69fb      	ldr	r3, [r7, #28]
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3724      	adds	r7, #36	; 0x24
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd90      	pop	{r4, r7, pc}

080040e6 <qFIS_TZMF>:
/*============================================================================*/
static float qFIS_TZMF( const qFIS_IO_Base_t * const in,
                        const float *p,
                        const size_t n )
{
 80040e6:	b590      	push	{r4, r7, lr}
 80040e8:	b091      	sub	sp, #68	; 0x44
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	60f8      	str	r0, [r7, #12]
 80040ee:	60b9      	str	r1, [r7, #8]
 80040f0:	607a      	str	r2, [r7, #4]
    float diff, a, b, ta, tb, ma, mb;
    float x = in[ 0 ].value;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	63fb      	str	r3, [r7, #60]	; 0x3c
    (void)n;
    qFIS_IO_Base_t tmp;

    a = p[ 0 ]; /*start*/
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	63bb      	str	r3, [r7, #56]	; 0x38
    b = p[ 1 ]; /*end*/
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	3304      	adds	r3, #4
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	637b      	str	r3, [r7, #52]	; 0x34
    diff = b - a;
 8004106:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004108:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800410a:	f7fc fd11 	bl	8000b30 <__aeabi_fsub>
 800410e:	4603      	mov	r3, r0
 8004110:	633b      	str	r3, [r7, #48]	; 0x30
    diff = 0.5f*diff*diff;
 8004112:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8004116:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004118:	f7fc fe14 	bl	8000d44 <__aeabi_fmul>
 800411c:	4603      	mov	r3, r0
 800411e:	4619      	mov	r1, r3
 8004120:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004122:	f7fc fe0f 	bl	8000d44 <__aeabi_fmul>
 8004126:	4603      	mov	r3, r0
 8004128:	633b      	str	r3, [r7, #48]	; 0x30
    /*cstat -MISRAC2012-Dir-4.11_a -MISRAC2012-Dir-4.11_b*/
    ta = a + QLIB_SQRT( -( x - 1.0f )*diff );
 800412a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800412e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8004130:	f7fc fcfe 	bl	8000b30 <__aeabi_fsub>
 8004134:	4603      	mov	r3, r0
 8004136:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800413a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800413c:	4618      	mov	r0, r3
 800413e:	f7fc fe01 	bl	8000d44 <__aeabi_fmul>
 8004142:	4603      	mov	r3, r0
 8004144:	4618      	mov	r0, r3
 8004146:	f7fe f9ee 	bl	8002526 <qFFMath_Sqrt>
 800414a:	4603      	mov	r3, r0
 800414c:	4619      	mov	r1, r3
 800414e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004150:	f7fc fcf0 	bl	8000b34 <__addsf3>
 8004154:	4603      	mov	r3, r0
 8004156:	62fb      	str	r3, [r7, #44]	; 0x2c
    tmp.value = ta;
 8004158:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800415a:	61fb      	str	r3, [r7, #28]
    ma = qFIS_SMF( &tmp, p, n );
 800415c:	f107 0314 	add.w	r3, r7, #20
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	68b9      	ldr	r1, [r7, #8]
 8004164:	4618      	mov	r0, r3
 8004166:	f7ff fd46 	bl	8003bf6 <qFIS_SMF>
 800416a:	62b8      	str	r0, [r7, #40]	; 0x28
    tb = b + QLIB_SQRT( x*diff );
 800416c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800416e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8004170:	f7fc fde8 	bl	8000d44 <__aeabi_fmul>
 8004174:	4603      	mov	r3, r0
 8004176:	4618      	mov	r0, r3
 8004178:	f7fe f9d5 	bl	8002526 <qFFMath_Sqrt>
 800417c:	4603      	mov	r3, r0
 800417e:	4619      	mov	r1, r3
 8004180:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004182:	f7fc fcd7 	bl	8000b34 <__addsf3>
 8004186:	4603      	mov	r3, r0
 8004188:	627b      	str	r3, [r7, #36]	; 0x24
    tmp.value = tb;
 800418a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800418c:	61fb      	str	r3, [r7, #28]
    mb = qFIS_SMF( &tmp, p, n );
 800418e:	f107 0314 	add.w	r3, r7, #20
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	68b9      	ldr	r1, [r7, #8]
 8004196:	4618      	mov	r0, r3
 8004198:	f7ff fd2d 	bl	8003bf6 <qFIS_SMF>
 800419c:	6238      	str	r0, [r7, #32]
    /*cstat +MISRAC2012-Dir-4.11_a +MISRAC2012-Dir-4.11_b*/
    return  ( QLIB_ABS( x - ma ) < QLIB_ABS( x - mb ) ) ? ta : tb;
 800419e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80041a0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80041a2:	f7fc fcc5 	bl	8000b30 <__aeabi_fsub>
 80041a6:	4603      	mov	r3, r0
 80041a8:	4618      	mov	r0, r3
 80041aa:	f7fe f9a7 	bl	80024fc <qFFMath_Abs>
 80041ae:	4604      	mov	r4, r0
 80041b0:	6a39      	ldr	r1, [r7, #32]
 80041b2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80041b4:	f7fc fcbc 	bl	8000b30 <__aeabi_fsub>
 80041b8:	4603      	mov	r3, r0
 80041ba:	4618      	mov	r0, r3
 80041bc:	f7fe f99e 	bl	80024fc <qFFMath_Abs>
 80041c0:	4603      	mov	r3, r0
 80041c2:	4619      	mov	r1, r3
 80041c4:	4620      	mov	r0, r4
 80041c6:	f7fc ff5b 	bl	8001080 <__aeabi_fcmplt>
 80041ca:	4603      	mov	r3, r0
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d001      	beq.n	80041d4 <qFIS_TZMF+0xee>
 80041d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041d2:	e000      	b.n	80041d6 <qFIS_TZMF+0xf0>
 80041d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3744      	adds	r7, #68	; 0x44
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd90      	pop	{r4, r7, pc}

080041de <qFIS_PiMF>:
/*============================================================================*/
static float qFIS_PiMF( const qFIS_IO_Base_t * const in,
                        const float *p,
                        const size_t n )
{
 80041de:	b590      	push	{r4, r7, lr}
 80041e0:	b085      	sub	sp, #20
 80041e2:	af00      	add	r7, sp, #0
 80041e4:	60f8      	str	r0, [r7, #12]
 80041e6:	60b9      	str	r1, [r7, #8]
 80041e8:	607a      	str	r2, [r7, #4]
    return QLIB_ABS( qFIS_SMF( in , p, n )*qFIS_ZMF( in , &p[ 2 ], n ) );
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	68b9      	ldr	r1, [r7, #8]
 80041ee:	68f8      	ldr	r0, [r7, #12]
 80041f0:	f7ff fd01 	bl	8003bf6 <qFIS_SMF>
 80041f4:	4604      	mov	r4, r0
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	3308      	adds	r3, #8
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	4619      	mov	r1, r3
 80041fe:	68f8      	ldr	r0, [r7, #12]
 8004200:	f7ff fe17 	bl	8003e32 <qFIS_ZMF>
 8004204:	4603      	mov	r3, r0
 8004206:	4619      	mov	r1, r3
 8004208:	4620      	mov	r0, r4
 800420a:	f7fc fd9b 	bl	8000d44 <__aeabi_fmul>
 800420e:	4603      	mov	r3, r0
 8004210:	4618      	mov	r0, r3
 8004212:	f7fe f973 	bl	80024fc <qFFMath_Abs>
 8004216:	4603      	mov	r3, r0
}
 8004218:	4618      	mov	r0, r3
 800421a:	3714      	adds	r7, #20
 800421c:	46bd      	mov	sp, r7
 800421e:	bd90      	pop	{r4, r7, pc}

08004220 <qFIS_SingletonMF>:
/*============================================================================*/
static float qFIS_SingletonMF( const qFIS_IO_Base_t * const in,
                               const float *p,
                               const size_t n )
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b086      	sub	sp, #24
 8004224:	af00      	add	r7, sp, #0
 8004226:	60f8      	str	r0, [r7, #12]
 8004228:	60b9      	str	r1, [r7, #8]
 800422a:	607a      	str	r2, [r7, #4]
    float x = in[ 0 ].value;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	617b      	str	r3, [r7, #20]
    (void)n;

    return ( qFMathEx_Equal( x, p[ 0 ] ) ) ? 1.0f : 0.0f;
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4619      	mov	r1, r3
 8004238:	6978      	ldr	r0, [r7, #20]
 800423a:	f000 fafc 	bl	8004836 <qFMathEx_Equal>
 800423e:	4603      	mov	r3, r0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d002      	beq.n	800424a <qFIS_SingletonMF+0x2a>
 8004244:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8004248:	e001      	b.n	800424e <qFIS_SingletonMF+0x2e>
 800424a:	f04f 0300 	mov.w	r3, #0
}
 800424e:	4618      	mov	r0, r3
 8004250:	3718      	adds	r7, #24
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}

08004256 <qFIS_ConcaveMF>:
/*============================================================================*/
static float qFIS_ConcaveMF( const qFIS_IO_Base_t * const in,
                             const float *p,
                             const size_t n )
{
 8004256:	b590      	push	{r4, r7, lr}
 8004258:	b089      	sub	sp, #36	; 0x24
 800425a:	af00      	add	r7, sp, #0
 800425c:	60f8      	str	r0, [r7, #12]
 800425e:	60b9      	str	r1, [r7, #8]
 8004260:	607a      	str	r2, [r7, #4]
    float x = in[ 0 ].value;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	61bb      	str	r3, [r7, #24]
    float i, e, y;
    (void)n;

    i = p[ 0 ];
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	617b      	str	r3, [r7, #20]
    e = p[ 1 ];
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	3304      	adds	r3, #4
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	613b      	str	r3, [r7, #16]
    if ( ( i <= e ) && ( x < e ) ) {
 8004276:	6939      	ldr	r1, [r7, #16]
 8004278:	6978      	ldr	r0, [r7, #20]
 800427a:	f7fc ff0b 	bl	8001094 <__aeabi_fcmple>
 800427e:	4603      	mov	r3, r0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d023      	beq.n	80042cc <qFIS_ConcaveMF+0x76>
 8004284:	6939      	ldr	r1, [r7, #16]
 8004286:	69b8      	ldr	r0, [r7, #24]
 8004288:	f7fc fefa 	bl	8001080 <__aeabi_fcmplt>
 800428c:	4603      	mov	r3, r0
 800428e:	2b00      	cmp	r3, #0
 8004290:	d01c      	beq.n	80042cc <qFIS_ConcaveMF+0x76>
        y = ( e - i )/( ( 2.0f*e ) - i -x );
 8004292:	6979      	ldr	r1, [r7, #20]
 8004294:	6938      	ldr	r0, [r7, #16]
 8004296:	f7fc fc4b 	bl	8000b30 <__aeabi_fsub>
 800429a:	4603      	mov	r3, r0
 800429c:	461c      	mov	r4, r3
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	4619      	mov	r1, r3
 80042a2:	4618      	mov	r0, r3
 80042a4:	f7fc fc46 	bl	8000b34 <__addsf3>
 80042a8:	4603      	mov	r3, r0
 80042aa:	6979      	ldr	r1, [r7, #20]
 80042ac:	4618      	mov	r0, r3
 80042ae:	f7fc fc3f 	bl	8000b30 <__aeabi_fsub>
 80042b2:	4603      	mov	r3, r0
 80042b4:	69b9      	ldr	r1, [r7, #24]
 80042b6:	4618      	mov	r0, r3
 80042b8:	f7fc fc3a 	bl	8000b30 <__aeabi_fsub>
 80042bc:	4603      	mov	r3, r0
 80042be:	4619      	mov	r1, r3
 80042c0:	4620      	mov	r0, r4
 80042c2:	f7fc fdf3 	bl	8000eac <__aeabi_fdiv>
 80042c6:	4603      	mov	r3, r0
 80042c8:	61fb      	str	r3, [r7, #28]
 80042ca:	e02d      	b.n	8004328 <qFIS_ConcaveMF+0xd2>
    }
    else if ( ( i > e ) && ( x > e ) ) {
 80042cc:	6939      	ldr	r1, [r7, #16]
 80042ce:	6978      	ldr	r0, [r7, #20]
 80042d0:	f7fc fef4 	bl	80010bc <__aeabi_fcmpgt>
 80042d4:	4603      	mov	r3, r0
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d023      	beq.n	8004322 <qFIS_ConcaveMF+0xcc>
 80042da:	6939      	ldr	r1, [r7, #16]
 80042dc:	69b8      	ldr	r0, [r7, #24]
 80042de:	f7fc feed 	bl	80010bc <__aeabi_fcmpgt>
 80042e2:	4603      	mov	r3, r0
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d01c      	beq.n	8004322 <qFIS_ConcaveMF+0xcc>
        y = ( i - e )/( -( 2.0f*e ) + i +x );
 80042e8:	6939      	ldr	r1, [r7, #16]
 80042ea:	6978      	ldr	r0, [r7, #20]
 80042ec:	f7fc fc20 	bl	8000b30 <__aeabi_fsub>
 80042f0:	4603      	mov	r3, r0
 80042f2:	461c      	mov	r4, r3
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	4619      	mov	r1, r3
 80042f8:	4618      	mov	r0, r3
 80042fa:	f7fc fc1b 	bl	8000b34 <__addsf3>
 80042fe:	4603      	mov	r3, r0
 8004300:	4619      	mov	r1, r3
 8004302:	6978      	ldr	r0, [r7, #20]
 8004304:	f7fc fc14 	bl	8000b30 <__aeabi_fsub>
 8004308:	4603      	mov	r3, r0
 800430a:	69b9      	ldr	r1, [r7, #24]
 800430c:	4618      	mov	r0, r3
 800430e:	f7fc fc11 	bl	8000b34 <__addsf3>
 8004312:	4603      	mov	r3, r0
 8004314:	4619      	mov	r1, r3
 8004316:	4620      	mov	r0, r4
 8004318:	f7fc fdc8 	bl	8000eac <__aeabi_fdiv>
 800431c:	4603      	mov	r3, r0
 800431e:	61fb      	str	r3, [r7, #28]
 8004320:	e002      	b.n	8004328 <qFIS_ConcaveMF+0xd2>
    }
    else {
        y = 1.0f;
 8004322:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8004326:	61fb      	str	r3, [r7, #28]
    }

    return y;
 8004328:	69fb      	ldr	r3, [r7, #28]
}
 800432a:	4618      	mov	r0, r3
 800432c:	3724      	adds	r7, #36	; 0x24
 800432e:	46bd      	mov	sp, r7
 8004330:	bd90      	pop	{r4, r7, pc}

08004332 <qFIS_TConcaveMF>:
/*============================================================================*/
static float qFIS_TConcaveMF( const qFIS_IO_Base_t * const in,
                              const float *p,
                              const size_t n )
{
 8004332:	b590      	push	{r4, r7, lr}
 8004334:	b087      	sub	sp, #28
 8004336:	af00      	add	r7, sp, #0
 8004338:	60f8      	str	r0, [r7, #12]
 800433a:	60b9      	str	r1, [r7, #8]
 800433c:	607a      	str	r2, [r7, #4]
    float i, e;

    i = p[ 0 ];
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	617b      	str	r3, [r7, #20]
    e = p[ 1 ];
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	3304      	adds	r3, #4
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	613b      	str	r3, [r7, #16]

    return ( ( i - e )/qFIS_ConcaveMF( in, p, n ) ) + ( 2.0f*e ) - i;
 800434c:	6939      	ldr	r1, [r7, #16]
 800434e:	6978      	ldr	r0, [r7, #20]
 8004350:	f7fc fbee 	bl	8000b30 <__aeabi_fsub>
 8004354:	4603      	mov	r3, r0
 8004356:	461c      	mov	r4, r3
 8004358:	687a      	ldr	r2, [r7, #4]
 800435a:	68b9      	ldr	r1, [r7, #8]
 800435c:	68f8      	ldr	r0, [r7, #12]
 800435e:	f7ff ff7a 	bl	8004256 <qFIS_ConcaveMF>
 8004362:	4603      	mov	r3, r0
 8004364:	4619      	mov	r1, r3
 8004366:	4620      	mov	r0, r4
 8004368:	f7fc fda0 	bl	8000eac <__aeabi_fdiv>
 800436c:	4603      	mov	r3, r0
 800436e:	461c      	mov	r4, r3
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	4619      	mov	r1, r3
 8004374:	4618      	mov	r0, r3
 8004376:	f7fc fbdd 	bl	8000b34 <__addsf3>
 800437a:	4603      	mov	r3, r0
 800437c:	4619      	mov	r1, r3
 800437e:	4620      	mov	r0, r4
 8004380:	f7fc fbd8 	bl	8000b34 <__addsf3>
 8004384:	4603      	mov	r3, r0
 8004386:	6979      	ldr	r1, [r7, #20]
 8004388:	4618      	mov	r0, r3
 800438a:	f7fc fbd1 	bl	8000b30 <__aeabi_fsub>
 800438e:	4603      	mov	r3, r0
}
 8004390:	4618      	mov	r0, r3
 8004392:	371c      	adds	r7, #28
 8004394:	46bd      	mov	sp, r7
 8004396:	bd90      	pop	{r4, r7, pc}

08004398 <qFIS_SpikeMF>:
/*============================================================================*/
static float qFIS_SpikeMF( const qFIS_IO_Base_t * const in,
                           const float *p,
                           const size_t n )
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b088      	sub	sp, #32
 800439c:	af00      	add	r7, sp, #0
 800439e:	60f8      	str	r0, [r7, #12]
 80043a0:	60b9      	str	r1, [r7, #8]
 80043a2:	607a      	str	r2, [r7, #4]
    float x = in[ 0 ].value;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	61fb      	str	r3, [r7, #28]
    float w, c;
    (void)n;

    w = p[ 0 ];
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	61bb      	str	r3, [r7, #24]
    c = p[ 1 ];
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	3304      	adds	r3, #4
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	617b      	str	r3, [r7, #20]

    return QLIB_EXP( -QLIB_ABS( 10.0f*( x - c )/w ) );
 80043b8:	6979      	ldr	r1, [r7, #20]
 80043ba:	69f8      	ldr	r0, [r7, #28]
 80043bc:	f7fc fbb8 	bl	8000b30 <__aeabi_fsub>
 80043c0:	4603      	mov	r3, r0
 80043c2:	490c      	ldr	r1, [pc, #48]	; (80043f4 <qFIS_SpikeMF+0x5c>)
 80043c4:	4618      	mov	r0, r3
 80043c6:	f7fc fcbd 	bl	8000d44 <__aeabi_fmul>
 80043ca:	4603      	mov	r3, r0
 80043cc:	69b9      	ldr	r1, [r7, #24]
 80043ce:	4618      	mov	r0, r3
 80043d0:	f7fc fd6c 	bl	8000eac <__aeabi_fdiv>
 80043d4:	4603      	mov	r3, r0
 80043d6:	4618      	mov	r0, r3
 80043d8:	f7fe f890 	bl	80024fc <qFFMath_Abs>
 80043dc:	4603      	mov	r3, r0
 80043de:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80043e2:	4618      	mov	r0, r3
 80043e4:	f7fe fa14 	bl	8002810 <qFFMath_Exp>
 80043e8:	4603      	mov	r3, r0
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	3720      	adds	r7, #32
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}
 80043f2:	bf00      	nop
 80043f4:	41200000 	.word	0x41200000

080043f8 <qFIS_TLinSMF>:
/*============================================================================*/
static float qFIS_TLinSMF( const qFIS_IO_Base_t * const in,
                           const float *p,
                           const size_t n )
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b088      	sub	sp, #32
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	60f8      	str	r0, [r7, #12]
 8004400:	60b9      	str	r1, [r7, #8]
 8004402:	607a      	str	r2, [r7, #4]
    float x = in[ 0 ].value;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	61fb      	str	r3, [r7, #28]
    float a, b;
    (void)n;

    a = p[ 0 ];
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	61bb      	str	r3, [r7, #24]
    b = p[ 1 ];
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	3304      	adds	r3, #4
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	617b      	str	r3, [r7, #20]

    return ( ( b - a )*x ) + a;
 8004418:	69b9      	ldr	r1, [r7, #24]
 800441a:	6978      	ldr	r0, [r7, #20]
 800441c:	f7fc fb88 	bl	8000b30 <__aeabi_fsub>
 8004420:	4603      	mov	r3, r0
 8004422:	69f9      	ldr	r1, [r7, #28]
 8004424:	4618      	mov	r0, r3
 8004426:	f7fc fc8d 	bl	8000d44 <__aeabi_fmul>
 800442a:	4603      	mov	r3, r0
 800442c:	69b9      	ldr	r1, [r7, #24]
 800442e:	4618      	mov	r0, r3
 8004430:	f7fc fb80 	bl	8000b34 <__addsf3>
 8004434:	4603      	mov	r3, r0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3720      	adds	r7, #32
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}

0800443e <qFIS_TLinZMF>:
/*============================================================================*/
static float qFIS_TLinZMF( const qFIS_IO_Base_t * const in,
                           const float *p,
                           const size_t n )
{
 800443e:	b580      	push	{r7, lr}
 8004440:	b088      	sub	sp, #32
 8004442:	af00      	add	r7, sp, #0
 8004444:	60f8      	str	r0, [r7, #12]
 8004446:	60b9      	str	r1, [r7, #8]
 8004448:	607a      	str	r2, [r7, #4]
    float x = in[ 0 ].value;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	61fb      	str	r3, [r7, #28]
    float a, b;
    (void)n;

    a = p[ 0 ];
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	61bb      	str	r3, [r7, #24]
    b = p[ 1 ];
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	3304      	adds	r3, #4
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	617b      	str	r3, [r7, #20]

    return + a - ( ( a - b )*x );
 800445e:	6979      	ldr	r1, [r7, #20]
 8004460:	69b8      	ldr	r0, [r7, #24]
 8004462:	f7fc fb65 	bl	8000b30 <__aeabi_fsub>
 8004466:	4603      	mov	r3, r0
 8004468:	69f9      	ldr	r1, [r7, #28]
 800446a:	4618      	mov	r0, r3
 800446c:	f7fc fc6a 	bl	8000d44 <__aeabi_fmul>
 8004470:	4603      	mov	r3, r0
 8004472:	4619      	mov	r1, r3
 8004474:	69b8      	ldr	r0, [r7, #24]
 8004476:	f7fc fb5b 	bl	8000b30 <__aeabi_fsub>
 800447a:	4603      	mov	r3, r0
}
 800447c:	4618      	mov	r0, r3
 800447e:	3720      	adds	r7, #32
 8004480:	46bd      	mov	sp, r7
 8004482:	bd80      	pop	{r7, pc}

08004484 <qFIS_RectangleMF>:
/*============================================================================*/
static float qFIS_RectangleMF( const qFIS_IO_Base_t * const in,
                               const float *p,
                               const size_t n )
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b088      	sub	sp, #32
 8004488:	af00      	add	r7, sp, #0
 800448a:	60f8      	str	r0, [r7, #12]
 800448c:	60b9      	str	r1, [r7, #8]
 800448e:	607a      	str	r2, [r7, #4]
    float x = in[ 0 ].value;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	61fb      	str	r3, [r7, #28]
    float s, e;
    (void)n;

    s = p[ 0 ];
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	61bb      	str	r3, [r7, #24]
    e = p[ 1 ];
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	3304      	adds	r3, #4
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	617b      	str	r3, [r7, #20]

    return ( ( x >= s ) && ( x <= e ) ) ? 1.0f : 0.0f;
 80044a4:	69b9      	ldr	r1, [r7, #24]
 80044a6:	69f8      	ldr	r0, [r7, #28]
 80044a8:	f7fc fdfe 	bl	80010a8 <__aeabi_fcmpge>
 80044ac:	4603      	mov	r3, r0
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d009      	beq.n	80044c6 <qFIS_RectangleMF+0x42>
 80044b2:	6979      	ldr	r1, [r7, #20]
 80044b4:	69f8      	ldr	r0, [r7, #28]
 80044b6:	f7fc fded 	bl	8001094 <__aeabi_fcmple>
 80044ba:	4603      	mov	r3, r0
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d002      	beq.n	80044c6 <qFIS_RectangleMF+0x42>
 80044c0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80044c4:	e001      	b.n	80044ca <qFIS_RectangleMF+0x46>
 80044c6:	f04f 0300 	mov.w	r3, #0
}
 80044ca:	4618      	mov	r0, r3
 80044cc:	3720      	adds	r7, #32
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bd80      	pop	{r7, pc}
	...

080044d4 <qFIS_CosineMF>:
/*============================================================================*/
static float qFIS_CosineMF( const qFIS_IO_Base_t * const in,
                            const float *p,
                            const size_t n )
{
 80044d4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80044d8:	b08a      	sub	sp, #40	; 0x28
 80044da:	af00      	add	r7, sp, #0
 80044dc:	60f8      	str	r0, [r7, #12]
 80044de:	60b9      	str	r1, [r7, #8]
 80044e0:	607a      	str	r2, [r7, #4]
    float x = in[ 0 ].value;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	623b      	str	r3, [r7, #32]
    float c, w, y;
    const float pi = 3.14159265358979323846f;
 80044e8:	4b36      	ldr	r3, [pc, #216]	; (80045c4 <qFIS_CosineMF+0xf0>)
 80044ea:	61fb      	str	r3, [r7, #28]
    (void)n;

    c = p[ 0 ];
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	61bb      	str	r3, [r7, #24]
    w = p[ 1 ];
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	3304      	adds	r3, #4
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	617b      	str	r3, [r7, #20]
    if ( ( x < ( c - ( 0.5*w ) ) ) || ( x > ( c + ( 0.5f*w ) ) ) ) {
 80044fa:	6a38      	ldr	r0, [r7, #32]
 80044fc:	f7fb ff94 	bl	8000428 <__aeabi_f2d>
 8004500:	4604      	mov	r4, r0
 8004502:	460d      	mov	r5, r1
 8004504:	69b8      	ldr	r0, [r7, #24]
 8004506:	f7fb ff8f 	bl	8000428 <__aeabi_f2d>
 800450a:	4680      	mov	r8, r0
 800450c:	4689      	mov	r9, r1
 800450e:	6978      	ldr	r0, [r7, #20]
 8004510:	f7fb ff8a 	bl	8000428 <__aeabi_f2d>
 8004514:	f04f 0200 	mov.w	r2, #0
 8004518:	4b2b      	ldr	r3, [pc, #172]	; (80045c8 <qFIS_CosineMF+0xf4>)
 800451a:	f7fb ffdd 	bl	80004d8 <__aeabi_dmul>
 800451e:	4602      	mov	r2, r0
 8004520:	460b      	mov	r3, r1
 8004522:	4640      	mov	r0, r8
 8004524:	4649      	mov	r1, r9
 8004526:	f7fb fe1f 	bl	8000168 <__aeabi_dsub>
 800452a:	4602      	mov	r2, r0
 800452c:	460b      	mov	r3, r1
 800452e:	4620      	mov	r0, r4
 8004530:	4629      	mov	r1, r5
 8004532:	f7fc fa43 	bl	80009bc <__aeabi_dcmplt>
 8004536:	4603      	mov	r3, r0
 8004538:	2b00      	cmp	r3, #0
 800453a:	d111      	bne.n	8004560 <qFIS_CosineMF+0x8c>
 800453c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8004540:	6978      	ldr	r0, [r7, #20]
 8004542:	f7fc fbff 	bl	8000d44 <__aeabi_fmul>
 8004546:	4603      	mov	r3, r0
 8004548:	69b9      	ldr	r1, [r7, #24]
 800454a:	4618      	mov	r0, r3
 800454c:	f7fc faf2 	bl	8000b34 <__addsf3>
 8004550:	4603      	mov	r3, r0
 8004552:	4619      	mov	r1, r3
 8004554:	6a38      	ldr	r0, [r7, #32]
 8004556:	f7fc fdb1 	bl	80010bc <__aeabi_fcmpgt>
 800455a:	4603      	mov	r3, r0
 800455c:	2b00      	cmp	r3, #0
 800455e:	d003      	beq.n	8004568 <qFIS_CosineMF+0x94>
        y = 0.0f;
 8004560:	f04f 0300 	mov.w	r3, #0
 8004564:	627b      	str	r3, [r7, #36]	; 0x24
 8004566:	e026      	b.n	80045b6 <qFIS_CosineMF+0xe2>
    }
    else {
        y = 0.5f*( 1.0f + QLIB_COS( 2.0f/w*pi*( x - c) ) );
 8004568:	6979      	ldr	r1, [r7, #20]
 800456a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800456e:	f7fc fc9d 	bl	8000eac <__aeabi_fdiv>
 8004572:	4603      	mov	r3, r0
 8004574:	69f9      	ldr	r1, [r7, #28]
 8004576:	4618      	mov	r0, r3
 8004578:	f7fc fbe4 	bl	8000d44 <__aeabi_fmul>
 800457c:	4603      	mov	r3, r0
 800457e:	461c      	mov	r4, r3
 8004580:	69b9      	ldr	r1, [r7, #24]
 8004582:	6a38      	ldr	r0, [r7, #32]
 8004584:	f7fc fad4 	bl	8000b30 <__aeabi_fsub>
 8004588:	4603      	mov	r3, r0
 800458a:	4619      	mov	r1, r3
 800458c:	4620      	mov	r0, r4
 800458e:	f7fc fbd9 	bl	8000d44 <__aeabi_fmul>
 8004592:	4603      	mov	r3, r0
 8004594:	4618      	mov	r0, r3
 8004596:	f7fe f857 	bl	8002648 <qFFMath_Cos>
 800459a:	4603      	mov	r3, r0
 800459c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80045a0:	4618      	mov	r0, r3
 80045a2:	f7fc fac7 	bl	8000b34 <__addsf3>
 80045a6:	4603      	mov	r3, r0
 80045a8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80045ac:	4618      	mov	r0, r3
 80045ae:	f7fc fbc9 	bl	8000d44 <__aeabi_fmul>
 80045b2:	4603      	mov	r3, r0
 80045b4:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return y;
 80045b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	3728      	adds	r7, #40	; 0x28
 80045bc:	46bd      	mov	sp, r7
 80045be:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80045c2:	bf00      	nop
 80045c4:	40490fdb 	.word	0x40490fdb
 80045c8:	3fe00000 	.word	0x3fe00000

080045cc <qFIS_ConstantMF>:
/*============================================================================*/
static float qFIS_ConstantMF( const qFIS_IO_Base_t * const in,
                              const float *p,
                              const size_t n )
{
 80045cc:	b480      	push	{r7}
 80045ce:	b085      	sub	sp, #20
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
    (void)in;
    (void)n;
    return p[ 0 ];
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	681b      	ldr	r3, [r3, #0]
}
 80045dc:	4618      	mov	r0, r3
 80045de:	3714      	adds	r7, #20
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bc80      	pop	{r7}
 80045e4:	4770      	bx	lr

080045e6 <qFIS_LinearMF>:
/*============================================================================*/
static float qFIS_LinearMF( const qFIS_IO_Base_t * const in,
                            const float *p,
                            const size_t n )
{
 80045e6:	b580      	push	{r7, lr}
 80045e8:	b086      	sub	sp, #24
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	60f8      	str	r0, [r7, #12]
 80045ee:	60b9      	str	r1, [r7, #8]
 80045f0:	607a      	str	r2, [r7, #4]
    float px = 0.0f;
 80045f2:	f04f 0300 	mov.w	r3, #0
 80045f6:	617b      	str	r3, [r7, #20]
    size_t i;

    for ( i = 0u ; i < n ; ++i ) {
 80045f8:	2300      	movs	r3, #0
 80045fa:	613b      	str	r3, [r7, #16]
 80045fc:	e01a      	b.n	8004634 <qFIS_LinearMF+0x4e>
        px += in[ i ].value*p[ i ];
 80045fe:	693a      	ldr	r2, [r7, #16]
 8004600:	4613      	mov	r3, r2
 8004602:	005b      	lsls	r3, r3, #1
 8004604:	4413      	add	r3, r2
 8004606:	009b      	lsls	r3, r3, #2
 8004608:	461a      	mov	r2, r3
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	4413      	add	r3, r2
 800460e:	6898      	ldr	r0, [r3, #8]
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	009b      	lsls	r3, r3, #2
 8004614:	68ba      	ldr	r2, [r7, #8]
 8004616:	4413      	add	r3, r2
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4619      	mov	r1, r3
 800461c:	f7fc fb92 	bl	8000d44 <__aeabi_fmul>
 8004620:	4603      	mov	r3, r0
 8004622:	4619      	mov	r1, r3
 8004624:	6978      	ldr	r0, [r7, #20]
 8004626:	f7fc fa85 	bl	8000b34 <__addsf3>
 800462a:	4603      	mov	r3, r0
 800462c:	617b      	str	r3, [r7, #20]
    for ( i = 0u ; i < n ; ++i ) {
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	3301      	adds	r3, #1
 8004632:	613b      	str	r3, [r7, #16]
 8004634:	693a      	ldr	r2, [r7, #16]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	429a      	cmp	r2, r3
 800463a:	d3e0      	bcc.n	80045fe <qFIS_LinearMF+0x18>
    }
    px += p[ i ];
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	009b      	lsls	r3, r3, #2
 8004640:	68ba      	ldr	r2, [r7, #8]
 8004642:	4413      	add	r3, r2
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4619      	mov	r1, r3
 8004648:	6978      	ldr	r0, [r7, #20]
 800464a:	f7fc fa73 	bl	8000b34 <__addsf3>
 800464e:	4603      	mov	r3, r0
 8004650:	617b      	str	r3, [r7, #20]

    return px;
 8004652:	697b      	ldr	r3, [r7, #20]
}
 8004654:	4618      	mov	r0, r3
 8004656:	3718      	adds	r7, #24
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}

0800465c <qFIS_Min>:
/*============================================================================*/
static float qFIS_Min( const float a,
                       const float b )
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	6039      	str	r1, [r7, #0]
    return qFIS_Bound( ( a < b ) ? a : b, 0.0f, 1.0f );
 8004666:	6839      	ldr	r1, [r7, #0]
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f7fc fd09 	bl	8001080 <__aeabi_fcmplt>
 800466e:	4603      	mov	r3, r0
 8004670:	2b00      	cmp	r3, #0
 8004672:	d001      	beq.n	8004678 <qFIS_Min+0x1c>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	e000      	b.n	800467a <qFIS_Min+0x1e>
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800467e:	f04f 0100 	mov.w	r1, #0
 8004682:	4618      	mov	r0, r3
 8004684:	f000 f86d 	bl	8004762 <qFIS_Bound>
 8004688:	4603      	mov	r3, r0
}
 800468a:	4618      	mov	r0, r3
 800468c:	3708      	adds	r7, #8
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}

08004692 <qFIS_Max>:
/*============================================================================*/
static float qFIS_Max( const float a,
                       const float b )
{
 8004692:	b580      	push	{r7, lr}
 8004694:	b082      	sub	sp, #8
 8004696:	af00      	add	r7, sp, #0
 8004698:	6078      	str	r0, [r7, #4]
 800469a:	6039      	str	r1, [r7, #0]
    return qFIS_Bound( ( a > b ) ? a : b, 0.0f, 1.0f );
 800469c:	6839      	ldr	r1, [r7, #0]
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f7fc fd0c 	bl	80010bc <__aeabi_fcmpgt>
 80046a4:	4603      	mov	r3, r0
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d001      	beq.n	80046ae <qFIS_Max+0x1c>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	e000      	b.n	80046b0 <qFIS_Max+0x1e>
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80046b4:	f04f 0100 	mov.w	r1, #0
 80046b8:	4618      	mov	r0, r3
 80046ba:	f000 f852 	bl	8004762 <qFIS_Bound>
 80046be:	4603      	mov	r3, r0
}
 80046c0:	4618      	mov	r0, r3
 80046c2:	3708      	adds	r7, #8
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}

080046c8 <qFIS_Prod>:
/*============================================================================*/
static float qFIS_Prod( const float a,
                        const float b )
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b082      	sub	sp, #8
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
    return qFIS_Bound( a*b, 0.0f, 1.0f );
 80046d2:	6839      	ldr	r1, [r7, #0]
 80046d4:	6878      	ldr	r0, [r7, #4]
 80046d6:	f7fc fb35 	bl	8000d44 <__aeabi_fmul>
 80046da:	4603      	mov	r3, r0
 80046dc:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80046e0:	f04f 0100 	mov.w	r1, #0
 80046e4:	4618      	mov	r0, r3
 80046e6:	f000 f83c 	bl	8004762 <qFIS_Bound>
 80046ea:	4603      	mov	r3, r0
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3708      	adds	r7, #8
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}

080046f4 <qFIS_ProbOR>:
/*============================================================================*/
static float qFIS_ProbOR( const float a,
                          const float b )
{
 80046f4:	b590      	push	{r4, r7, lr}
 80046f6:	b083      	sub	sp, #12
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
 80046fc:	6039      	str	r1, [r7, #0]
    return qFIS_Bound( a + b - ( a*b ), 0.0f, 1.0f );
 80046fe:	6839      	ldr	r1, [r7, #0]
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	f7fc fa17 	bl	8000b34 <__addsf3>
 8004706:	4603      	mov	r3, r0
 8004708:	461c      	mov	r4, r3
 800470a:	6839      	ldr	r1, [r7, #0]
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	f7fc fb19 	bl	8000d44 <__aeabi_fmul>
 8004712:	4603      	mov	r3, r0
 8004714:	4619      	mov	r1, r3
 8004716:	4620      	mov	r0, r4
 8004718:	f7fc fa0a 	bl	8000b30 <__aeabi_fsub>
 800471c:	4603      	mov	r3, r0
 800471e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004722:	f04f 0100 	mov.w	r1, #0
 8004726:	4618      	mov	r0, r3
 8004728:	f000 f81b 	bl	8004762 <qFIS_Bound>
 800472c:	4603      	mov	r3, r0
}
 800472e:	4618      	mov	r0, r3
 8004730:	370c      	adds	r7, #12
 8004732:	46bd      	mov	sp, r7
 8004734:	bd90      	pop	{r4, r7, pc}

08004736 <qFIS_Sum>:
/*============================================================================*/
static float qFIS_Sum( const float a,
                       const float b )
{
 8004736:	b580      	push	{r7, lr}
 8004738:	b082      	sub	sp, #8
 800473a:	af00      	add	r7, sp, #0
 800473c:	6078      	str	r0, [r7, #4]
 800473e:	6039      	str	r1, [r7, #0]
    return qFIS_Bound( a + b, 0.0f, 1.0f );
 8004740:	6839      	ldr	r1, [r7, #0]
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f7fc f9f6 	bl	8000b34 <__addsf3>
 8004748:	4603      	mov	r3, r0
 800474a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800474e:	f04f 0100 	mov.w	r1, #0
 8004752:	4618      	mov	r0, r3
 8004754:	f000 f805 	bl	8004762 <qFIS_Bound>
 8004758:	4603      	mov	r3, r0
}
 800475a:	4618      	mov	r0, r3
 800475c:	3708      	adds	r7, #8
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}

08004762 <qFIS_Bound>:
/*============================================================================*/
static float qFIS_Bound( float y,
                         const float yMin,
                         const float yMax )
{
 8004762:	b580      	push	{r7, lr}
 8004764:	b084      	sub	sp, #16
 8004766:	af00      	add	r7, sp, #0
 8004768:	60f8      	str	r0, [r7, #12]
 800476a:	60b9      	str	r1, [r7, #8]
 800476c:	607a      	str	r2, [r7, #4]
    (void)qFMathEx_InRangeCoerce( &y, yMin, yMax );
 800476e:	f107 030c 	add.w	r3, r7, #12
 8004772:	687a      	ldr	r2, [r7, #4]
 8004774:	68b9      	ldr	r1, [r7, #8]
 8004776:	4618      	mov	r0, r3
 8004778:	f000 f805 	bl	8004786 <qFMathEx_InRangeCoerce>

    return y;
 800477c:	68fb      	ldr	r3, [r7, #12]
}
 800477e:	4618      	mov	r0, r3
 8004780:	3710      	adds	r7, #16
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}

08004786 <qFMathEx_InRangeCoerce>:
}
/*============================================================================*/
bool qFMathEx_InRangeCoerce( float * const x,
                             const float lowerL,
                             const float upperL )
{
 8004786:	b580      	push	{r7, lr}
 8004788:	b086      	sub	sp, #24
 800478a:	af00      	add	r7, sp, #0
 800478c:	60f8      	str	r0, [r7, #12]
 800478e:	60b9      	str	r1, [r7, #8]
 8004790:	607a      	str	r2, [r7, #4]
    bool retVal = false;
 8004792:	2300      	movs	r3, #0
 8004794:	75fb      	strb	r3, [r7, #23]

    if ( 1 == (int)QLIB_ISNAN( x[ 0 ] ) ) {
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4618      	mov	r0, r3
 800479c:	f7fd fe9d 	bl	80024da <qFFMath_IsNaN>
 80047a0:	4603      	mov	r3, r0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d003      	beq.n	80047ae <qFMathEx_InRangeCoerce+0x28>
        x[ 0 ] = lowerL;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	68ba      	ldr	r2, [r7, #8]
 80047aa:	601a      	str	r2, [r3, #0]
 80047ac:	e01b      	b.n	80047e6 <qFMathEx_InRangeCoerce+0x60>
    }
    else {
        if ( x[ 0 ] < lowerL ) {
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4619      	mov	r1, r3
 80047b4:	68b8      	ldr	r0, [r7, #8]
 80047b6:	f7fc fc81 	bl	80010bc <__aeabi_fcmpgt>
 80047ba:	4603      	mov	r3, r0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d003      	beq.n	80047c8 <qFMathEx_InRangeCoerce+0x42>
            x[ 0 ] = lowerL;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	68ba      	ldr	r2, [r7, #8]
 80047c4:	601a      	str	r2, [r3, #0]
 80047c6:	e00e      	b.n	80047e6 <qFMathEx_InRangeCoerce+0x60>
        }
        else if ( x[ 0 ] > upperL ) {
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4619      	mov	r1, r3
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	f7fc fc56 	bl	8001080 <__aeabi_fcmplt>
 80047d4:	4603      	mov	r3, r0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d003      	beq.n	80047e2 <qFMathEx_InRangeCoerce+0x5c>
            x[ 0 ] = upperL;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	687a      	ldr	r2, [r7, #4]
 80047de:	601a      	str	r2, [r3, #0]
 80047e0:	e001      	b.n	80047e6 <qFMathEx_InRangeCoerce+0x60>
        }
        else {
            retVal = true;
 80047e2:	2301      	movs	r3, #1
 80047e4:	75fb      	strb	r3, [r7, #23]
        }
    }

    return retVal;
 80047e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3718      	adds	r7, #24
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <qFMathEx_AlmostEqual>:
/*============================================================================*/
bool qFMathEx_AlmostEqual( const float a,
                           const float b,
                           const float tol )
{
 80047f0:	b5b0      	push	{r4, r5, r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	60f8      	str	r0, [r7, #12]
 80047f8:	60b9      	str	r1, [r7, #8]
 80047fa:	607a      	str	r2, [r7, #4]
    return ( QLIB_ABS( a - b ) <= QLIB_ABS( tol ) );
 80047fc:	68b9      	ldr	r1, [r7, #8]
 80047fe:	68f8      	ldr	r0, [r7, #12]
 8004800:	f7fc f996 	bl	8000b30 <__aeabi_fsub>
 8004804:	4603      	mov	r3, r0
 8004806:	4618      	mov	r0, r3
 8004808:	f7fd fe78 	bl	80024fc <qFFMath_Abs>
 800480c:	4604      	mov	r4, r0
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f7fd fe74 	bl	80024fc <qFFMath_Abs>
 8004814:	4603      	mov	r3, r0
 8004816:	2201      	movs	r2, #1
 8004818:	4615      	mov	r5, r2
 800481a:	4619      	mov	r1, r3
 800481c:	4620      	mov	r0, r4
 800481e:	f7fc fc39 	bl	8001094 <__aeabi_fcmple>
 8004822:	4603      	mov	r3, r0
 8004824:	2b00      	cmp	r3, #0
 8004826:	d101      	bne.n	800482c <qFMathEx_AlmostEqual+0x3c>
 8004828:	2300      	movs	r3, #0
 800482a:	461d      	mov	r5, r3
 800482c:	b2eb      	uxtb	r3, r5
}
 800482e:	4618      	mov	r0, r3
 8004830:	3710      	adds	r7, #16
 8004832:	46bd      	mov	sp, r7
 8004834:	bdb0      	pop	{r4, r5, r7, pc}

08004836 <qFMathEx_Equal>:
/*============================================================================*/
bool qFMathEx_Equal( const float a,
                     const float b )
{
 8004836:	b580      	push	{r7, lr}
 8004838:	b082      	sub	sp, #8
 800483a:	af00      	add	r7, sp, #0
 800483c:	6078      	str	r0, [r7, #4]
 800483e:	6039      	str	r1, [r7, #0]
    return qFMathEx_AlmostEqual( a, b, FLT_MIN );
 8004840:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8004844:	6839      	ldr	r1, [r7, #0]
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f7ff ffd2 	bl	80047f0 <qFMathEx_AlmostEqual>
 800484c:	4603      	mov	r3, r0
}
 800484e:	4618      	mov	r0, r3
 8004850:	3708      	adds	r7, #8
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
	...

08004858 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004858:	b480      	push	{r7}
 800485a:	b085      	sub	sp, #20
 800485c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800485e:	4b15      	ldr	r3, [pc, #84]	; (80048b4 <HAL_MspInit+0x5c>)
 8004860:	699b      	ldr	r3, [r3, #24]
 8004862:	4a14      	ldr	r2, [pc, #80]	; (80048b4 <HAL_MspInit+0x5c>)
 8004864:	f043 0301 	orr.w	r3, r3, #1
 8004868:	6193      	str	r3, [r2, #24]
 800486a:	4b12      	ldr	r3, [pc, #72]	; (80048b4 <HAL_MspInit+0x5c>)
 800486c:	699b      	ldr	r3, [r3, #24]
 800486e:	f003 0301 	and.w	r3, r3, #1
 8004872:	60bb      	str	r3, [r7, #8]
 8004874:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004876:	4b0f      	ldr	r3, [pc, #60]	; (80048b4 <HAL_MspInit+0x5c>)
 8004878:	69db      	ldr	r3, [r3, #28]
 800487a:	4a0e      	ldr	r2, [pc, #56]	; (80048b4 <HAL_MspInit+0x5c>)
 800487c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004880:	61d3      	str	r3, [r2, #28]
 8004882:	4b0c      	ldr	r3, [pc, #48]	; (80048b4 <HAL_MspInit+0x5c>)
 8004884:	69db      	ldr	r3, [r3, #28]
 8004886:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800488a:	607b      	str	r3, [r7, #4]
 800488c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800488e:	4b0a      	ldr	r3, [pc, #40]	; (80048b8 <HAL_MspInit+0x60>)
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	60fb      	str	r3, [r7, #12]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800489a:	60fb      	str	r3, [r7, #12]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80048a2:	60fb      	str	r3, [r7, #12]
 80048a4:	4a04      	ldr	r2, [pc, #16]	; (80048b8 <HAL_MspInit+0x60>)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80048aa:	bf00      	nop
 80048ac:	3714      	adds	r7, #20
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bc80      	pop	{r7}
 80048b2:	4770      	bx	lr
 80048b4:	40021000 	.word	0x40021000
 80048b8:	40010000 	.word	0x40010000

080048bc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b08a      	sub	sp, #40	; 0x28
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048c4:	f107 0314 	add.w	r3, r7, #20
 80048c8:	2200      	movs	r2, #0
 80048ca:	601a      	str	r2, [r3, #0]
 80048cc:	605a      	str	r2, [r3, #4]
 80048ce:	609a      	str	r2, [r3, #8]
 80048d0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a1d      	ldr	r2, [pc, #116]	; (800494c <HAL_I2C_MspInit+0x90>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d132      	bne.n	8004942 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048dc:	4b1c      	ldr	r3, [pc, #112]	; (8004950 <HAL_I2C_MspInit+0x94>)
 80048de:	699b      	ldr	r3, [r3, #24]
 80048e0:	4a1b      	ldr	r2, [pc, #108]	; (8004950 <HAL_I2C_MspInit+0x94>)
 80048e2:	f043 0308 	orr.w	r3, r3, #8
 80048e6:	6193      	str	r3, [r2, #24]
 80048e8:	4b19      	ldr	r3, [pc, #100]	; (8004950 <HAL_I2C_MspInit+0x94>)
 80048ea:	699b      	ldr	r3, [r3, #24]
 80048ec:	f003 0308 	and.w	r3, r3, #8
 80048f0:	613b      	str	r3, [r7, #16]
 80048f2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80048f4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80048f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80048fa:	2312      	movs	r3, #18
 80048fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80048fe:	2303      	movs	r3, #3
 8004900:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004902:	f107 0314 	add.w	r3, r7, #20
 8004906:	4619      	mov	r1, r3
 8004908:	4812      	ldr	r0, [pc, #72]	; (8004954 <HAL_I2C_MspInit+0x98>)
 800490a:	f000 fbf9 	bl	8005100 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800490e:	4b12      	ldr	r3, [pc, #72]	; (8004958 <HAL_I2C_MspInit+0x9c>)
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	627b      	str	r3, [r7, #36]	; 0x24
 8004914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004916:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800491a:	627b      	str	r3, [r7, #36]	; 0x24
 800491c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800491e:	f043 0302 	orr.w	r3, r3, #2
 8004922:	627b      	str	r3, [r7, #36]	; 0x24
 8004924:	4a0c      	ldr	r2, [pc, #48]	; (8004958 <HAL_I2C_MspInit+0x9c>)
 8004926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004928:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800492a:	4b09      	ldr	r3, [pc, #36]	; (8004950 <HAL_I2C_MspInit+0x94>)
 800492c:	69db      	ldr	r3, [r3, #28]
 800492e:	4a08      	ldr	r2, [pc, #32]	; (8004950 <HAL_I2C_MspInit+0x94>)
 8004930:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004934:	61d3      	str	r3, [r2, #28]
 8004936:	4b06      	ldr	r3, [pc, #24]	; (8004950 <HAL_I2C_MspInit+0x94>)
 8004938:	69db      	ldr	r3, [r3, #28]
 800493a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800493e:	60fb      	str	r3, [r7, #12]
 8004940:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004942:	bf00      	nop
 8004944:	3728      	adds	r7, #40	; 0x28
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	40005400 	.word	0x40005400
 8004950:	40021000 	.word	0x40021000
 8004954:	40010c00 	.word	0x40010c00
 8004958:	40010000 	.word	0x40010000

0800495c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b084      	sub	sp, #16
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a0d      	ldr	r2, [pc, #52]	; (80049a0 <HAL_TIM_Base_MspInit+0x44>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d113      	bne.n	8004996 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800496e:	4b0d      	ldr	r3, [pc, #52]	; (80049a4 <HAL_TIM_Base_MspInit+0x48>)
 8004970:	699b      	ldr	r3, [r3, #24]
 8004972:	4a0c      	ldr	r2, [pc, #48]	; (80049a4 <HAL_TIM_Base_MspInit+0x48>)
 8004974:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004978:	6193      	str	r3, [r2, #24]
 800497a:	4b0a      	ldr	r3, [pc, #40]	; (80049a4 <HAL_TIM_Base_MspInit+0x48>)
 800497c:	699b      	ldr	r3, [r3, #24]
 800497e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004982:	60fb      	str	r3, [r7, #12]
 8004984:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8004986:	2200      	movs	r2, #0
 8004988:	2100      	movs	r1, #0
 800498a:	2019      	movs	r0, #25
 800498c:	f000 facf 	bl	8004f2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8004990:	2019      	movs	r0, #25
 8004992:	f000 fae8 	bl	8004f66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8004996:	bf00      	nop
 8004998:	3710      	adds	r7, #16
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}
 800499e:	bf00      	nop
 80049a0:	40012c00 	.word	0x40012c00
 80049a4:	40021000 	.word	0x40021000

080049a8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b085      	sub	sp, #20
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a12      	ldr	r2, [pc, #72]	; (8004a00 <HAL_TIM_PWM_MspInit+0x58>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d10c      	bne.n	80049d4 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80049ba:	4b12      	ldr	r3, [pc, #72]	; (8004a04 <HAL_TIM_PWM_MspInit+0x5c>)
 80049bc:	69db      	ldr	r3, [r3, #28]
 80049be:	4a11      	ldr	r2, [pc, #68]	; (8004a04 <HAL_TIM_PWM_MspInit+0x5c>)
 80049c0:	f043 0302 	orr.w	r3, r3, #2
 80049c4:	61d3      	str	r3, [r2, #28]
 80049c6:	4b0f      	ldr	r3, [pc, #60]	; (8004a04 <HAL_TIM_PWM_MspInit+0x5c>)
 80049c8:	69db      	ldr	r3, [r3, #28]
 80049ca:	f003 0302 	and.w	r3, r3, #2
 80049ce:	60fb      	str	r3, [r7, #12]
 80049d0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80049d2:	e010      	b.n	80049f6 <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM4)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a0b      	ldr	r2, [pc, #44]	; (8004a08 <HAL_TIM_PWM_MspInit+0x60>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d10b      	bne.n	80049f6 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80049de:	4b09      	ldr	r3, [pc, #36]	; (8004a04 <HAL_TIM_PWM_MspInit+0x5c>)
 80049e0:	69db      	ldr	r3, [r3, #28]
 80049e2:	4a08      	ldr	r2, [pc, #32]	; (8004a04 <HAL_TIM_PWM_MspInit+0x5c>)
 80049e4:	f043 0304 	orr.w	r3, r3, #4
 80049e8:	61d3      	str	r3, [r2, #28]
 80049ea:	4b06      	ldr	r3, [pc, #24]	; (8004a04 <HAL_TIM_PWM_MspInit+0x5c>)
 80049ec:	69db      	ldr	r3, [r3, #28]
 80049ee:	f003 0304 	and.w	r3, r3, #4
 80049f2:	60bb      	str	r3, [r7, #8]
 80049f4:	68bb      	ldr	r3, [r7, #8]
}
 80049f6:	bf00      	nop
 80049f8:	3714      	adds	r7, #20
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bc80      	pop	{r7}
 80049fe:	4770      	bx	lr
 8004a00:	40000400 	.word	0x40000400
 8004a04:	40021000 	.word	0x40021000
 8004a08:	40000800 	.word	0x40000800

08004a0c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b08a      	sub	sp, #40	; 0x28
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a14:	f107 0314 	add.w	r3, r7, #20
 8004a18:	2200      	movs	r2, #0
 8004a1a:	601a      	str	r2, [r3, #0]
 8004a1c:	605a      	str	r2, [r3, #4]
 8004a1e:	609a      	str	r2, [r3, #8]
 8004a20:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a27      	ldr	r2, [pc, #156]	; (8004ac4 <HAL_TIM_MspPostInit+0xb8>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d12a      	bne.n	8004a82 <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a2c:	4b26      	ldr	r3, [pc, #152]	; (8004ac8 <HAL_TIM_MspPostInit+0xbc>)
 8004a2e:	699b      	ldr	r3, [r3, #24]
 8004a30:	4a25      	ldr	r2, [pc, #148]	; (8004ac8 <HAL_TIM_MspPostInit+0xbc>)
 8004a32:	f043 0308 	orr.w	r3, r3, #8
 8004a36:	6193      	str	r3, [r2, #24]
 8004a38:	4b23      	ldr	r3, [pc, #140]	; (8004ac8 <HAL_TIM_MspPostInit+0xbc>)
 8004a3a:	699b      	ldr	r3, [r3, #24]
 8004a3c:	f003 0308 	and.w	r3, r3, #8
 8004a40:	613b      	str	r3, [r7, #16]
 8004a42:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8004a44:	2330      	movs	r3, #48	; 0x30
 8004a46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a48:	2302      	movs	r3, #2
 8004a4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a4c:	2302      	movs	r3, #2
 8004a4e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a50:	f107 0314 	add.w	r3, r7, #20
 8004a54:	4619      	mov	r1, r3
 8004a56:	481d      	ldr	r0, [pc, #116]	; (8004acc <HAL_TIM_MspPostInit+0xc0>)
 8004a58:	f000 fb52 	bl	8005100 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8004a5c:	4b1c      	ldr	r3, [pc, #112]	; (8004ad0 <HAL_TIM_MspPostInit+0xc4>)
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	627b      	str	r3, [r7, #36]	; 0x24
 8004a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a64:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004a68:	627b      	str	r3, [r7, #36]	; 0x24
 8004a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a6c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004a70:	627b      	str	r3, [r7, #36]	; 0x24
 8004a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a74:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004a78:	627b      	str	r3, [r7, #36]	; 0x24
 8004a7a:	4a15      	ldr	r2, [pc, #84]	; (8004ad0 <HAL_TIM_MspPostInit+0xc4>)
 8004a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a7e:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8004a80:	e01c      	b.n	8004abc <HAL_TIM_MspPostInit+0xb0>
  else if(htim->Instance==TIM4)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a13      	ldr	r2, [pc, #76]	; (8004ad4 <HAL_TIM_MspPostInit+0xc8>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d117      	bne.n	8004abc <HAL_TIM_MspPostInit+0xb0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a8c:	4b0e      	ldr	r3, [pc, #56]	; (8004ac8 <HAL_TIM_MspPostInit+0xbc>)
 8004a8e:	699b      	ldr	r3, [r3, #24]
 8004a90:	4a0d      	ldr	r2, [pc, #52]	; (8004ac8 <HAL_TIM_MspPostInit+0xbc>)
 8004a92:	f043 0308 	orr.w	r3, r3, #8
 8004a96:	6193      	str	r3, [r2, #24]
 8004a98:	4b0b      	ldr	r3, [pc, #44]	; (8004ac8 <HAL_TIM_MspPostInit+0xbc>)
 8004a9a:	699b      	ldr	r3, [r3, #24]
 8004a9c:	f003 0308 	and.w	r3, r3, #8
 8004aa0:	60fb      	str	r3, [r7, #12]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004aa4:	23c0      	movs	r3, #192	; 0xc0
 8004aa6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004aa8:	2302      	movs	r3, #2
 8004aaa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004aac:	2302      	movs	r3, #2
 8004aae:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ab0:	f107 0314 	add.w	r3, r7, #20
 8004ab4:	4619      	mov	r1, r3
 8004ab6:	4805      	ldr	r0, [pc, #20]	; (8004acc <HAL_TIM_MspPostInit+0xc0>)
 8004ab8:	f000 fb22 	bl	8005100 <HAL_GPIO_Init>
}
 8004abc:	bf00      	nop
 8004abe:	3728      	adds	r7, #40	; 0x28
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	40000400 	.word	0x40000400
 8004ac8:	40021000 	.word	0x40021000
 8004acc:	40010c00 	.word	0x40010c00
 8004ad0:	40010000 	.word	0x40010000
 8004ad4:	40000800 	.word	0x40000800

08004ad8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b088      	sub	sp, #32
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ae0:	f107 0310 	add.w	r3, r7, #16
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	601a      	str	r2, [r3, #0]
 8004ae8:	605a      	str	r2, [r3, #4]
 8004aea:	609a      	str	r2, [r3, #8]
 8004aec:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a20      	ldr	r2, [pc, #128]	; (8004b74 <HAL_UART_MspInit+0x9c>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d139      	bne.n	8004b6c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004af8:	4b1f      	ldr	r3, [pc, #124]	; (8004b78 <HAL_UART_MspInit+0xa0>)
 8004afa:	699b      	ldr	r3, [r3, #24]
 8004afc:	4a1e      	ldr	r2, [pc, #120]	; (8004b78 <HAL_UART_MspInit+0xa0>)
 8004afe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004b02:	6193      	str	r3, [r2, #24]
 8004b04:	4b1c      	ldr	r3, [pc, #112]	; (8004b78 <HAL_UART_MspInit+0xa0>)
 8004b06:	699b      	ldr	r3, [r3, #24]
 8004b08:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b0c:	60fb      	str	r3, [r7, #12]
 8004b0e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b10:	4b19      	ldr	r3, [pc, #100]	; (8004b78 <HAL_UART_MspInit+0xa0>)
 8004b12:	699b      	ldr	r3, [r3, #24]
 8004b14:	4a18      	ldr	r2, [pc, #96]	; (8004b78 <HAL_UART_MspInit+0xa0>)
 8004b16:	f043 0304 	orr.w	r3, r3, #4
 8004b1a:	6193      	str	r3, [r2, #24]
 8004b1c:	4b16      	ldr	r3, [pc, #88]	; (8004b78 <HAL_UART_MspInit+0xa0>)
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	f003 0304 	and.w	r3, r3, #4
 8004b24:	60bb      	str	r3, [r7, #8]
 8004b26:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004b28:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004b2c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b2e:	2302      	movs	r3, #2
 8004b30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004b32:	2303      	movs	r3, #3
 8004b34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b36:	f107 0310 	add.w	r3, r7, #16
 8004b3a:	4619      	mov	r1, r3
 8004b3c:	480f      	ldr	r0, [pc, #60]	; (8004b7c <HAL_UART_MspInit+0xa4>)
 8004b3e:	f000 fadf 	bl	8005100 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004b42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b50:	f107 0310 	add.w	r3, r7, #16
 8004b54:	4619      	mov	r1, r3
 8004b56:	4809      	ldr	r0, [pc, #36]	; (8004b7c <HAL_UART_MspInit+0xa4>)
 8004b58:	f000 fad2 	bl	8005100 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	2100      	movs	r1, #0
 8004b60:	2025      	movs	r0, #37	; 0x25
 8004b62:	f000 f9e4 	bl	8004f2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004b66:	2025      	movs	r0, #37	; 0x25
 8004b68:	f000 f9fd 	bl	8004f66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004b6c:	bf00      	nop
 8004b6e:	3720      	adds	r7, #32
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}
 8004b74:	40013800 	.word	0x40013800
 8004b78:	40021000 	.word	0x40021000
 8004b7c:	40010800 	.word	0x40010800

08004b80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004b80:	b480      	push	{r7}
 8004b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004b84:	e7fe      	b.n	8004b84 <NMI_Handler+0x4>

08004b86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004b86:	b480      	push	{r7}
 8004b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004b8a:	e7fe      	b.n	8004b8a <HardFault_Handler+0x4>

08004b8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004b90:	e7fe      	b.n	8004b90 <MemManage_Handler+0x4>

08004b92 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004b92:	b480      	push	{r7}
 8004b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004b96:	e7fe      	b.n	8004b96 <BusFault_Handler+0x4>

08004b98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004b9c:	e7fe      	b.n	8004b9c <UsageFault_Handler+0x4>

08004b9e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004b9e:	b480      	push	{r7}
 8004ba0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004ba2:	bf00      	nop
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bc80      	pop	{r7}
 8004ba8:	4770      	bx	lr

08004baa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004baa:	b480      	push	{r7}
 8004bac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004bae:	bf00      	nop
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bc80      	pop	{r7}
 8004bb4:	4770      	bx	lr

08004bb6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004bb6:	b480      	push	{r7}
 8004bb8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004bba:	bf00      	nop
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bc80      	pop	{r7}
 8004bc0:	4770      	bx	lr

08004bc2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004bc2:	b580      	push	{r7, lr}
 8004bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004bc6:	f000 f8bf 	bl	8004d48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004bca:	bf00      	nop
 8004bcc:	bd80      	pop	{r7, pc}
	...

08004bd0 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004bd4:	4802      	ldr	r0, [pc, #8]	; (8004be0 <TIM1_UP_IRQHandler+0x10>)
 8004bd6:	f002 fa2d 	bl	8007034 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8004bda:	bf00      	nop
 8004bdc:	bd80      	pop	{r7, pc}
 8004bde:	bf00      	nop
 8004be0:	200003ec 	.word	0x200003ec

08004be4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004be8:	4802      	ldr	r0, [pc, #8]	; (8004bf4 <USART1_IRQHandler+0x10>)
 8004bea:	f003 f8c1 	bl	8007d70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004bee:	bf00      	nop
 8004bf0:	bd80      	pop	{r7, pc}
 8004bf2:	bf00      	nop
 8004bf4:	200004c4 	.word	0x200004c4

08004bf8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b086      	sub	sp, #24
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004c00:	4a14      	ldr	r2, [pc, #80]	; (8004c54 <_sbrk+0x5c>)
 8004c02:	4b15      	ldr	r3, [pc, #84]	; (8004c58 <_sbrk+0x60>)
 8004c04:	1ad3      	subs	r3, r2, r3
 8004c06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004c0c:	4b13      	ldr	r3, [pc, #76]	; (8004c5c <_sbrk+0x64>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d102      	bne.n	8004c1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004c14:	4b11      	ldr	r3, [pc, #68]	; (8004c5c <_sbrk+0x64>)
 8004c16:	4a12      	ldr	r2, [pc, #72]	; (8004c60 <_sbrk+0x68>)
 8004c18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004c1a:	4b10      	ldr	r3, [pc, #64]	; (8004c5c <_sbrk+0x64>)
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	4413      	add	r3, r2
 8004c22:	693a      	ldr	r2, [r7, #16]
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d207      	bcs.n	8004c38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004c28:	f003 fe1a 	bl	8008860 <__errno>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	220c      	movs	r2, #12
 8004c30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004c32:	f04f 33ff 	mov.w	r3, #4294967295
 8004c36:	e009      	b.n	8004c4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004c38:	4b08      	ldr	r3, [pc, #32]	; (8004c5c <_sbrk+0x64>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004c3e:	4b07      	ldr	r3, [pc, #28]	; (8004c5c <_sbrk+0x64>)
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	4413      	add	r3, r2
 8004c46:	4a05      	ldr	r2, [pc, #20]	; (8004c5c <_sbrk+0x64>)
 8004c48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3718      	adds	r7, #24
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}
 8004c54:	20005000 	.word	0x20005000
 8004c58:	00000400 	.word	0x00000400
 8004c5c:	200005dc 	.word	0x200005dc
 8004c60:	20000730 	.word	0x20000730

08004c64 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004c64:	b480      	push	{r7}
 8004c66:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004c68:	bf00      	nop
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bc80      	pop	{r7}
 8004c6e:	4770      	bx	lr

08004c70 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004c70:	f7ff fff8 	bl	8004c64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004c74:	480b      	ldr	r0, [pc, #44]	; (8004ca4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8004c76:	490c      	ldr	r1, [pc, #48]	; (8004ca8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8004c78:	4a0c      	ldr	r2, [pc, #48]	; (8004cac <LoopFillZerobss+0x16>)
  movs r3, #0
 8004c7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004c7c:	e002      	b.n	8004c84 <LoopCopyDataInit>

08004c7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004c7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004c80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004c82:	3304      	adds	r3, #4

08004c84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004c84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004c86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004c88:	d3f9      	bcc.n	8004c7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004c8a:	4a09      	ldr	r2, [pc, #36]	; (8004cb0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8004c8c:	4c09      	ldr	r4, [pc, #36]	; (8004cb4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004c8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004c90:	e001      	b.n	8004c96 <LoopFillZerobss>

08004c92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004c92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004c94:	3204      	adds	r2, #4

08004c96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004c96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004c98:	d3fb      	bcc.n	8004c92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004c9a:	f003 fde7 	bl	800886c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004c9e:	f7fc fbf7 	bl	8001490 <main>
  bx lr
 8004ca2:	4770      	bx	lr
  ldr r0, =_sdata
 8004ca4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004ca8:	20000118 	.word	0x20000118
  ldr r2, =_sidata
 8004cac:	08009c00 	.word	0x08009c00
  ldr r2, =_sbss
 8004cb0:	20000118 	.word	0x20000118
  ldr r4, =_ebss
 8004cb4:	2000072c 	.word	0x2000072c

08004cb8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004cb8:	e7fe      	b.n	8004cb8 <ADC1_2_IRQHandler>
	...

08004cbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004cc0:	4b08      	ldr	r3, [pc, #32]	; (8004ce4 <HAL_Init+0x28>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a07      	ldr	r2, [pc, #28]	; (8004ce4 <HAL_Init+0x28>)
 8004cc6:	f043 0310 	orr.w	r3, r3, #16
 8004cca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ccc:	2003      	movs	r0, #3
 8004cce:	f000 f923 	bl	8004f18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004cd2:	200f      	movs	r0, #15
 8004cd4:	f000 f808 	bl	8004ce8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004cd8:	f7ff fdbe 	bl	8004858 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004cdc:	2300      	movs	r3, #0
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	40022000 	.word	0x40022000

08004ce8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004cf0:	4b12      	ldr	r3, [pc, #72]	; (8004d3c <HAL_InitTick+0x54>)
 8004cf2:	681a      	ldr	r2, [r3, #0]
 8004cf4:	4b12      	ldr	r3, [pc, #72]	; (8004d40 <HAL_InitTick+0x58>)
 8004cf6:	781b      	ldrb	r3, [r3, #0]
 8004cf8:	4619      	mov	r1, r3
 8004cfa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004cfe:	fbb3 f3f1 	udiv	r3, r3, r1
 8004d02:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d06:	4618      	mov	r0, r3
 8004d08:	f000 f93b 	bl	8004f82 <HAL_SYSTICK_Config>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d001      	beq.n	8004d16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	e00e      	b.n	8004d34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2b0f      	cmp	r3, #15
 8004d1a:	d80a      	bhi.n	8004d32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	6879      	ldr	r1, [r7, #4]
 8004d20:	f04f 30ff 	mov.w	r0, #4294967295
 8004d24:	f000 f903 	bl	8004f2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004d28:	4a06      	ldr	r2, [pc, #24]	; (8004d44 <HAL_InitTick+0x5c>)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	e000      	b.n	8004d34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3708      	adds	r7, #8
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}
 8004d3c:	200000ac 	.word	0x200000ac
 8004d40:	200000b4 	.word	0x200000b4
 8004d44:	200000b0 	.word	0x200000b0

08004d48 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004d4c:	4b05      	ldr	r3, [pc, #20]	; (8004d64 <HAL_IncTick+0x1c>)
 8004d4e:	781b      	ldrb	r3, [r3, #0]
 8004d50:	461a      	mov	r2, r3
 8004d52:	4b05      	ldr	r3, [pc, #20]	; (8004d68 <HAL_IncTick+0x20>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4413      	add	r3, r2
 8004d58:	4a03      	ldr	r2, [pc, #12]	; (8004d68 <HAL_IncTick+0x20>)
 8004d5a:	6013      	str	r3, [r2, #0]
}
 8004d5c:	bf00      	nop
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bc80      	pop	{r7}
 8004d62:	4770      	bx	lr
 8004d64:	200000b4 	.word	0x200000b4
 8004d68:	200005e0 	.word	0x200005e0

08004d6c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	af00      	add	r7, sp, #0
  return uwTick;
 8004d70:	4b02      	ldr	r3, [pc, #8]	; (8004d7c <HAL_GetTick+0x10>)
 8004d72:	681b      	ldr	r3, [r3, #0]
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bc80      	pop	{r7}
 8004d7a:	4770      	bx	lr
 8004d7c:	200005e0 	.word	0x200005e0

08004d80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b085      	sub	sp, #20
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	f003 0307 	and.w	r3, r3, #7
 8004d8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004d90:	4b0c      	ldr	r3, [pc, #48]	; (8004dc4 <__NVIC_SetPriorityGrouping+0x44>)
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004d96:	68ba      	ldr	r2, [r7, #8]
 8004d98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004d9c:	4013      	ands	r3, r2
 8004d9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004da8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004dac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004db0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004db2:	4a04      	ldr	r2, [pc, #16]	; (8004dc4 <__NVIC_SetPriorityGrouping+0x44>)
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	60d3      	str	r3, [r2, #12]
}
 8004db8:	bf00      	nop
 8004dba:	3714      	adds	r7, #20
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bc80      	pop	{r7}
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	e000ed00 	.word	0xe000ed00

08004dc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004dcc:	4b04      	ldr	r3, [pc, #16]	; (8004de0 <__NVIC_GetPriorityGrouping+0x18>)
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	0a1b      	lsrs	r3, r3, #8
 8004dd2:	f003 0307 	and.w	r3, r3, #7
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bc80      	pop	{r7}
 8004ddc:	4770      	bx	lr
 8004dde:	bf00      	nop
 8004de0:	e000ed00 	.word	0xe000ed00

08004de4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b083      	sub	sp, #12
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	4603      	mov	r3, r0
 8004dec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	db0b      	blt.n	8004e0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004df6:	79fb      	ldrb	r3, [r7, #7]
 8004df8:	f003 021f 	and.w	r2, r3, #31
 8004dfc:	4906      	ldr	r1, [pc, #24]	; (8004e18 <__NVIC_EnableIRQ+0x34>)
 8004dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e02:	095b      	lsrs	r3, r3, #5
 8004e04:	2001      	movs	r0, #1
 8004e06:	fa00 f202 	lsl.w	r2, r0, r2
 8004e0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004e0e:	bf00      	nop
 8004e10:	370c      	adds	r7, #12
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bc80      	pop	{r7}
 8004e16:	4770      	bx	lr
 8004e18:	e000e100 	.word	0xe000e100

08004e1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b083      	sub	sp, #12
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	4603      	mov	r3, r0
 8004e24:	6039      	str	r1, [r7, #0]
 8004e26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	db0a      	blt.n	8004e46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	b2da      	uxtb	r2, r3
 8004e34:	490c      	ldr	r1, [pc, #48]	; (8004e68 <__NVIC_SetPriority+0x4c>)
 8004e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e3a:	0112      	lsls	r2, r2, #4
 8004e3c:	b2d2      	uxtb	r2, r2
 8004e3e:	440b      	add	r3, r1
 8004e40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004e44:	e00a      	b.n	8004e5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	b2da      	uxtb	r2, r3
 8004e4a:	4908      	ldr	r1, [pc, #32]	; (8004e6c <__NVIC_SetPriority+0x50>)
 8004e4c:	79fb      	ldrb	r3, [r7, #7]
 8004e4e:	f003 030f 	and.w	r3, r3, #15
 8004e52:	3b04      	subs	r3, #4
 8004e54:	0112      	lsls	r2, r2, #4
 8004e56:	b2d2      	uxtb	r2, r2
 8004e58:	440b      	add	r3, r1
 8004e5a:	761a      	strb	r2, [r3, #24]
}
 8004e5c:	bf00      	nop
 8004e5e:	370c      	adds	r7, #12
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bc80      	pop	{r7}
 8004e64:	4770      	bx	lr
 8004e66:	bf00      	nop
 8004e68:	e000e100 	.word	0xe000e100
 8004e6c:	e000ed00 	.word	0xe000ed00

08004e70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e70:	b480      	push	{r7}
 8004e72:	b089      	sub	sp, #36	; 0x24
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	60f8      	str	r0, [r7, #12]
 8004e78:	60b9      	str	r1, [r7, #8]
 8004e7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f003 0307 	and.w	r3, r3, #7
 8004e82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e84:	69fb      	ldr	r3, [r7, #28]
 8004e86:	f1c3 0307 	rsb	r3, r3, #7
 8004e8a:	2b04      	cmp	r3, #4
 8004e8c:	bf28      	it	cs
 8004e8e:	2304      	movcs	r3, #4
 8004e90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	3304      	adds	r3, #4
 8004e96:	2b06      	cmp	r3, #6
 8004e98:	d902      	bls.n	8004ea0 <NVIC_EncodePriority+0x30>
 8004e9a:	69fb      	ldr	r3, [r7, #28]
 8004e9c:	3b03      	subs	r3, #3
 8004e9e:	e000      	b.n	8004ea2 <NVIC_EncodePriority+0x32>
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ea8:	69bb      	ldr	r3, [r7, #24]
 8004eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8004eae:	43da      	mvns	r2, r3
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	401a      	ands	r2, r3
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004eb8:	f04f 31ff 	mov.w	r1, #4294967295
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8004ec2:	43d9      	mvns	r1, r3
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ec8:	4313      	orrs	r3, r2
         );
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3724      	adds	r7, #36	; 0x24
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bc80      	pop	{r7}
 8004ed2:	4770      	bx	lr

08004ed4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b082      	sub	sp, #8
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	3b01      	subs	r3, #1
 8004ee0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004ee4:	d301      	bcc.n	8004eea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e00f      	b.n	8004f0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004eea:	4a0a      	ldr	r2, [pc, #40]	; (8004f14 <SysTick_Config+0x40>)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	3b01      	subs	r3, #1
 8004ef0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004ef2:	210f      	movs	r1, #15
 8004ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ef8:	f7ff ff90 	bl	8004e1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004efc:	4b05      	ldr	r3, [pc, #20]	; (8004f14 <SysTick_Config+0x40>)
 8004efe:	2200      	movs	r2, #0
 8004f00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004f02:	4b04      	ldr	r3, [pc, #16]	; (8004f14 <SysTick_Config+0x40>)
 8004f04:	2207      	movs	r2, #7
 8004f06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004f08:	2300      	movs	r3, #0
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3708      	adds	r7, #8
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}
 8004f12:	bf00      	nop
 8004f14:	e000e010 	.word	0xe000e010

08004f18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b082      	sub	sp, #8
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004f20:	6878      	ldr	r0, [r7, #4]
 8004f22:	f7ff ff2d 	bl	8004d80 <__NVIC_SetPriorityGrouping>
}
 8004f26:	bf00      	nop
 8004f28:	3708      	adds	r7, #8
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}

08004f2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004f2e:	b580      	push	{r7, lr}
 8004f30:	b086      	sub	sp, #24
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	4603      	mov	r3, r0
 8004f36:	60b9      	str	r1, [r7, #8]
 8004f38:	607a      	str	r2, [r7, #4]
 8004f3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004f40:	f7ff ff42 	bl	8004dc8 <__NVIC_GetPriorityGrouping>
 8004f44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	68b9      	ldr	r1, [r7, #8]
 8004f4a:	6978      	ldr	r0, [r7, #20]
 8004f4c:	f7ff ff90 	bl	8004e70 <NVIC_EncodePriority>
 8004f50:	4602      	mov	r2, r0
 8004f52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f56:	4611      	mov	r1, r2
 8004f58:	4618      	mov	r0, r3
 8004f5a:	f7ff ff5f 	bl	8004e1c <__NVIC_SetPriority>
}
 8004f5e:	bf00      	nop
 8004f60:	3718      	adds	r7, #24
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}

08004f66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f66:	b580      	push	{r7, lr}
 8004f68:	b082      	sub	sp, #8
 8004f6a:	af00      	add	r7, sp, #0
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004f70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f74:	4618      	mov	r0, r3
 8004f76:	f7ff ff35 	bl	8004de4 <__NVIC_EnableIRQ>
}
 8004f7a:	bf00      	nop
 8004f7c:	3708      	adds	r7, #8
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}

08004f82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004f82:	b580      	push	{r7, lr}
 8004f84:	b082      	sub	sp, #8
 8004f86:	af00      	add	r7, sp, #0
 8004f88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004f8a:	6878      	ldr	r0, [r7, #4]
 8004f8c:	f7ff ffa2 	bl	8004ed4 <SysTick_Config>
 8004f90:	4603      	mov	r3, r0
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3708      	adds	r7, #8
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}

08004f9a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004f9a:	b480      	push	{r7}
 8004f9c:	b085      	sub	sp, #20
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	2b02      	cmp	r3, #2
 8004fb0:	d008      	beq.n	8004fc4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2204      	movs	r2, #4
 8004fb6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e020      	b.n	8005006 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f022 020e 	bic.w	r2, r2, #14
 8004fd2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f022 0201 	bic.w	r2, r2, #1
 8004fe2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fec:	2101      	movs	r1, #1
 8004fee:	fa01 f202 	lsl.w	r2, r1, r2
 8004ff2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2200      	movs	r2, #0
 8005000:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8005004:	7bfb      	ldrb	r3, [r7, #15]
}
 8005006:	4618      	mov	r0, r3
 8005008:	3714      	adds	r7, #20
 800500a:	46bd      	mov	sp, r7
 800500c:	bc80      	pop	{r7}
 800500e:	4770      	bx	lr

08005010 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8005010:	b580      	push	{r7, lr}
 8005012:	b084      	sub	sp, #16
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005018:	2300      	movs	r3, #0
 800501a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005022:	b2db      	uxtb	r3, r3
 8005024:	2b02      	cmp	r3, #2
 8005026:	d005      	beq.n	8005034 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2204      	movs	r2, #4
 800502c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	73fb      	strb	r3, [r7, #15]
 8005032:	e051      	b.n	80050d8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f022 020e 	bic.w	r2, r2, #14
 8005042:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f022 0201 	bic.w	r2, r2, #1
 8005052:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a22      	ldr	r2, [pc, #136]	; (80050e4 <HAL_DMA_Abort_IT+0xd4>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d029      	beq.n	80050b2 <HAL_DMA_Abort_IT+0xa2>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a21      	ldr	r2, [pc, #132]	; (80050e8 <HAL_DMA_Abort_IT+0xd8>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d022      	beq.n	80050ae <HAL_DMA_Abort_IT+0x9e>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a1f      	ldr	r2, [pc, #124]	; (80050ec <HAL_DMA_Abort_IT+0xdc>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d01a      	beq.n	80050a8 <HAL_DMA_Abort_IT+0x98>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a1e      	ldr	r2, [pc, #120]	; (80050f0 <HAL_DMA_Abort_IT+0xe0>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d012      	beq.n	80050a2 <HAL_DMA_Abort_IT+0x92>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a1c      	ldr	r2, [pc, #112]	; (80050f4 <HAL_DMA_Abort_IT+0xe4>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d00a      	beq.n	800509c <HAL_DMA_Abort_IT+0x8c>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a1b      	ldr	r2, [pc, #108]	; (80050f8 <HAL_DMA_Abort_IT+0xe8>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d102      	bne.n	8005096 <HAL_DMA_Abort_IT+0x86>
 8005090:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005094:	e00e      	b.n	80050b4 <HAL_DMA_Abort_IT+0xa4>
 8005096:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800509a:	e00b      	b.n	80050b4 <HAL_DMA_Abort_IT+0xa4>
 800509c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80050a0:	e008      	b.n	80050b4 <HAL_DMA_Abort_IT+0xa4>
 80050a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80050a6:	e005      	b.n	80050b4 <HAL_DMA_Abort_IT+0xa4>
 80050a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80050ac:	e002      	b.n	80050b4 <HAL_DMA_Abort_IT+0xa4>
 80050ae:	2310      	movs	r3, #16
 80050b0:	e000      	b.n	80050b4 <HAL_DMA_Abort_IT+0xa4>
 80050b2:	2301      	movs	r3, #1
 80050b4:	4a11      	ldr	r2, [pc, #68]	; (80050fc <HAL_DMA_Abort_IT+0xec>)
 80050b6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2200      	movs	r2, #0
 80050c4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d003      	beq.n	80050d8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050d4:	6878      	ldr	r0, [r7, #4]
 80050d6:	4798      	blx	r3
    } 
  }
  return status;
 80050d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80050da:	4618      	mov	r0, r3
 80050dc:	3710      	adds	r7, #16
 80050de:	46bd      	mov	sp, r7
 80050e0:	bd80      	pop	{r7, pc}
 80050e2:	bf00      	nop
 80050e4:	40020008 	.word	0x40020008
 80050e8:	4002001c 	.word	0x4002001c
 80050ec:	40020030 	.word	0x40020030
 80050f0:	40020044 	.word	0x40020044
 80050f4:	40020058 	.word	0x40020058
 80050f8:	4002006c 	.word	0x4002006c
 80050fc:	40020000 	.word	0x40020000

08005100 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005100:	b480      	push	{r7}
 8005102:	b08b      	sub	sp, #44	; 0x2c
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800510a:	2300      	movs	r3, #0
 800510c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800510e:	2300      	movs	r3, #0
 8005110:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005112:	e169      	b.n	80053e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005114:	2201      	movs	r2, #1
 8005116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005118:	fa02 f303 	lsl.w	r3, r2, r3
 800511c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	69fa      	ldr	r2, [r7, #28]
 8005124:	4013      	ands	r3, r2
 8005126:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005128:	69ba      	ldr	r2, [r7, #24]
 800512a:	69fb      	ldr	r3, [r7, #28]
 800512c:	429a      	cmp	r2, r3
 800512e:	f040 8158 	bne.w	80053e2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	4a9a      	ldr	r2, [pc, #616]	; (80053a0 <HAL_GPIO_Init+0x2a0>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d05e      	beq.n	80051fa <HAL_GPIO_Init+0xfa>
 800513c:	4a98      	ldr	r2, [pc, #608]	; (80053a0 <HAL_GPIO_Init+0x2a0>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d875      	bhi.n	800522e <HAL_GPIO_Init+0x12e>
 8005142:	4a98      	ldr	r2, [pc, #608]	; (80053a4 <HAL_GPIO_Init+0x2a4>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d058      	beq.n	80051fa <HAL_GPIO_Init+0xfa>
 8005148:	4a96      	ldr	r2, [pc, #600]	; (80053a4 <HAL_GPIO_Init+0x2a4>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d86f      	bhi.n	800522e <HAL_GPIO_Init+0x12e>
 800514e:	4a96      	ldr	r2, [pc, #600]	; (80053a8 <HAL_GPIO_Init+0x2a8>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d052      	beq.n	80051fa <HAL_GPIO_Init+0xfa>
 8005154:	4a94      	ldr	r2, [pc, #592]	; (80053a8 <HAL_GPIO_Init+0x2a8>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d869      	bhi.n	800522e <HAL_GPIO_Init+0x12e>
 800515a:	4a94      	ldr	r2, [pc, #592]	; (80053ac <HAL_GPIO_Init+0x2ac>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d04c      	beq.n	80051fa <HAL_GPIO_Init+0xfa>
 8005160:	4a92      	ldr	r2, [pc, #584]	; (80053ac <HAL_GPIO_Init+0x2ac>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d863      	bhi.n	800522e <HAL_GPIO_Init+0x12e>
 8005166:	4a92      	ldr	r2, [pc, #584]	; (80053b0 <HAL_GPIO_Init+0x2b0>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d046      	beq.n	80051fa <HAL_GPIO_Init+0xfa>
 800516c:	4a90      	ldr	r2, [pc, #576]	; (80053b0 <HAL_GPIO_Init+0x2b0>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d85d      	bhi.n	800522e <HAL_GPIO_Init+0x12e>
 8005172:	2b12      	cmp	r3, #18
 8005174:	d82a      	bhi.n	80051cc <HAL_GPIO_Init+0xcc>
 8005176:	2b12      	cmp	r3, #18
 8005178:	d859      	bhi.n	800522e <HAL_GPIO_Init+0x12e>
 800517a:	a201      	add	r2, pc, #4	; (adr r2, 8005180 <HAL_GPIO_Init+0x80>)
 800517c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005180:	080051fb 	.word	0x080051fb
 8005184:	080051d5 	.word	0x080051d5
 8005188:	080051e7 	.word	0x080051e7
 800518c:	08005229 	.word	0x08005229
 8005190:	0800522f 	.word	0x0800522f
 8005194:	0800522f 	.word	0x0800522f
 8005198:	0800522f 	.word	0x0800522f
 800519c:	0800522f 	.word	0x0800522f
 80051a0:	0800522f 	.word	0x0800522f
 80051a4:	0800522f 	.word	0x0800522f
 80051a8:	0800522f 	.word	0x0800522f
 80051ac:	0800522f 	.word	0x0800522f
 80051b0:	0800522f 	.word	0x0800522f
 80051b4:	0800522f 	.word	0x0800522f
 80051b8:	0800522f 	.word	0x0800522f
 80051bc:	0800522f 	.word	0x0800522f
 80051c0:	0800522f 	.word	0x0800522f
 80051c4:	080051dd 	.word	0x080051dd
 80051c8:	080051f1 	.word	0x080051f1
 80051cc:	4a79      	ldr	r2, [pc, #484]	; (80053b4 <HAL_GPIO_Init+0x2b4>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d013      	beq.n	80051fa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80051d2:	e02c      	b.n	800522e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	68db      	ldr	r3, [r3, #12]
 80051d8:	623b      	str	r3, [r7, #32]
          break;
 80051da:	e029      	b.n	8005230 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	3304      	adds	r3, #4
 80051e2:	623b      	str	r3, [r7, #32]
          break;
 80051e4:	e024      	b.n	8005230 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	68db      	ldr	r3, [r3, #12]
 80051ea:	3308      	adds	r3, #8
 80051ec:	623b      	str	r3, [r7, #32]
          break;
 80051ee:	e01f      	b.n	8005230 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	68db      	ldr	r3, [r3, #12]
 80051f4:	330c      	adds	r3, #12
 80051f6:	623b      	str	r3, [r7, #32]
          break;
 80051f8:	e01a      	b.n	8005230 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d102      	bne.n	8005208 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005202:	2304      	movs	r3, #4
 8005204:	623b      	str	r3, [r7, #32]
          break;
 8005206:	e013      	b.n	8005230 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	2b01      	cmp	r3, #1
 800520e:	d105      	bne.n	800521c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005210:	2308      	movs	r3, #8
 8005212:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	69fa      	ldr	r2, [r7, #28]
 8005218:	611a      	str	r2, [r3, #16]
          break;
 800521a:	e009      	b.n	8005230 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800521c:	2308      	movs	r3, #8
 800521e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	69fa      	ldr	r2, [r7, #28]
 8005224:	615a      	str	r2, [r3, #20]
          break;
 8005226:	e003      	b.n	8005230 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005228:	2300      	movs	r3, #0
 800522a:	623b      	str	r3, [r7, #32]
          break;
 800522c:	e000      	b.n	8005230 <HAL_GPIO_Init+0x130>
          break;
 800522e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005230:	69bb      	ldr	r3, [r7, #24]
 8005232:	2bff      	cmp	r3, #255	; 0xff
 8005234:	d801      	bhi.n	800523a <HAL_GPIO_Init+0x13a>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	e001      	b.n	800523e <HAL_GPIO_Init+0x13e>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	3304      	adds	r3, #4
 800523e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005240:	69bb      	ldr	r3, [r7, #24]
 8005242:	2bff      	cmp	r3, #255	; 0xff
 8005244:	d802      	bhi.n	800524c <HAL_GPIO_Init+0x14c>
 8005246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005248:	009b      	lsls	r3, r3, #2
 800524a:	e002      	b.n	8005252 <HAL_GPIO_Init+0x152>
 800524c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800524e:	3b08      	subs	r3, #8
 8005250:	009b      	lsls	r3, r3, #2
 8005252:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	210f      	movs	r1, #15
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	fa01 f303 	lsl.w	r3, r1, r3
 8005260:	43db      	mvns	r3, r3
 8005262:	401a      	ands	r2, r3
 8005264:	6a39      	ldr	r1, [r7, #32]
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	fa01 f303 	lsl.w	r3, r1, r3
 800526c:	431a      	orrs	r2, r3
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800527a:	2b00      	cmp	r3, #0
 800527c:	f000 80b1 	beq.w	80053e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005280:	4b4d      	ldr	r3, [pc, #308]	; (80053b8 <HAL_GPIO_Init+0x2b8>)
 8005282:	699b      	ldr	r3, [r3, #24]
 8005284:	4a4c      	ldr	r2, [pc, #304]	; (80053b8 <HAL_GPIO_Init+0x2b8>)
 8005286:	f043 0301 	orr.w	r3, r3, #1
 800528a:	6193      	str	r3, [r2, #24]
 800528c:	4b4a      	ldr	r3, [pc, #296]	; (80053b8 <HAL_GPIO_Init+0x2b8>)
 800528e:	699b      	ldr	r3, [r3, #24]
 8005290:	f003 0301 	and.w	r3, r3, #1
 8005294:	60bb      	str	r3, [r7, #8]
 8005296:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005298:	4a48      	ldr	r2, [pc, #288]	; (80053bc <HAL_GPIO_Init+0x2bc>)
 800529a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800529c:	089b      	lsrs	r3, r3, #2
 800529e:	3302      	adds	r3, #2
 80052a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052a4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80052a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a8:	f003 0303 	and.w	r3, r3, #3
 80052ac:	009b      	lsls	r3, r3, #2
 80052ae:	220f      	movs	r2, #15
 80052b0:	fa02 f303 	lsl.w	r3, r2, r3
 80052b4:	43db      	mvns	r3, r3
 80052b6:	68fa      	ldr	r2, [r7, #12]
 80052b8:	4013      	ands	r3, r2
 80052ba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	4a40      	ldr	r2, [pc, #256]	; (80053c0 <HAL_GPIO_Init+0x2c0>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d013      	beq.n	80052ec <HAL_GPIO_Init+0x1ec>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	4a3f      	ldr	r2, [pc, #252]	; (80053c4 <HAL_GPIO_Init+0x2c4>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d00d      	beq.n	80052e8 <HAL_GPIO_Init+0x1e8>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	4a3e      	ldr	r2, [pc, #248]	; (80053c8 <HAL_GPIO_Init+0x2c8>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d007      	beq.n	80052e4 <HAL_GPIO_Init+0x1e4>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	4a3d      	ldr	r2, [pc, #244]	; (80053cc <HAL_GPIO_Init+0x2cc>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d101      	bne.n	80052e0 <HAL_GPIO_Init+0x1e0>
 80052dc:	2303      	movs	r3, #3
 80052de:	e006      	b.n	80052ee <HAL_GPIO_Init+0x1ee>
 80052e0:	2304      	movs	r3, #4
 80052e2:	e004      	b.n	80052ee <HAL_GPIO_Init+0x1ee>
 80052e4:	2302      	movs	r3, #2
 80052e6:	e002      	b.n	80052ee <HAL_GPIO_Init+0x1ee>
 80052e8:	2301      	movs	r3, #1
 80052ea:	e000      	b.n	80052ee <HAL_GPIO_Init+0x1ee>
 80052ec:	2300      	movs	r3, #0
 80052ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052f0:	f002 0203 	and.w	r2, r2, #3
 80052f4:	0092      	lsls	r2, r2, #2
 80052f6:	4093      	lsls	r3, r2
 80052f8:	68fa      	ldr	r2, [r7, #12]
 80052fa:	4313      	orrs	r3, r2
 80052fc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80052fe:	492f      	ldr	r1, [pc, #188]	; (80053bc <HAL_GPIO_Init+0x2bc>)
 8005300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005302:	089b      	lsrs	r3, r3, #2
 8005304:	3302      	adds	r3, #2
 8005306:	68fa      	ldr	r2, [r7, #12]
 8005308:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005314:	2b00      	cmp	r3, #0
 8005316:	d006      	beq.n	8005326 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005318:	4b2d      	ldr	r3, [pc, #180]	; (80053d0 <HAL_GPIO_Init+0x2d0>)
 800531a:	689a      	ldr	r2, [r3, #8]
 800531c:	492c      	ldr	r1, [pc, #176]	; (80053d0 <HAL_GPIO_Init+0x2d0>)
 800531e:	69bb      	ldr	r3, [r7, #24]
 8005320:	4313      	orrs	r3, r2
 8005322:	608b      	str	r3, [r1, #8]
 8005324:	e006      	b.n	8005334 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005326:	4b2a      	ldr	r3, [pc, #168]	; (80053d0 <HAL_GPIO_Init+0x2d0>)
 8005328:	689a      	ldr	r2, [r3, #8]
 800532a:	69bb      	ldr	r3, [r7, #24]
 800532c:	43db      	mvns	r3, r3
 800532e:	4928      	ldr	r1, [pc, #160]	; (80053d0 <HAL_GPIO_Init+0x2d0>)
 8005330:	4013      	ands	r3, r2
 8005332:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800533c:	2b00      	cmp	r3, #0
 800533e:	d006      	beq.n	800534e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005340:	4b23      	ldr	r3, [pc, #140]	; (80053d0 <HAL_GPIO_Init+0x2d0>)
 8005342:	68da      	ldr	r2, [r3, #12]
 8005344:	4922      	ldr	r1, [pc, #136]	; (80053d0 <HAL_GPIO_Init+0x2d0>)
 8005346:	69bb      	ldr	r3, [r7, #24]
 8005348:	4313      	orrs	r3, r2
 800534a:	60cb      	str	r3, [r1, #12]
 800534c:	e006      	b.n	800535c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800534e:	4b20      	ldr	r3, [pc, #128]	; (80053d0 <HAL_GPIO_Init+0x2d0>)
 8005350:	68da      	ldr	r2, [r3, #12]
 8005352:	69bb      	ldr	r3, [r7, #24]
 8005354:	43db      	mvns	r3, r3
 8005356:	491e      	ldr	r1, [pc, #120]	; (80053d0 <HAL_GPIO_Init+0x2d0>)
 8005358:	4013      	ands	r3, r2
 800535a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005364:	2b00      	cmp	r3, #0
 8005366:	d006      	beq.n	8005376 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005368:	4b19      	ldr	r3, [pc, #100]	; (80053d0 <HAL_GPIO_Init+0x2d0>)
 800536a:	685a      	ldr	r2, [r3, #4]
 800536c:	4918      	ldr	r1, [pc, #96]	; (80053d0 <HAL_GPIO_Init+0x2d0>)
 800536e:	69bb      	ldr	r3, [r7, #24]
 8005370:	4313      	orrs	r3, r2
 8005372:	604b      	str	r3, [r1, #4]
 8005374:	e006      	b.n	8005384 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005376:	4b16      	ldr	r3, [pc, #88]	; (80053d0 <HAL_GPIO_Init+0x2d0>)
 8005378:	685a      	ldr	r2, [r3, #4]
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	43db      	mvns	r3, r3
 800537e:	4914      	ldr	r1, [pc, #80]	; (80053d0 <HAL_GPIO_Init+0x2d0>)
 8005380:	4013      	ands	r3, r2
 8005382:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800538c:	2b00      	cmp	r3, #0
 800538e:	d021      	beq.n	80053d4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005390:	4b0f      	ldr	r3, [pc, #60]	; (80053d0 <HAL_GPIO_Init+0x2d0>)
 8005392:	681a      	ldr	r2, [r3, #0]
 8005394:	490e      	ldr	r1, [pc, #56]	; (80053d0 <HAL_GPIO_Init+0x2d0>)
 8005396:	69bb      	ldr	r3, [r7, #24]
 8005398:	4313      	orrs	r3, r2
 800539a:	600b      	str	r3, [r1, #0]
 800539c:	e021      	b.n	80053e2 <HAL_GPIO_Init+0x2e2>
 800539e:	bf00      	nop
 80053a0:	10320000 	.word	0x10320000
 80053a4:	10310000 	.word	0x10310000
 80053a8:	10220000 	.word	0x10220000
 80053ac:	10210000 	.word	0x10210000
 80053b0:	10120000 	.word	0x10120000
 80053b4:	10110000 	.word	0x10110000
 80053b8:	40021000 	.word	0x40021000
 80053bc:	40010000 	.word	0x40010000
 80053c0:	40010800 	.word	0x40010800
 80053c4:	40010c00 	.word	0x40010c00
 80053c8:	40011000 	.word	0x40011000
 80053cc:	40011400 	.word	0x40011400
 80053d0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80053d4:	4b0b      	ldr	r3, [pc, #44]	; (8005404 <HAL_GPIO_Init+0x304>)
 80053d6:	681a      	ldr	r2, [r3, #0]
 80053d8:	69bb      	ldr	r3, [r7, #24]
 80053da:	43db      	mvns	r3, r3
 80053dc:	4909      	ldr	r1, [pc, #36]	; (8005404 <HAL_GPIO_Init+0x304>)
 80053de:	4013      	ands	r3, r2
 80053e0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80053e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053e4:	3301      	adds	r3, #1
 80053e6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ee:	fa22 f303 	lsr.w	r3, r2, r3
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	f47f ae8e 	bne.w	8005114 <HAL_GPIO_Init+0x14>
  }
}
 80053f8:	bf00      	nop
 80053fa:	bf00      	nop
 80053fc:	372c      	adds	r7, #44	; 0x2c
 80053fe:	46bd      	mov	sp, r7
 8005400:	bc80      	pop	{r7}
 8005402:	4770      	bx	lr
 8005404:	40010400 	.word	0x40010400

08005408 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005408:	b480      	push	{r7}
 800540a:	b083      	sub	sp, #12
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
 8005410:	460b      	mov	r3, r1
 8005412:	807b      	strh	r3, [r7, #2]
 8005414:	4613      	mov	r3, r2
 8005416:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005418:	787b      	ldrb	r3, [r7, #1]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d003      	beq.n	8005426 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800541e:	887a      	ldrh	r2, [r7, #2]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005424:	e003      	b.n	800542e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005426:	887b      	ldrh	r3, [r7, #2]
 8005428:	041a      	lsls	r2, r3, #16
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	611a      	str	r2, [r3, #16]
}
 800542e:	bf00      	nop
 8005430:	370c      	adds	r7, #12
 8005432:	46bd      	mov	sp, r7
 8005434:	bc80      	pop	{r7}
 8005436:	4770      	bx	lr

08005438 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b084      	sub	sp, #16
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d101      	bne.n	800544a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	e12b      	b.n	80056a2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005450:	b2db      	uxtb	r3, r3
 8005452:	2b00      	cmp	r3, #0
 8005454:	d106      	bne.n	8005464 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	f7ff fa2c 	bl	80048bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2224      	movs	r2, #36	; 0x24
 8005468:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f022 0201 	bic.w	r2, r2, #1
 800547a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800548a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800549a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800549c:	f001 fbf0 	bl	8006c80 <HAL_RCC_GetPCLK1Freq>
 80054a0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	4a81      	ldr	r2, [pc, #516]	; (80056ac <HAL_I2C_Init+0x274>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d807      	bhi.n	80054bc <HAL_I2C_Init+0x84>
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	4a80      	ldr	r2, [pc, #512]	; (80056b0 <HAL_I2C_Init+0x278>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	bf94      	ite	ls
 80054b4:	2301      	movls	r3, #1
 80054b6:	2300      	movhi	r3, #0
 80054b8:	b2db      	uxtb	r3, r3
 80054ba:	e006      	b.n	80054ca <HAL_I2C_Init+0x92>
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	4a7d      	ldr	r2, [pc, #500]	; (80056b4 <HAL_I2C_Init+0x27c>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	bf94      	ite	ls
 80054c4:	2301      	movls	r3, #1
 80054c6:	2300      	movhi	r3, #0
 80054c8:	b2db      	uxtb	r3, r3
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d001      	beq.n	80054d2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	e0e7      	b.n	80056a2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	4a78      	ldr	r2, [pc, #480]	; (80056b8 <HAL_I2C_Init+0x280>)
 80054d6:	fba2 2303 	umull	r2, r3, r2, r3
 80054da:	0c9b      	lsrs	r3, r3, #18
 80054dc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	68ba      	ldr	r2, [r7, #8]
 80054ee:	430a      	orrs	r2, r1
 80054f0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	6a1b      	ldr	r3, [r3, #32]
 80054f8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	4a6a      	ldr	r2, [pc, #424]	; (80056ac <HAL_I2C_Init+0x274>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d802      	bhi.n	800550c <HAL_I2C_Init+0xd4>
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	3301      	adds	r3, #1
 800550a:	e009      	b.n	8005520 <HAL_I2C_Init+0xe8>
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005512:	fb02 f303 	mul.w	r3, r2, r3
 8005516:	4a69      	ldr	r2, [pc, #420]	; (80056bc <HAL_I2C_Init+0x284>)
 8005518:	fba2 2303 	umull	r2, r3, r2, r3
 800551c:	099b      	lsrs	r3, r3, #6
 800551e:	3301      	adds	r3, #1
 8005520:	687a      	ldr	r2, [r7, #4]
 8005522:	6812      	ldr	r2, [r2, #0]
 8005524:	430b      	orrs	r3, r1
 8005526:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	69db      	ldr	r3, [r3, #28]
 800552e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005532:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	495c      	ldr	r1, [pc, #368]	; (80056ac <HAL_I2C_Init+0x274>)
 800553c:	428b      	cmp	r3, r1
 800553e:	d819      	bhi.n	8005574 <HAL_I2C_Init+0x13c>
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	1e59      	subs	r1, r3, #1
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	005b      	lsls	r3, r3, #1
 800554a:	fbb1 f3f3 	udiv	r3, r1, r3
 800554e:	1c59      	adds	r1, r3, #1
 8005550:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005554:	400b      	ands	r3, r1
 8005556:	2b00      	cmp	r3, #0
 8005558:	d00a      	beq.n	8005570 <HAL_I2C_Init+0x138>
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	1e59      	subs	r1, r3, #1
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	005b      	lsls	r3, r3, #1
 8005564:	fbb1 f3f3 	udiv	r3, r1, r3
 8005568:	3301      	adds	r3, #1
 800556a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800556e:	e051      	b.n	8005614 <HAL_I2C_Init+0x1dc>
 8005570:	2304      	movs	r3, #4
 8005572:	e04f      	b.n	8005614 <HAL_I2C_Init+0x1dc>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d111      	bne.n	80055a0 <HAL_I2C_Init+0x168>
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	1e58      	subs	r0, r3, #1
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6859      	ldr	r1, [r3, #4]
 8005584:	460b      	mov	r3, r1
 8005586:	005b      	lsls	r3, r3, #1
 8005588:	440b      	add	r3, r1
 800558a:	fbb0 f3f3 	udiv	r3, r0, r3
 800558e:	3301      	adds	r3, #1
 8005590:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005594:	2b00      	cmp	r3, #0
 8005596:	bf0c      	ite	eq
 8005598:	2301      	moveq	r3, #1
 800559a:	2300      	movne	r3, #0
 800559c:	b2db      	uxtb	r3, r3
 800559e:	e012      	b.n	80055c6 <HAL_I2C_Init+0x18e>
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	1e58      	subs	r0, r3, #1
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6859      	ldr	r1, [r3, #4]
 80055a8:	460b      	mov	r3, r1
 80055aa:	009b      	lsls	r3, r3, #2
 80055ac:	440b      	add	r3, r1
 80055ae:	0099      	lsls	r1, r3, #2
 80055b0:	440b      	add	r3, r1
 80055b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80055b6:	3301      	adds	r3, #1
 80055b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80055bc:	2b00      	cmp	r3, #0
 80055be:	bf0c      	ite	eq
 80055c0:	2301      	moveq	r3, #1
 80055c2:	2300      	movne	r3, #0
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d001      	beq.n	80055ce <HAL_I2C_Init+0x196>
 80055ca:	2301      	movs	r3, #1
 80055cc:	e022      	b.n	8005614 <HAL_I2C_Init+0x1dc>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d10e      	bne.n	80055f4 <HAL_I2C_Init+0x1bc>
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	1e58      	subs	r0, r3, #1
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6859      	ldr	r1, [r3, #4]
 80055de:	460b      	mov	r3, r1
 80055e0:	005b      	lsls	r3, r3, #1
 80055e2:	440b      	add	r3, r1
 80055e4:	fbb0 f3f3 	udiv	r3, r0, r3
 80055e8:	3301      	adds	r3, #1
 80055ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80055ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80055f2:	e00f      	b.n	8005614 <HAL_I2C_Init+0x1dc>
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	1e58      	subs	r0, r3, #1
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6859      	ldr	r1, [r3, #4]
 80055fc:	460b      	mov	r3, r1
 80055fe:	009b      	lsls	r3, r3, #2
 8005600:	440b      	add	r3, r1
 8005602:	0099      	lsls	r1, r3, #2
 8005604:	440b      	add	r3, r1
 8005606:	fbb0 f3f3 	udiv	r3, r0, r3
 800560a:	3301      	adds	r3, #1
 800560c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005610:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005614:	6879      	ldr	r1, [r7, #4]
 8005616:	6809      	ldr	r1, [r1, #0]
 8005618:	4313      	orrs	r3, r2
 800561a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	69da      	ldr	r2, [r3, #28]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6a1b      	ldr	r3, [r3, #32]
 800562e:	431a      	orrs	r2, r3
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	430a      	orrs	r2, r1
 8005636:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	689b      	ldr	r3, [r3, #8]
 800563e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005642:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005646:	687a      	ldr	r2, [r7, #4]
 8005648:	6911      	ldr	r1, [r2, #16]
 800564a:	687a      	ldr	r2, [r7, #4]
 800564c:	68d2      	ldr	r2, [r2, #12]
 800564e:	4311      	orrs	r1, r2
 8005650:	687a      	ldr	r2, [r7, #4]
 8005652:	6812      	ldr	r2, [r2, #0]
 8005654:	430b      	orrs	r3, r1
 8005656:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	68db      	ldr	r3, [r3, #12]
 800565e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	695a      	ldr	r2, [r3, #20]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	699b      	ldr	r3, [r3, #24]
 800566a:	431a      	orrs	r2, r3
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	430a      	orrs	r2, r1
 8005672:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f042 0201 	orr.w	r2, r2, #1
 8005682:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2200      	movs	r2, #0
 8005688:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2220      	movs	r2, #32
 800568e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2200      	movs	r2, #0
 800569c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80056a0:	2300      	movs	r3, #0
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	3710      	adds	r7, #16
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}
 80056aa:	bf00      	nop
 80056ac:	000186a0 	.word	0x000186a0
 80056b0:	001e847f 	.word	0x001e847f
 80056b4:	003d08ff 	.word	0x003d08ff
 80056b8:	431bde83 	.word	0x431bde83
 80056bc:	10624dd3 	.word	0x10624dd3

080056c0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b088      	sub	sp, #32
 80056c4:	af02      	add	r7, sp, #8
 80056c6:	60f8      	str	r0, [r7, #12]
 80056c8:	4608      	mov	r0, r1
 80056ca:	4611      	mov	r1, r2
 80056cc:	461a      	mov	r2, r3
 80056ce:	4603      	mov	r3, r0
 80056d0:	817b      	strh	r3, [r7, #10]
 80056d2:	460b      	mov	r3, r1
 80056d4:	813b      	strh	r3, [r7, #8]
 80056d6:	4613      	mov	r3, r2
 80056d8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80056da:	f7ff fb47 	bl	8004d6c <HAL_GetTick>
 80056de:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056e6:	b2db      	uxtb	r3, r3
 80056e8:	2b20      	cmp	r3, #32
 80056ea:	f040 80d9 	bne.w	80058a0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	9300      	str	r3, [sp, #0]
 80056f2:	2319      	movs	r3, #25
 80056f4:	2201      	movs	r2, #1
 80056f6:	496d      	ldr	r1, [pc, #436]	; (80058ac <HAL_I2C_Mem_Write+0x1ec>)
 80056f8:	68f8      	ldr	r0, [r7, #12]
 80056fa:	f000 fcc1 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 80056fe:	4603      	mov	r3, r0
 8005700:	2b00      	cmp	r3, #0
 8005702:	d001      	beq.n	8005708 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005704:	2302      	movs	r3, #2
 8005706:	e0cc      	b.n	80058a2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800570e:	2b01      	cmp	r3, #1
 8005710:	d101      	bne.n	8005716 <HAL_I2C_Mem_Write+0x56>
 8005712:	2302      	movs	r3, #2
 8005714:	e0c5      	b.n	80058a2 <HAL_I2C_Mem_Write+0x1e2>
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2201      	movs	r2, #1
 800571a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f003 0301 	and.w	r3, r3, #1
 8005728:	2b01      	cmp	r3, #1
 800572a:	d007      	beq.n	800573c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f042 0201 	orr.w	r2, r2, #1
 800573a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800574a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2221      	movs	r2, #33	; 0x21
 8005750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2240      	movs	r2, #64	; 0x40
 8005758:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2200      	movs	r2, #0
 8005760:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	6a3a      	ldr	r2, [r7, #32]
 8005766:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800576c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005772:	b29a      	uxth	r2, r3
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	4a4d      	ldr	r2, [pc, #308]	; (80058b0 <HAL_I2C_Mem_Write+0x1f0>)
 800577c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800577e:	88f8      	ldrh	r0, [r7, #6]
 8005780:	893a      	ldrh	r2, [r7, #8]
 8005782:	8979      	ldrh	r1, [r7, #10]
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	9301      	str	r3, [sp, #4]
 8005788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800578a:	9300      	str	r3, [sp, #0]
 800578c:	4603      	mov	r3, r0
 800578e:	68f8      	ldr	r0, [r7, #12]
 8005790:	f000 faf8 	bl	8005d84 <I2C_RequestMemoryWrite>
 8005794:	4603      	mov	r3, r0
 8005796:	2b00      	cmp	r3, #0
 8005798:	d052      	beq.n	8005840 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800579a:	2301      	movs	r3, #1
 800579c:	e081      	b.n	80058a2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800579e:	697a      	ldr	r2, [r7, #20]
 80057a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80057a2:	68f8      	ldr	r0, [r7, #12]
 80057a4:	f000 fd86 	bl	80062b4 <I2C_WaitOnTXEFlagUntilTimeout>
 80057a8:	4603      	mov	r3, r0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d00d      	beq.n	80057ca <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057b2:	2b04      	cmp	r3, #4
 80057b4:	d107      	bne.n	80057c6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	681a      	ldr	r2, [r3, #0]
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057c4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e06b      	b.n	80058a2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ce:	781a      	ldrb	r2, [r3, #0]
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057da:	1c5a      	adds	r2, r3, #1
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057e4:	3b01      	subs	r3, #1
 80057e6:	b29a      	uxth	r2, r3
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057f0:	b29b      	uxth	r3, r3
 80057f2:	3b01      	subs	r3, #1
 80057f4:	b29a      	uxth	r2, r3
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	695b      	ldr	r3, [r3, #20]
 8005800:	f003 0304 	and.w	r3, r3, #4
 8005804:	2b04      	cmp	r3, #4
 8005806:	d11b      	bne.n	8005840 <HAL_I2C_Mem_Write+0x180>
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800580c:	2b00      	cmp	r3, #0
 800580e:	d017      	beq.n	8005840 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005814:	781a      	ldrb	r2, [r3, #0]
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005820:	1c5a      	adds	r2, r3, #1
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800582a:	3b01      	subs	r3, #1
 800582c:	b29a      	uxth	r2, r3
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005836:	b29b      	uxth	r3, r3
 8005838:	3b01      	subs	r3, #1
 800583a:	b29a      	uxth	r2, r3
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005844:	2b00      	cmp	r3, #0
 8005846:	d1aa      	bne.n	800579e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005848:	697a      	ldr	r2, [r7, #20]
 800584a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800584c:	68f8      	ldr	r0, [r7, #12]
 800584e:	f000 fd79 	bl	8006344 <I2C_WaitOnBTFFlagUntilTimeout>
 8005852:	4603      	mov	r3, r0
 8005854:	2b00      	cmp	r3, #0
 8005856:	d00d      	beq.n	8005874 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800585c:	2b04      	cmp	r3, #4
 800585e:	d107      	bne.n	8005870 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	681a      	ldr	r2, [r3, #0]
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800586e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	e016      	b.n	80058a2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	681a      	ldr	r2, [r3, #0]
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005882:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2220      	movs	r2, #32
 8005888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2200      	movs	r2, #0
 8005898:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800589c:	2300      	movs	r3, #0
 800589e:	e000      	b.n	80058a2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80058a0:	2302      	movs	r3, #2
  }
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	3718      	adds	r7, #24
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bd80      	pop	{r7, pc}
 80058aa:	bf00      	nop
 80058ac:	00100002 	.word	0x00100002
 80058b0:	ffff0000 	.word	0xffff0000

080058b4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b08c      	sub	sp, #48	; 0x30
 80058b8:	af02      	add	r7, sp, #8
 80058ba:	60f8      	str	r0, [r7, #12]
 80058bc:	4608      	mov	r0, r1
 80058be:	4611      	mov	r1, r2
 80058c0:	461a      	mov	r2, r3
 80058c2:	4603      	mov	r3, r0
 80058c4:	817b      	strh	r3, [r7, #10]
 80058c6:	460b      	mov	r3, r1
 80058c8:	813b      	strh	r3, [r7, #8]
 80058ca:	4613      	mov	r3, r2
 80058cc:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80058ce:	2300      	movs	r3, #0
 80058d0:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80058d2:	f7ff fa4b 	bl	8004d6c <HAL_GetTick>
 80058d6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	2b20      	cmp	r3, #32
 80058e2:	f040 8244 	bne.w	8005d6e <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80058e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e8:	9300      	str	r3, [sp, #0]
 80058ea:	2319      	movs	r3, #25
 80058ec:	2201      	movs	r2, #1
 80058ee:	4982      	ldr	r1, [pc, #520]	; (8005af8 <HAL_I2C_Mem_Read+0x244>)
 80058f0:	68f8      	ldr	r0, [r7, #12]
 80058f2:	f000 fbc5 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 80058f6:	4603      	mov	r3, r0
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d001      	beq.n	8005900 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80058fc:	2302      	movs	r3, #2
 80058fe:	e237      	b.n	8005d70 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005906:	2b01      	cmp	r3, #1
 8005908:	d101      	bne.n	800590e <HAL_I2C_Mem_Read+0x5a>
 800590a:	2302      	movs	r3, #2
 800590c:	e230      	b.n	8005d70 <HAL_I2C_Mem_Read+0x4bc>
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2201      	movs	r2, #1
 8005912:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f003 0301 	and.w	r3, r3, #1
 8005920:	2b01      	cmp	r3, #1
 8005922:	d007      	beq.n	8005934 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f042 0201 	orr.w	r2, r2, #1
 8005932:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005942:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2222      	movs	r2, #34	; 0x22
 8005948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2240      	movs	r2, #64	; 0x40
 8005950:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2200      	movs	r2, #0
 8005958:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800595e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005964:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800596a:	b29a      	uxth	r2, r3
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	4a62      	ldr	r2, [pc, #392]	; (8005afc <HAL_I2C_Mem_Read+0x248>)
 8005974:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005976:	88f8      	ldrh	r0, [r7, #6]
 8005978:	893a      	ldrh	r2, [r7, #8]
 800597a:	8979      	ldrh	r1, [r7, #10]
 800597c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800597e:	9301      	str	r3, [sp, #4]
 8005980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005982:	9300      	str	r3, [sp, #0]
 8005984:	4603      	mov	r3, r0
 8005986:	68f8      	ldr	r0, [r7, #12]
 8005988:	f000 fa92 	bl	8005eb0 <I2C_RequestMemoryRead>
 800598c:	4603      	mov	r3, r0
 800598e:	2b00      	cmp	r3, #0
 8005990:	d001      	beq.n	8005996 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8005992:	2301      	movs	r3, #1
 8005994:	e1ec      	b.n	8005d70 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800599a:	2b00      	cmp	r3, #0
 800599c:	d113      	bne.n	80059c6 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800599e:	2300      	movs	r3, #0
 80059a0:	61fb      	str	r3, [r7, #28]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	695b      	ldr	r3, [r3, #20]
 80059a8:	61fb      	str	r3, [r7, #28]
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	699b      	ldr	r3, [r3, #24]
 80059b0:	61fb      	str	r3, [r7, #28]
 80059b2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	681a      	ldr	r2, [r3, #0]
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059c2:	601a      	str	r2, [r3, #0]
 80059c4:	e1c0      	b.n	8005d48 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	d11e      	bne.n	8005a0c <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	681a      	ldr	r2, [r3, #0]
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059dc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80059de:	b672      	cpsid	i
}
 80059e0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059e2:	2300      	movs	r3, #0
 80059e4:	61bb      	str	r3, [r7, #24]
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	695b      	ldr	r3, [r3, #20]
 80059ec:	61bb      	str	r3, [r7, #24]
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	699b      	ldr	r3, [r3, #24]
 80059f4:	61bb      	str	r3, [r7, #24]
 80059f6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681a      	ldr	r2, [r3, #0]
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a06:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005a08:	b662      	cpsie	i
}
 8005a0a:	e035      	b.n	8005a78 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a10:	2b02      	cmp	r3, #2
 8005a12:	d11e      	bne.n	8005a52 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a22:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005a24:	b672      	cpsid	i
}
 8005a26:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a28:	2300      	movs	r3, #0
 8005a2a:	617b      	str	r3, [r7, #20]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	695b      	ldr	r3, [r3, #20]
 8005a32:	617b      	str	r3, [r7, #20]
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	699b      	ldr	r3, [r3, #24]
 8005a3a:	617b      	str	r3, [r7, #20]
 8005a3c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	681a      	ldr	r2, [r3, #0]
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a4c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005a4e:	b662      	cpsie	i
}
 8005a50:	e012      	b.n	8005a78 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	681a      	ldr	r2, [r3, #0]
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005a60:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a62:	2300      	movs	r3, #0
 8005a64:	613b      	str	r3, [r7, #16]
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	695b      	ldr	r3, [r3, #20]
 8005a6c:	613b      	str	r3, [r7, #16]
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	699b      	ldr	r3, [r3, #24]
 8005a74:	613b      	str	r3, [r7, #16]
 8005a76:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8005a78:	e166      	b.n	8005d48 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a7e:	2b03      	cmp	r3, #3
 8005a80:	f200 811f 	bhi.w	8005cc2 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a88:	2b01      	cmp	r3, #1
 8005a8a:	d123      	bne.n	8005ad4 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a8e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005a90:	68f8      	ldr	r0, [r7, #12]
 8005a92:	f000 fc9f 	bl	80063d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005a96:	4603      	mov	r3, r0
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d001      	beq.n	8005aa0 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	e167      	b.n	8005d70 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	691a      	ldr	r2, [r3, #16]
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aaa:	b2d2      	uxtb	r2, r2
 8005aac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab2:	1c5a      	adds	r2, r3, #1
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005abc:	3b01      	subs	r3, #1
 8005abe:	b29a      	uxth	r2, r3
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ac8:	b29b      	uxth	r3, r3
 8005aca:	3b01      	subs	r3, #1
 8005acc:	b29a      	uxth	r2, r3
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005ad2:	e139      	b.n	8005d48 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ad8:	2b02      	cmp	r3, #2
 8005ada:	d152      	bne.n	8005b82 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ade:	9300      	str	r3, [sp, #0]
 8005ae0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	4906      	ldr	r1, [pc, #24]	; (8005b00 <HAL_I2C_Mem_Read+0x24c>)
 8005ae6:	68f8      	ldr	r0, [r7, #12]
 8005ae8:	f000 faca 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 8005aec:	4603      	mov	r3, r0
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d008      	beq.n	8005b04 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	e13c      	b.n	8005d70 <HAL_I2C_Mem_Read+0x4bc>
 8005af6:	bf00      	nop
 8005af8:	00100002 	.word	0x00100002
 8005afc:	ffff0000 	.word	0xffff0000
 8005b00:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8005b04:	b672      	cpsid	i
}
 8005b06:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b16:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	691a      	ldr	r2, [r3, #16]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b22:	b2d2      	uxtb	r2, r2
 8005b24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b2a:	1c5a      	adds	r2, r3, #1
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b34:	3b01      	subs	r3, #1
 8005b36:	b29a      	uxth	r2, r3
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	3b01      	subs	r3, #1
 8005b44:	b29a      	uxth	r2, r3
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005b4a:	b662      	cpsie	i
}
 8005b4c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	691a      	ldr	r2, [r3, #16]
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b58:	b2d2      	uxtb	r2, r2
 8005b5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b60:	1c5a      	adds	r2, r3, #1
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b6a:	3b01      	subs	r3, #1
 8005b6c:	b29a      	uxth	r2, r3
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b76:	b29b      	uxth	r3, r3
 8005b78:	3b01      	subs	r3, #1
 8005b7a:	b29a      	uxth	r2, r3
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005b80:	e0e2      	b.n	8005d48 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b84:	9300      	str	r3, [sp, #0]
 8005b86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b88:	2200      	movs	r2, #0
 8005b8a:	497b      	ldr	r1, [pc, #492]	; (8005d78 <HAL_I2C_Mem_Read+0x4c4>)
 8005b8c:	68f8      	ldr	r0, [r7, #12]
 8005b8e:	f000 fa77 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 8005b92:	4603      	mov	r3, r0
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d001      	beq.n	8005b9c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	e0e9      	b.n	8005d70 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005baa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005bac:	b672      	cpsid	i
}
 8005bae:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	691a      	ldr	r2, [r3, #16]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bba:	b2d2      	uxtb	r2, r2
 8005bbc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc2:	1c5a      	adds	r2, r3, #1
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bcc:	3b01      	subs	r3, #1
 8005bce:	b29a      	uxth	r2, r3
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bd8:	b29b      	uxth	r3, r3
 8005bda:	3b01      	subs	r3, #1
 8005bdc:	b29a      	uxth	r2, r3
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005be2:	4b66      	ldr	r3, [pc, #408]	; (8005d7c <HAL_I2C_Mem_Read+0x4c8>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	08db      	lsrs	r3, r3, #3
 8005be8:	4a65      	ldr	r2, [pc, #404]	; (8005d80 <HAL_I2C_Mem_Read+0x4cc>)
 8005bea:	fba2 2303 	umull	r2, r3, r2, r3
 8005bee:	0a1a      	lsrs	r2, r3, #8
 8005bf0:	4613      	mov	r3, r2
 8005bf2:	009b      	lsls	r3, r3, #2
 8005bf4:	4413      	add	r3, r2
 8005bf6:	00da      	lsls	r2, r3, #3
 8005bf8:	1ad3      	subs	r3, r2, r3
 8005bfa:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8005bfc:	6a3b      	ldr	r3, [r7, #32]
 8005bfe:	3b01      	subs	r3, #1
 8005c00:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8005c02:	6a3b      	ldr	r3, [r7, #32]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d118      	bne.n	8005c3a <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2220      	movs	r2, #32
 8005c12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c22:	f043 0220 	orr.w	r2, r3, #32
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8005c2a:	b662      	cpsie	i
}
 8005c2c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2200      	movs	r2, #0
 8005c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8005c36:	2301      	movs	r3, #1
 8005c38:	e09a      	b.n	8005d70 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	695b      	ldr	r3, [r3, #20]
 8005c40:	f003 0304 	and.w	r3, r3, #4
 8005c44:	2b04      	cmp	r3, #4
 8005c46:	d1d9      	bne.n	8005bfc <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	681a      	ldr	r2, [r3, #0]
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c56:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	691a      	ldr	r2, [r3, #16]
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c62:	b2d2      	uxtb	r2, r2
 8005c64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c6a:	1c5a      	adds	r2, r3, #1
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c74:	3b01      	subs	r3, #1
 8005c76:	b29a      	uxth	r2, r3
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	3b01      	subs	r3, #1
 8005c84:	b29a      	uxth	r2, r3
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005c8a:	b662      	cpsie	i
}
 8005c8c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	691a      	ldr	r2, [r3, #16]
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c98:	b2d2      	uxtb	r2, r2
 8005c9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca0:	1c5a      	adds	r2, r3, #1
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005caa:	3b01      	subs	r3, #1
 8005cac:	b29a      	uxth	r2, r3
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cb6:	b29b      	uxth	r3, r3
 8005cb8:	3b01      	subs	r3, #1
 8005cba:	b29a      	uxth	r2, r3
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005cc0:	e042      	b.n	8005d48 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005cc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cc4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005cc6:	68f8      	ldr	r0, [r7, #12]
 8005cc8:	f000 fb84 	bl	80063d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d001      	beq.n	8005cd6 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	e04c      	b.n	8005d70 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	691a      	ldr	r2, [r3, #16]
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ce0:	b2d2      	uxtb	r2, r2
 8005ce2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ce8:	1c5a      	adds	r2, r3, #1
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cf2:	3b01      	subs	r3, #1
 8005cf4:	b29a      	uxth	r2, r3
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cfe:	b29b      	uxth	r3, r3
 8005d00:	3b01      	subs	r3, #1
 8005d02:	b29a      	uxth	r2, r3
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	695b      	ldr	r3, [r3, #20]
 8005d0e:	f003 0304 	and.w	r3, r3, #4
 8005d12:	2b04      	cmp	r3, #4
 8005d14:	d118      	bne.n	8005d48 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	691a      	ldr	r2, [r3, #16]
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d20:	b2d2      	uxtb	r2, r2
 8005d22:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d28:	1c5a      	adds	r2, r3, #1
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d32:	3b01      	subs	r3, #1
 8005d34:	b29a      	uxth	r2, r3
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d3e:	b29b      	uxth	r3, r3
 8005d40:	3b01      	subs	r3, #1
 8005d42:	b29a      	uxth	r2, r3
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	f47f ae94 	bne.w	8005a7a <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	2220      	movs	r2, #32
 8005d56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2200      	movs	r2, #0
 8005d66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	e000      	b.n	8005d70 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8005d6e:	2302      	movs	r3, #2
  }
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3728      	adds	r7, #40	; 0x28
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}
 8005d78:	00010004 	.word	0x00010004
 8005d7c:	200000ac 	.word	0x200000ac
 8005d80:	14f8b589 	.word	0x14f8b589

08005d84 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b088      	sub	sp, #32
 8005d88:	af02      	add	r7, sp, #8
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	4608      	mov	r0, r1
 8005d8e:	4611      	mov	r1, r2
 8005d90:	461a      	mov	r2, r3
 8005d92:	4603      	mov	r3, r0
 8005d94:	817b      	strh	r3, [r7, #10]
 8005d96:	460b      	mov	r3, r1
 8005d98:	813b      	strh	r3, [r7, #8]
 8005d9a:	4613      	mov	r3, r2
 8005d9c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005dac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005db0:	9300      	str	r3, [sp, #0]
 8005db2:	6a3b      	ldr	r3, [r7, #32]
 8005db4:	2200      	movs	r2, #0
 8005db6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005dba:	68f8      	ldr	r0, [r7, #12]
 8005dbc:	f000 f960 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d00d      	beq.n	8005de2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005dd4:	d103      	bne.n	8005dde <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005ddc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005dde:	2303      	movs	r3, #3
 8005de0:	e05f      	b.n	8005ea2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005de2:	897b      	ldrh	r3, [r7, #10]
 8005de4:	b2db      	uxtb	r3, r3
 8005de6:	461a      	mov	r2, r3
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005df0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005df4:	6a3a      	ldr	r2, [r7, #32]
 8005df6:	492d      	ldr	r1, [pc, #180]	; (8005eac <I2C_RequestMemoryWrite+0x128>)
 8005df8:	68f8      	ldr	r0, [r7, #12]
 8005dfa:	f000 f9bb 	bl	8006174 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d001      	beq.n	8005e08 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005e04:	2301      	movs	r3, #1
 8005e06:	e04c      	b.n	8005ea2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e08:	2300      	movs	r3, #0
 8005e0a:	617b      	str	r3, [r7, #20]
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	695b      	ldr	r3, [r3, #20]
 8005e12:	617b      	str	r3, [r7, #20]
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	699b      	ldr	r3, [r3, #24]
 8005e1a:	617b      	str	r3, [r7, #20]
 8005e1c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e20:	6a39      	ldr	r1, [r7, #32]
 8005e22:	68f8      	ldr	r0, [r7, #12]
 8005e24:	f000 fa46 	bl	80062b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e28:	4603      	mov	r3, r0
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d00d      	beq.n	8005e4a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e32:	2b04      	cmp	r3, #4
 8005e34:	d107      	bne.n	8005e46 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	681a      	ldr	r2, [r3, #0]
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e44:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005e46:	2301      	movs	r3, #1
 8005e48:	e02b      	b.n	8005ea2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e4a:	88fb      	ldrh	r3, [r7, #6]
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	d105      	bne.n	8005e5c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e50:	893b      	ldrh	r3, [r7, #8]
 8005e52:	b2da      	uxtb	r2, r3
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	611a      	str	r2, [r3, #16]
 8005e5a:	e021      	b.n	8005ea0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005e5c:	893b      	ldrh	r3, [r7, #8]
 8005e5e:	0a1b      	lsrs	r3, r3, #8
 8005e60:	b29b      	uxth	r3, r3
 8005e62:	b2da      	uxtb	r2, r3
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e6c:	6a39      	ldr	r1, [r7, #32]
 8005e6e:	68f8      	ldr	r0, [r7, #12]
 8005e70:	f000 fa20 	bl	80062b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e74:	4603      	mov	r3, r0
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d00d      	beq.n	8005e96 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e7e:	2b04      	cmp	r3, #4
 8005e80:	d107      	bne.n	8005e92 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681a      	ldr	r2, [r3, #0]
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e90:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005e92:	2301      	movs	r3, #1
 8005e94:	e005      	b.n	8005ea2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e96:	893b      	ldrh	r3, [r7, #8]
 8005e98:	b2da      	uxtb	r2, r3
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005ea0:	2300      	movs	r3, #0
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3718      	adds	r7, #24
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}
 8005eaa:	bf00      	nop
 8005eac:	00010002 	.word	0x00010002

08005eb0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b088      	sub	sp, #32
 8005eb4:	af02      	add	r7, sp, #8
 8005eb6:	60f8      	str	r0, [r7, #12]
 8005eb8:	4608      	mov	r0, r1
 8005eba:	4611      	mov	r1, r2
 8005ebc:	461a      	mov	r2, r3
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	817b      	strh	r3, [r7, #10]
 8005ec2:	460b      	mov	r3, r1
 8005ec4:	813b      	strh	r3, [r7, #8]
 8005ec6:	4613      	mov	r3, r2
 8005ec8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	681a      	ldr	r2, [r3, #0]
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005ed8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	681a      	ldr	r2, [r3, #0]
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ee8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eec:	9300      	str	r3, [sp, #0]
 8005eee:	6a3b      	ldr	r3, [r7, #32]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005ef6:	68f8      	ldr	r0, [r7, #12]
 8005ef8:	f000 f8c2 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 8005efc:	4603      	mov	r3, r0
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d00d      	beq.n	8005f1e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f10:	d103      	bne.n	8005f1a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f18:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005f1a:	2303      	movs	r3, #3
 8005f1c:	e0aa      	b.n	8006074 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005f1e:	897b      	ldrh	r3, [r7, #10]
 8005f20:	b2db      	uxtb	r3, r3
 8005f22:	461a      	mov	r2, r3
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005f2c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f30:	6a3a      	ldr	r2, [r7, #32]
 8005f32:	4952      	ldr	r1, [pc, #328]	; (800607c <I2C_RequestMemoryRead+0x1cc>)
 8005f34:	68f8      	ldr	r0, [r7, #12]
 8005f36:	f000 f91d 	bl	8006174 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d001      	beq.n	8005f44 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005f40:	2301      	movs	r3, #1
 8005f42:	e097      	b.n	8006074 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f44:	2300      	movs	r3, #0
 8005f46:	617b      	str	r3, [r7, #20]
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	695b      	ldr	r3, [r3, #20]
 8005f4e:	617b      	str	r3, [r7, #20]
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	699b      	ldr	r3, [r3, #24]
 8005f56:	617b      	str	r3, [r7, #20]
 8005f58:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f5c:	6a39      	ldr	r1, [r7, #32]
 8005f5e:	68f8      	ldr	r0, [r7, #12]
 8005f60:	f000 f9a8 	bl	80062b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f64:	4603      	mov	r3, r0
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d00d      	beq.n	8005f86 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f6e:	2b04      	cmp	r3, #4
 8005f70:	d107      	bne.n	8005f82 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	681a      	ldr	r2, [r3, #0]
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f80:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005f82:	2301      	movs	r3, #1
 8005f84:	e076      	b.n	8006074 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005f86:	88fb      	ldrh	r3, [r7, #6]
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d105      	bne.n	8005f98 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f8c:	893b      	ldrh	r3, [r7, #8]
 8005f8e:	b2da      	uxtb	r2, r3
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	611a      	str	r2, [r3, #16]
 8005f96:	e021      	b.n	8005fdc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005f98:	893b      	ldrh	r3, [r7, #8]
 8005f9a:	0a1b      	lsrs	r3, r3, #8
 8005f9c:	b29b      	uxth	r3, r3
 8005f9e:	b2da      	uxtb	r2, r3
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005fa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fa8:	6a39      	ldr	r1, [r7, #32]
 8005faa:	68f8      	ldr	r0, [r7, #12]
 8005fac:	f000 f982 	bl	80062b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d00d      	beq.n	8005fd2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fba:	2b04      	cmp	r3, #4
 8005fbc:	d107      	bne.n	8005fce <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fcc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	e050      	b.n	8006074 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005fd2:	893b      	ldrh	r3, [r7, #8]
 8005fd4:	b2da      	uxtb	r2, r3
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005fdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fde:	6a39      	ldr	r1, [r7, #32]
 8005fe0:	68f8      	ldr	r0, [r7, #12]
 8005fe2:	f000 f967 	bl	80062b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d00d      	beq.n	8006008 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ff0:	2b04      	cmp	r3, #4
 8005ff2:	d107      	bne.n	8006004 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	681a      	ldr	r2, [r3, #0]
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006002:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006004:	2301      	movs	r3, #1
 8006006:	e035      	b.n	8006074 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	681a      	ldr	r2, [r3, #0]
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006016:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800601a:	9300      	str	r3, [sp, #0]
 800601c:	6a3b      	ldr	r3, [r7, #32]
 800601e:	2200      	movs	r2, #0
 8006020:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006024:	68f8      	ldr	r0, [r7, #12]
 8006026:	f000 f82b 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 800602a:	4603      	mov	r3, r0
 800602c:	2b00      	cmp	r3, #0
 800602e:	d00d      	beq.n	800604c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800603a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800603e:	d103      	bne.n	8006048 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006046:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006048:	2303      	movs	r3, #3
 800604a:	e013      	b.n	8006074 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800604c:	897b      	ldrh	r3, [r7, #10]
 800604e:	b2db      	uxtb	r3, r3
 8006050:	f043 0301 	orr.w	r3, r3, #1
 8006054:	b2da      	uxtb	r2, r3
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800605c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800605e:	6a3a      	ldr	r2, [r7, #32]
 8006060:	4906      	ldr	r1, [pc, #24]	; (800607c <I2C_RequestMemoryRead+0x1cc>)
 8006062:	68f8      	ldr	r0, [r7, #12]
 8006064:	f000 f886 	bl	8006174 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006068:	4603      	mov	r3, r0
 800606a:	2b00      	cmp	r3, #0
 800606c:	d001      	beq.n	8006072 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	e000      	b.n	8006074 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006072:	2300      	movs	r3, #0
}
 8006074:	4618      	mov	r0, r3
 8006076:	3718      	adds	r7, #24
 8006078:	46bd      	mov	sp, r7
 800607a:	bd80      	pop	{r7, pc}
 800607c:	00010002 	.word	0x00010002

08006080 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b084      	sub	sp, #16
 8006084:	af00      	add	r7, sp, #0
 8006086:	60f8      	str	r0, [r7, #12]
 8006088:	60b9      	str	r1, [r7, #8]
 800608a:	603b      	str	r3, [r7, #0]
 800608c:	4613      	mov	r3, r2
 800608e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006090:	e048      	b.n	8006124 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006098:	d044      	beq.n	8006124 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800609a:	f7fe fe67 	bl	8004d6c <HAL_GetTick>
 800609e:	4602      	mov	r2, r0
 80060a0:	69bb      	ldr	r3, [r7, #24]
 80060a2:	1ad3      	subs	r3, r2, r3
 80060a4:	683a      	ldr	r2, [r7, #0]
 80060a6:	429a      	cmp	r2, r3
 80060a8:	d302      	bcc.n	80060b0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d139      	bne.n	8006124 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	0c1b      	lsrs	r3, r3, #16
 80060b4:	b2db      	uxtb	r3, r3
 80060b6:	2b01      	cmp	r3, #1
 80060b8:	d10d      	bne.n	80060d6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	695b      	ldr	r3, [r3, #20]
 80060c0:	43da      	mvns	r2, r3
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	4013      	ands	r3, r2
 80060c6:	b29b      	uxth	r3, r3
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	bf0c      	ite	eq
 80060cc:	2301      	moveq	r3, #1
 80060ce:	2300      	movne	r3, #0
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	461a      	mov	r2, r3
 80060d4:	e00c      	b.n	80060f0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	699b      	ldr	r3, [r3, #24]
 80060dc:	43da      	mvns	r2, r3
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	4013      	ands	r3, r2
 80060e2:	b29b      	uxth	r3, r3
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	bf0c      	ite	eq
 80060e8:	2301      	moveq	r3, #1
 80060ea:	2300      	movne	r3, #0
 80060ec:	b2db      	uxtb	r3, r3
 80060ee:	461a      	mov	r2, r3
 80060f0:	79fb      	ldrb	r3, [r7, #7]
 80060f2:	429a      	cmp	r2, r3
 80060f4:	d116      	bne.n	8006124 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	2200      	movs	r2, #0
 80060fa:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	2220      	movs	r2, #32
 8006100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2200      	movs	r2, #0
 8006108:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006110:	f043 0220 	orr.w	r2, r3, #32
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2200      	movs	r2, #0
 800611c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006120:	2301      	movs	r3, #1
 8006122:	e023      	b.n	800616c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	0c1b      	lsrs	r3, r3, #16
 8006128:	b2db      	uxtb	r3, r3
 800612a:	2b01      	cmp	r3, #1
 800612c:	d10d      	bne.n	800614a <I2C_WaitOnFlagUntilTimeout+0xca>
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	695b      	ldr	r3, [r3, #20]
 8006134:	43da      	mvns	r2, r3
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	4013      	ands	r3, r2
 800613a:	b29b      	uxth	r3, r3
 800613c:	2b00      	cmp	r3, #0
 800613e:	bf0c      	ite	eq
 8006140:	2301      	moveq	r3, #1
 8006142:	2300      	movne	r3, #0
 8006144:	b2db      	uxtb	r3, r3
 8006146:	461a      	mov	r2, r3
 8006148:	e00c      	b.n	8006164 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	699b      	ldr	r3, [r3, #24]
 8006150:	43da      	mvns	r2, r3
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	4013      	ands	r3, r2
 8006156:	b29b      	uxth	r3, r3
 8006158:	2b00      	cmp	r3, #0
 800615a:	bf0c      	ite	eq
 800615c:	2301      	moveq	r3, #1
 800615e:	2300      	movne	r3, #0
 8006160:	b2db      	uxtb	r3, r3
 8006162:	461a      	mov	r2, r3
 8006164:	79fb      	ldrb	r3, [r7, #7]
 8006166:	429a      	cmp	r2, r3
 8006168:	d093      	beq.n	8006092 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800616a:	2300      	movs	r3, #0
}
 800616c:	4618      	mov	r0, r3
 800616e:	3710      	adds	r7, #16
 8006170:	46bd      	mov	sp, r7
 8006172:	bd80      	pop	{r7, pc}

08006174 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b084      	sub	sp, #16
 8006178:	af00      	add	r7, sp, #0
 800617a:	60f8      	str	r0, [r7, #12]
 800617c:	60b9      	str	r1, [r7, #8]
 800617e:	607a      	str	r2, [r7, #4]
 8006180:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006182:	e071      	b.n	8006268 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	695b      	ldr	r3, [r3, #20]
 800618a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800618e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006192:	d123      	bne.n	80061dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061a2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80061ac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2200      	movs	r2, #0
 80061b2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2220      	movs	r2, #32
 80061b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2200      	movs	r2, #0
 80061c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061c8:	f043 0204 	orr.w	r2, r3, #4
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	2200      	movs	r2, #0
 80061d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80061d8:	2301      	movs	r3, #1
 80061da:	e067      	b.n	80062ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061e2:	d041      	beq.n	8006268 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061e4:	f7fe fdc2 	bl	8004d6c <HAL_GetTick>
 80061e8:	4602      	mov	r2, r0
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	1ad3      	subs	r3, r2, r3
 80061ee:	687a      	ldr	r2, [r7, #4]
 80061f0:	429a      	cmp	r2, r3
 80061f2:	d302      	bcc.n	80061fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d136      	bne.n	8006268 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	0c1b      	lsrs	r3, r3, #16
 80061fe:	b2db      	uxtb	r3, r3
 8006200:	2b01      	cmp	r3, #1
 8006202:	d10c      	bne.n	800621e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	695b      	ldr	r3, [r3, #20]
 800620a:	43da      	mvns	r2, r3
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	4013      	ands	r3, r2
 8006210:	b29b      	uxth	r3, r3
 8006212:	2b00      	cmp	r3, #0
 8006214:	bf14      	ite	ne
 8006216:	2301      	movne	r3, #1
 8006218:	2300      	moveq	r3, #0
 800621a:	b2db      	uxtb	r3, r3
 800621c:	e00b      	b.n	8006236 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	699b      	ldr	r3, [r3, #24]
 8006224:	43da      	mvns	r2, r3
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	4013      	ands	r3, r2
 800622a:	b29b      	uxth	r3, r3
 800622c:	2b00      	cmp	r3, #0
 800622e:	bf14      	ite	ne
 8006230:	2301      	movne	r3, #1
 8006232:	2300      	moveq	r3, #0
 8006234:	b2db      	uxtb	r3, r3
 8006236:	2b00      	cmp	r3, #0
 8006238:	d016      	beq.n	8006268 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2200      	movs	r2, #0
 800623e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2220      	movs	r2, #32
 8006244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2200      	movs	r2, #0
 800624c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006254:	f043 0220 	orr.w	r2, r3, #32
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2200      	movs	r2, #0
 8006260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006264:	2301      	movs	r3, #1
 8006266:	e021      	b.n	80062ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	0c1b      	lsrs	r3, r3, #16
 800626c:	b2db      	uxtb	r3, r3
 800626e:	2b01      	cmp	r3, #1
 8006270:	d10c      	bne.n	800628c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	695b      	ldr	r3, [r3, #20]
 8006278:	43da      	mvns	r2, r3
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	4013      	ands	r3, r2
 800627e:	b29b      	uxth	r3, r3
 8006280:	2b00      	cmp	r3, #0
 8006282:	bf14      	ite	ne
 8006284:	2301      	movne	r3, #1
 8006286:	2300      	moveq	r3, #0
 8006288:	b2db      	uxtb	r3, r3
 800628a:	e00b      	b.n	80062a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	699b      	ldr	r3, [r3, #24]
 8006292:	43da      	mvns	r2, r3
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	4013      	ands	r3, r2
 8006298:	b29b      	uxth	r3, r3
 800629a:	2b00      	cmp	r3, #0
 800629c:	bf14      	ite	ne
 800629e:	2301      	movne	r3, #1
 80062a0:	2300      	moveq	r3, #0
 80062a2:	b2db      	uxtb	r3, r3
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	f47f af6d 	bne.w	8006184 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80062aa:	2300      	movs	r3, #0
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3710      	adds	r7, #16
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}

080062b4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b084      	sub	sp, #16
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	60f8      	str	r0, [r7, #12]
 80062bc:	60b9      	str	r1, [r7, #8]
 80062be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80062c0:	e034      	b.n	800632c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80062c2:	68f8      	ldr	r0, [r7, #12]
 80062c4:	f000 f8e3 	bl	800648e <I2C_IsAcknowledgeFailed>
 80062c8:	4603      	mov	r3, r0
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d001      	beq.n	80062d2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80062ce:	2301      	movs	r3, #1
 80062d0:	e034      	b.n	800633c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062d8:	d028      	beq.n	800632c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062da:	f7fe fd47 	bl	8004d6c <HAL_GetTick>
 80062de:	4602      	mov	r2, r0
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	1ad3      	subs	r3, r2, r3
 80062e4:	68ba      	ldr	r2, [r7, #8]
 80062e6:	429a      	cmp	r2, r3
 80062e8:	d302      	bcc.n	80062f0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d11d      	bne.n	800632c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	695b      	ldr	r3, [r3, #20]
 80062f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062fa:	2b80      	cmp	r3, #128	; 0x80
 80062fc:	d016      	beq.n	800632c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2200      	movs	r2, #0
 8006302:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2220      	movs	r2, #32
 8006308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	2200      	movs	r2, #0
 8006310:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006318:	f043 0220 	orr.w	r2, r3, #32
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2200      	movs	r2, #0
 8006324:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006328:	2301      	movs	r3, #1
 800632a:	e007      	b.n	800633c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	695b      	ldr	r3, [r3, #20]
 8006332:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006336:	2b80      	cmp	r3, #128	; 0x80
 8006338:	d1c3      	bne.n	80062c2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800633a:	2300      	movs	r3, #0
}
 800633c:	4618      	mov	r0, r3
 800633e:	3710      	adds	r7, #16
 8006340:	46bd      	mov	sp, r7
 8006342:	bd80      	pop	{r7, pc}

08006344 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b084      	sub	sp, #16
 8006348:	af00      	add	r7, sp, #0
 800634a:	60f8      	str	r0, [r7, #12]
 800634c:	60b9      	str	r1, [r7, #8]
 800634e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006350:	e034      	b.n	80063bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006352:	68f8      	ldr	r0, [r7, #12]
 8006354:	f000 f89b 	bl	800648e <I2C_IsAcknowledgeFailed>
 8006358:	4603      	mov	r3, r0
 800635a:	2b00      	cmp	r3, #0
 800635c:	d001      	beq.n	8006362 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800635e:	2301      	movs	r3, #1
 8006360:	e034      	b.n	80063cc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006368:	d028      	beq.n	80063bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800636a:	f7fe fcff 	bl	8004d6c <HAL_GetTick>
 800636e:	4602      	mov	r2, r0
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	1ad3      	subs	r3, r2, r3
 8006374:	68ba      	ldr	r2, [r7, #8]
 8006376:	429a      	cmp	r2, r3
 8006378:	d302      	bcc.n	8006380 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d11d      	bne.n	80063bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	695b      	ldr	r3, [r3, #20]
 8006386:	f003 0304 	and.w	r3, r3, #4
 800638a:	2b04      	cmp	r3, #4
 800638c:	d016      	beq.n	80063bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2200      	movs	r2, #0
 8006392:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	2220      	movs	r2, #32
 8006398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2200      	movs	r2, #0
 80063a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063a8:	f043 0220 	orr.w	r2, r3, #32
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	2200      	movs	r2, #0
 80063b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80063b8:	2301      	movs	r3, #1
 80063ba:	e007      	b.n	80063cc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	695b      	ldr	r3, [r3, #20]
 80063c2:	f003 0304 	and.w	r3, r3, #4
 80063c6:	2b04      	cmp	r3, #4
 80063c8:	d1c3      	bne.n	8006352 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80063ca:	2300      	movs	r3, #0
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	3710      	adds	r7, #16
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}

080063d4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b084      	sub	sp, #16
 80063d8:	af00      	add	r7, sp, #0
 80063da:	60f8      	str	r0, [r7, #12]
 80063dc:	60b9      	str	r1, [r7, #8]
 80063de:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80063e0:	e049      	b.n	8006476 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	695b      	ldr	r3, [r3, #20]
 80063e8:	f003 0310 	and.w	r3, r3, #16
 80063ec:	2b10      	cmp	r3, #16
 80063ee:	d119      	bne.n	8006424 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f06f 0210 	mvn.w	r2, #16
 80063f8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2200      	movs	r2, #0
 80063fe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2220      	movs	r2, #32
 8006404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2200      	movs	r2, #0
 800640c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2200      	movs	r2, #0
 800641c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006420:	2301      	movs	r3, #1
 8006422:	e030      	b.n	8006486 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006424:	f7fe fca2 	bl	8004d6c <HAL_GetTick>
 8006428:	4602      	mov	r2, r0
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	1ad3      	subs	r3, r2, r3
 800642e:	68ba      	ldr	r2, [r7, #8]
 8006430:	429a      	cmp	r2, r3
 8006432:	d302      	bcc.n	800643a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d11d      	bne.n	8006476 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	695b      	ldr	r3, [r3, #20]
 8006440:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006444:	2b40      	cmp	r3, #64	; 0x40
 8006446:	d016      	beq.n	8006476 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2200      	movs	r2, #0
 800644c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2220      	movs	r2, #32
 8006452:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	2200      	movs	r2, #0
 800645a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006462:	f043 0220 	orr.w	r2, r3, #32
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	2200      	movs	r2, #0
 800646e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006472:	2301      	movs	r3, #1
 8006474:	e007      	b.n	8006486 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	695b      	ldr	r3, [r3, #20]
 800647c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006480:	2b40      	cmp	r3, #64	; 0x40
 8006482:	d1ae      	bne.n	80063e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006484:	2300      	movs	r3, #0
}
 8006486:	4618      	mov	r0, r3
 8006488:	3710      	adds	r7, #16
 800648a:	46bd      	mov	sp, r7
 800648c:	bd80      	pop	{r7, pc}

0800648e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800648e:	b480      	push	{r7}
 8006490:	b083      	sub	sp, #12
 8006492:	af00      	add	r7, sp, #0
 8006494:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	695b      	ldr	r3, [r3, #20]
 800649c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064a4:	d11b      	bne.n	80064de <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80064ae:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2200      	movs	r2, #0
 80064b4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2220      	movs	r2, #32
 80064ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2200      	movs	r2, #0
 80064c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ca:	f043 0204 	orr.w	r2, r3, #4
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2200      	movs	r2, #0
 80064d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	e000      	b.n	80064e0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80064de:	2300      	movs	r3, #0
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	370c      	adds	r7, #12
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bc80      	pop	{r7}
 80064e8:	4770      	bx	lr
	...

080064ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b086      	sub	sp, #24
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d101      	bne.n	80064fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80064fa:	2301      	movs	r3, #1
 80064fc:	e272      	b.n	80069e4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f003 0301 	and.w	r3, r3, #1
 8006506:	2b00      	cmp	r3, #0
 8006508:	f000 8087 	beq.w	800661a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800650c:	4b92      	ldr	r3, [pc, #584]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	f003 030c 	and.w	r3, r3, #12
 8006514:	2b04      	cmp	r3, #4
 8006516:	d00c      	beq.n	8006532 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006518:	4b8f      	ldr	r3, [pc, #572]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	f003 030c 	and.w	r3, r3, #12
 8006520:	2b08      	cmp	r3, #8
 8006522:	d112      	bne.n	800654a <HAL_RCC_OscConfig+0x5e>
 8006524:	4b8c      	ldr	r3, [pc, #560]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800652c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006530:	d10b      	bne.n	800654a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006532:	4b89      	ldr	r3, [pc, #548]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800653a:	2b00      	cmp	r3, #0
 800653c:	d06c      	beq.n	8006618 <HAL_RCC_OscConfig+0x12c>
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	685b      	ldr	r3, [r3, #4]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d168      	bne.n	8006618 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006546:	2301      	movs	r3, #1
 8006548:	e24c      	b.n	80069e4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006552:	d106      	bne.n	8006562 <HAL_RCC_OscConfig+0x76>
 8006554:	4b80      	ldr	r3, [pc, #512]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a7f      	ldr	r2, [pc, #508]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 800655a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800655e:	6013      	str	r3, [r2, #0]
 8006560:	e02e      	b.n	80065c0 <HAL_RCC_OscConfig+0xd4>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d10c      	bne.n	8006584 <HAL_RCC_OscConfig+0x98>
 800656a:	4b7b      	ldr	r3, [pc, #492]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a7a      	ldr	r2, [pc, #488]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 8006570:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006574:	6013      	str	r3, [r2, #0]
 8006576:	4b78      	ldr	r3, [pc, #480]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a77      	ldr	r2, [pc, #476]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 800657c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006580:	6013      	str	r3, [r2, #0]
 8006582:	e01d      	b.n	80065c0 <HAL_RCC_OscConfig+0xd4>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800658c:	d10c      	bne.n	80065a8 <HAL_RCC_OscConfig+0xbc>
 800658e:	4b72      	ldr	r3, [pc, #456]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	4a71      	ldr	r2, [pc, #452]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 8006594:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006598:	6013      	str	r3, [r2, #0]
 800659a:	4b6f      	ldr	r3, [pc, #444]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4a6e      	ldr	r2, [pc, #440]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 80065a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80065a4:	6013      	str	r3, [r2, #0]
 80065a6:	e00b      	b.n	80065c0 <HAL_RCC_OscConfig+0xd4>
 80065a8:	4b6b      	ldr	r3, [pc, #428]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a6a      	ldr	r2, [pc, #424]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 80065ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065b2:	6013      	str	r3, [r2, #0]
 80065b4:	4b68      	ldr	r3, [pc, #416]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a67      	ldr	r2, [pc, #412]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 80065ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80065be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d013      	beq.n	80065f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065c8:	f7fe fbd0 	bl	8004d6c <HAL_GetTick>
 80065cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065ce:	e008      	b.n	80065e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065d0:	f7fe fbcc 	bl	8004d6c <HAL_GetTick>
 80065d4:	4602      	mov	r2, r0
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	1ad3      	subs	r3, r2, r3
 80065da:	2b64      	cmp	r3, #100	; 0x64
 80065dc:	d901      	bls.n	80065e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80065de:	2303      	movs	r3, #3
 80065e0:	e200      	b.n	80069e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065e2:	4b5d      	ldr	r3, [pc, #372]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d0f0      	beq.n	80065d0 <HAL_RCC_OscConfig+0xe4>
 80065ee:	e014      	b.n	800661a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065f0:	f7fe fbbc 	bl	8004d6c <HAL_GetTick>
 80065f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80065f6:	e008      	b.n	800660a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065f8:	f7fe fbb8 	bl	8004d6c <HAL_GetTick>
 80065fc:	4602      	mov	r2, r0
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	1ad3      	subs	r3, r2, r3
 8006602:	2b64      	cmp	r3, #100	; 0x64
 8006604:	d901      	bls.n	800660a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006606:	2303      	movs	r3, #3
 8006608:	e1ec      	b.n	80069e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800660a:	4b53      	ldr	r3, [pc, #332]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006612:	2b00      	cmp	r3, #0
 8006614:	d1f0      	bne.n	80065f8 <HAL_RCC_OscConfig+0x10c>
 8006616:	e000      	b.n	800661a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006618:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f003 0302 	and.w	r3, r3, #2
 8006622:	2b00      	cmp	r3, #0
 8006624:	d063      	beq.n	80066ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006626:	4b4c      	ldr	r3, [pc, #304]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	f003 030c 	and.w	r3, r3, #12
 800662e:	2b00      	cmp	r3, #0
 8006630:	d00b      	beq.n	800664a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006632:	4b49      	ldr	r3, [pc, #292]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	f003 030c 	and.w	r3, r3, #12
 800663a:	2b08      	cmp	r3, #8
 800663c:	d11c      	bne.n	8006678 <HAL_RCC_OscConfig+0x18c>
 800663e:	4b46      	ldr	r3, [pc, #280]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 8006640:	685b      	ldr	r3, [r3, #4]
 8006642:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006646:	2b00      	cmp	r3, #0
 8006648:	d116      	bne.n	8006678 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800664a:	4b43      	ldr	r3, [pc, #268]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f003 0302 	and.w	r3, r3, #2
 8006652:	2b00      	cmp	r3, #0
 8006654:	d005      	beq.n	8006662 <HAL_RCC_OscConfig+0x176>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	691b      	ldr	r3, [r3, #16]
 800665a:	2b01      	cmp	r3, #1
 800665c:	d001      	beq.n	8006662 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	e1c0      	b.n	80069e4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006662:	4b3d      	ldr	r3, [pc, #244]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	695b      	ldr	r3, [r3, #20]
 800666e:	00db      	lsls	r3, r3, #3
 8006670:	4939      	ldr	r1, [pc, #228]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 8006672:	4313      	orrs	r3, r2
 8006674:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006676:	e03a      	b.n	80066ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	691b      	ldr	r3, [r3, #16]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d020      	beq.n	80066c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006680:	4b36      	ldr	r3, [pc, #216]	; (800675c <HAL_RCC_OscConfig+0x270>)
 8006682:	2201      	movs	r2, #1
 8006684:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006686:	f7fe fb71 	bl	8004d6c <HAL_GetTick>
 800668a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800668c:	e008      	b.n	80066a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800668e:	f7fe fb6d 	bl	8004d6c <HAL_GetTick>
 8006692:	4602      	mov	r2, r0
 8006694:	693b      	ldr	r3, [r7, #16]
 8006696:	1ad3      	subs	r3, r2, r3
 8006698:	2b02      	cmp	r3, #2
 800669a:	d901      	bls.n	80066a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800669c:	2303      	movs	r3, #3
 800669e:	e1a1      	b.n	80069e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066a0:	4b2d      	ldr	r3, [pc, #180]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f003 0302 	and.w	r3, r3, #2
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d0f0      	beq.n	800668e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066ac:	4b2a      	ldr	r3, [pc, #168]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	695b      	ldr	r3, [r3, #20]
 80066b8:	00db      	lsls	r3, r3, #3
 80066ba:	4927      	ldr	r1, [pc, #156]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 80066bc:	4313      	orrs	r3, r2
 80066be:	600b      	str	r3, [r1, #0]
 80066c0:	e015      	b.n	80066ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80066c2:	4b26      	ldr	r3, [pc, #152]	; (800675c <HAL_RCC_OscConfig+0x270>)
 80066c4:	2200      	movs	r2, #0
 80066c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066c8:	f7fe fb50 	bl	8004d6c <HAL_GetTick>
 80066cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80066ce:	e008      	b.n	80066e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80066d0:	f7fe fb4c 	bl	8004d6c <HAL_GetTick>
 80066d4:	4602      	mov	r2, r0
 80066d6:	693b      	ldr	r3, [r7, #16]
 80066d8:	1ad3      	subs	r3, r2, r3
 80066da:	2b02      	cmp	r3, #2
 80066dc:	d901      	bls.n	80066e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80066de:	2303      	movs	r3, #3
 80066e0:	e180      	b.n	80069e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80066e2:	4b1d      	ldr	r3, [pc, #116]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f003 0302 	and.w	r3, r3, #2
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d1f0      	bne.n	80066d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f003 0308 	and.w	r3, r3, #8
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d03a      	beq.n	8006770 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	699b      	ldr	r3, [r3, #24]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d019      	beq.n	8006736 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006702:	4b17      	ldr	r3, [pc, #92]	; (8006760 <HAL_RCC_OscConfig+0x274>)
 8006704:	2201      	movs	r2, #1
 8006706:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006708:	f7fe fb30 	bl	8004d6c <HAL_GetTick>
 800670c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800670e:	e008      	b.n	8006722 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006710:	f7fe fb2c 	bl	8004d6c <HAL_GetTick>
 8006714:	4602      	mov	r2, r0
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	1ad3      	subs	r3, r2, r3
 800671a:	2b02      	cmp	r3, #2
 800671c:	d901      	bls.n	8006722 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800671e:	2303      	movs	r3, #3
 8006720:	e160      	b.n	80069e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006722:	4b0d      	ldr	r3, [pc, #52]	; (8006758 <HAL_RCC_OscConfig+0x26c>)
 8006724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006726:	f003 0302 	and.w	r3, r3, #2
 800672a:	2b00      	cmp	r3, #0
 800672c:	d0f0      	beq.n	8006710 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800672e:	2001      	movs	r0, #1
 8006730:	f000 face 	bl	8006cd0 <RCC_Delay>
 8006734:	e01c      	b.n	8006770 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006736:	4b0a      	ldr	r3, [pc, #40]	; (8006760 <HAL_RCC_OscConfig+0x274>)
 8006738:	2200      	movs	r2, #0
 800673a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800673c:	f7fe fb16 	bl	8004d6c <HAL_GetTick>
 8006740:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006742:	e00f      	b.n	8006764 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006744:	f7fe fb12 	bl	8004d6c <HAL_GetTick>
 8006748:	4602      	mov	r2, r0
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	1ad3      	subs	r3, r2, r3
 800674e:	2b02      	cmp	r3, #2
 8006750:	d908      	bls.n	8006764 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006752:	2303      	movs	r3, #3
 8006754:	e146      	b.n	80069e4 <HAL_RCC_OscConfig+0x4f8>
 8006756:	bf00      	nop
 8006758:	40021000 	.word	0x40021000
 800675c:	42420000 	.word	0x42420000
 8006760:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006764:	4b92      	ldr	r3, [pc, #584]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 8006766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006768:	f003 0302 	and.w	r3, r3, #2
 800676c:	2b00      	cmp	r3, #0
 800676e:	d1e9      	bne.n	8006744 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f003 0304 	and.w	r3, r3, #4
 8006778:	2b00      	cmp	r3, #0
 800677a:	f000 80a6 	beq.w	80068ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800677e:	2300      	movs	r3, #0
 8006780:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006782:	4b8b      	ldr	r3, [pc, #556]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 8006784:	69db      	ldr	r3, [r3, #28]
 8006786:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800678a:	2b00      	cmp	r3, #0
 800678c:	d10d      	bne.n	80067aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800678e:	4b88      	ldr	r3, [pc, #544]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 8006790:	69db      	ldr	r3, [r3, #28]
 8006792:	4a87      	ldr	r2, [pc, #540]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 8006794:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006798:	61d3      	str	r3, [r2, #28]
 800679a:	4b85      	ldr	r3, [pc, #532]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 800679c:	69db      	ldr	r3, [r3, #28]
 800679e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067a2:	60bb      	str	r3, [r7, #8]
 80067a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80067a6:	2301      	movs	r3, #1
 80067a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067aa:	4b82      	ldr	r3, [pc, #520]	; (80069b4 <HAL_RCC_OscConfig+0x4c8>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d118      	bne.n	80067e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80067b6:	4b7f      	ldr	r3, [pc, #508]	; (80069b4 <HAL_RCC_OscConfig+0x4c8>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	4a7e      	ldr	r2, [pc, #504]	; (80069b4 <HAL_RCC_OscConfig+0x4c8>)
 80067bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80067c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80067c2:	f7fe fad3 	bl	8004d6c <HAL_GetTick>
 80067c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067c8:	e008      	b.n	80067dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067ca:	f7fe facf 	bl	8004d6c <HAL_GetTick>
 80067ce:	4602      	mov	r2, r0
 80067d0:	693b      	ldr	r3, [r7, #16]
 80067d2:	1ad3      	subs	r3, r2, r3
 80067d4:	2b64      	cmp	r3, #100	; 0x64
 80067d6:	d901      	bls.n	80067dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80067d8:	2303      	movs	r3, #3
 80067da:	e103      	b.n	80069e4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067dc:	4b75      	ldr	r3, [pc, #468]	; (80069b4 <HAL_RCC_OscConfig+0x4c8>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d0f0      	beq.n	80067ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	68db      	ldr	r3, [r3, #12]
 80067ec:	2b01      	cmp	r3, #1
 80067ee:	d106      	bne.n	80067fe <HAL_RCC_OscConfig+0x312>
 80067f0:	4b6f      	ldr	r3, [pc, #444]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 80067f2:	6a1b      	ldr	r3, [r3, #32]
 80067f4:	4a6e      	ldr	r2, [pc, #440]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 80067f6:	f043 0301 	orr.w	r3, r3, #1
 80067fa:	6213      	str	r3, [r2, #32]
 80067fc:	e02d      	b.n	800685a <HAL_RCC_OscConfig+0x36e>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	68db      	ldr	r3, [r3, #12]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d10c      	bne.n	8006820 <HAL_RCC_OscConfig+0x334>
 8006806:	4b6a      	ldr	r3, [pc, #424]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 8006808:	6a1b      	ldr	r3, [r3, #32]
 800680a:	4a69      	ldr	r2, [pc, #420]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 800680c:	f023 0301 	bic.w	r3, r3, #1
 8006810:	6213      	str	r3, [r2, #32]
 8006812:	4b67      	ldr	r3, [pc, #412]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 8006814:	6a1b      	ldr	r3, [r3, #32]
 8006816:	4a66      	ldr	r2, [pc, #408]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 8006818:	f023 0304 	bic.w	r3, r3, #4
 800681c:	6213      	str	r3, [r2, #32]
 800681e:	e01c      	b.n	800685a <HAL_RCC_OscConfig+0x36e>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	68db      	ldr	r3, [r3, #12]
 8006824:	2b05      	cmp	r3, #5
 8006826:	d10c      	bne.n	8006842 <HAL_RCC_OscConfig+0x356>
 8006828:	4b61      	ldr	r3, [pc, #388]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 800682a:	6a1b      	ldr	r3, [r3, #32]
 800682c:	4a60      	ldr	r2, [pc, #384]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 800682e:	f043 0304 	orr.w	r3, r3, #4
 8006832:	6213      	str	r3, [r2, #32]
 8006834:	4b5e      	ldr	r3, [pc, #376]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 8006836:	6a1b      	ldr	r3, [r3, #32]
 8006838:	4a5d      	ldr	r2, [pc, #372]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 800683a:	f043 0301 	orr.w	r3, r3, #1
 800683e:	6213      	str	r3, [r2, #32]
 8006840:	e00b      	b.n	800685a <HAL_RCC_OscConfig+0x36e>
 8006842:	4b5b      	ldr	r3, [pc, #364]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 8006844:	6a1b      	ldr	r3, [r3, #32]
 8006846:	4a5a      	ldr	r2, [pc, #360]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 8006848:	f023 0301 	bic.w	r3, r3, #1
 800684c:	6213      	str	r3, [r2, #32]
 800684e:	4b58      	ldr	r3, [pc, #352]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 8006850:	6a1b      	ldr	r3, [r3, #32]
 8006852:	4a57      	ldr	r2, [pc, #348]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 8006854:	f023 0304 	bic.w	r3, r3, #4
 8006858:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	68db      	ldr	r3, [r3, #12]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d015      	beq.n	800688e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006862:	f7fe fa83 	bl	8004d6c <HAL_GetTick>
 8006866:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006868:	e00a      	b.n	8006880 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800686a:	f7fe fa7f 	bl	8004d6c <HAL_GetTick>
 800686e:	4602      	mov	r2, r0
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	1ad3      	subs	r3, r2, r3
 8006874:	f241 3288 	movw	r2, #5000	; 0x1388
 8006878:	4293      	cmp	r3, r2
 800687a:	d901      	bls.n	8006880 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800687c:	2303      	movs	r3, #3
 800687e:	e0b1      	b.n	80069e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006880:	4b4b      	ldr	r3, [pc, #300]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 8006882:	6a1b      	ldr	r3, [r3, #32]
 8006884:	f003 0302 	and.w	r3, r3, #2
 8006888:	2b00      	cmp	r3, #0
 800688a:	d0ee      	beq.n	800686a <HAL_RCC_OscConfig+0x37e>
 800688c:	e014      	b.n	80068b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800688e:	f7fe fa6d 	bl	8004d6c <HAL_GetTick>
 8006892:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006894:	e00a      	b.n	80068ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006896:	f7fe fa69 	bl	8004d6c <HAL_GetTick>
 800689a:	4602      	mov	r2, r0
 800689c:	693b      	ldr	r3, [r7, #16]
 800689e:	1ad3      	subs	r3, r2, r3
 80068a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d901      	bls.n	80068ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80068a8:	2303      	movs	r3, #3
 80068aa:	e09b      	b.n	80069e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80068ac:	4b40      	ldr	r3, [pc, #256]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 80068ae:	6a1b      	ldr	r3, [r3, #32]
 80068b0:	f003 0302 	and.w	r3, r3, #2
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d1ee      	bne.n	8006896 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80068b8:	7dfb      	ldrb	r3, [r7, #23]
 80068ba:	2b01      	cmp	r3, #1
 80068bc:	d105      	bne.n	80068ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068be:	4b3c      	ldr	r3, [pc, #240]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 80068c0:	69db      	ldr	r3, [r3, #28]
 80068c2:	4a3b      	ldr	r2, [pc, #236]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 80068c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80068c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	69db      	ldr	r3, [r3, #28]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	f000 8087 	beq.w	80069e2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80068d4:	4b36      	ldr	r3, [pc, #216]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 80068d6:	685b      	ldr	r3, [r3, #4]
 80068d8:	f003 030c 	and.w	r3, r3, #12
 80068dc:	2b08      	cmp	r3, #8
 80068de:	d061      	beq.n	80069a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	69db      	ldr	r3, [r3, #28]
 80068e4:	2b02      	cmp	r3, #2
 80068e6:	d146      	bne.n	8006976 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068e8:	4b33      	ldr	r3, [pc, #204]	; (80069b8 <HAL_RCC_OscConfig+0x4cc>)
 80068ea:	2200      	movs	r2, #0
 80068ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068ee:	f7fe fa3d 	bl	8004d6c <HAL_GetTick>
 80068f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80068f4:	e008      	b.n	8006908 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068f6:	f7fe fa39 	bl	8004d6c <HAL_GetTick>
 80068fa:	4602      	mov	r2, r0
 80068fc:	693b      	ldr	r3, [r7, #16]
 80068fe:	1ad3      	subs	r3, r2, r3
 8006900:	2b02      	cmp	r3, #2
 8006902:	d901      	bls.n	8006908 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006904:	2303      	movs	r3, #3
 8006906:	e06d      	b.n	80069e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006908:	4b29      	ldr	r3, [pc, #164]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006910:	2b00      	cmp	r3, #0
 8006912:	d1f0      	bne.n	80068f6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6a1b      	ldr	r3, [r3, #32]
 8006918:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800691c:	d108      	bne.n	8006930 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800691e:	4b24      	ldr	r3, [pc, #144]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	689b      	ldr	r3, [r3, #8]
 800692a:	4921      	ldr	r1, [pc, #132]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 800692c:	4313      	orrs	r3, r2
 800692e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006930:	4b1f      	ldr	r3, [pc, #124]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 8006932:	685b      	ldr	r3, [r3, #4]
 8006934:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6a19      	ldr	r1, [r3, #32]
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006940:	430b      	orrs	r3, r1
 8006942:	491b      	ldr	r1, [pc, #108]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 8006944:	4313      	orrs	r3, r2
 8006946:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006948:	4b1b      	ldr	r3, [pc, #108]	; (80069b8 <HAL_RCC_OscConfig+0x4cc>)
 800694a:	2201      	movs	r2, #1
 800694c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800694e:	f7fe fa0d 	bl	8004d6c <HAL_GetTick>
 8006952:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006954:	e008      	b.n	8006968 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006956:	f7fe fa09 	bl	8004d6c <HAL_GetTick>
 800695a:	4602      	mov	r2, r0
 800695c:	693b      	ldr	r3, [r7, #16]
 800695e:	1ad3      	subs	r3, r2, r3
 8006960:	2b02      	cmp	r3, #2
 8006962:	d901      	bls.n	8006968 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006964:	2303      	movs	r3, #3
 8006966:	e03d      	b.n	80069e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006968:	4b11      	ldr	r3, [pc, #68]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006970:	2b00      	cmp	r3, #0
 8006972:	d0f0      	beq.n	8006956 <HAL_RCC_OscConfig+0x46a>
 8006974:	e035      	b.n	80069e2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006976:	4b10      	ldr	r3, [pc, #64]	; (80069b8 <HAL_RCC_OscConfig+0x4cc>)
 8006978:	2200      	movs	r2, #0
 800697a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800697c:	f7fe f9f6 	bl	8004d6c <HAL_GetTick>
 8006980:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006982:	e008      	b.n	8006996 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006984:	f7fe f9f2 	bl	8004d6c <HAL_GetTick>
 8006988:	4602      	mov	r2, r0
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	1ad3      	subs	r3, r2, r3
 800698e:	2b02      	cmp	r3, #2
 8006990:	d901      	bls.n	8006996 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006992:	2303      	movs	r3, #3
 8006994:	e026      	b.n	80069e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006996:	4b06      	ldr	r3, [pc, #24]	; (80069b0 <HAL_RCC_OscConfig+0x4c4>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d1f0      	bne.n	8006984 <HAL_RCC_OscConfig+0x498>
 80069a2:	e01e      	b.n	80069e2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	69db      	ldr	r3, [r3, #28]
 80069a8:	2b01      	cmp	r3, #1
 80069aa:	d107      	bne.n	80069bc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80069ac:	2301      	movs	r3, #1
 80069ae:	e019      	b.n	80069e4 <HAL_RCC_OscConfig+0x4f8>
 80069b0:	40021000 	.word	0x40021000
 80069b4:	40007000 	.word	0x40007000
 80069b8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80069bc:	4b0b      	ldr	r3, [pc, #44]	; (80069ec <HAL_RCC_OscConfig+0x500>)
 80069be:	685b      	ldr	r3, [r3, #4]
 80069c0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6a1b      	ldr	r3, [r3, #32]
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d106      	bne.n	80069de <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069da:	429a      	cmp	r2, r3
 80069dc:	d001      	beq.n	80069e2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80069de:	2301      	movs	r3, #1
 80069e0:	e000      	b.n	80069e4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80069e2:	2300      	movs	r3, #0
}
 80069e4:	4618      	mov	r0, r3
 80069e6:	3718      	adds	r7, #24
 80069e8:	46bd      	mov	sp, r7
 80069ea:	bd80      	pop	{r7, pc}
 80069ec:	40021000 	.word	0x40021000

080069f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b084      	sub	sp, #16
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
 80069f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d101      	bne.n	8006a04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a00:	2301      	movs	r3, #1
 8006a02:	e0d0      	b.n	8006ba6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006a04:	4b6a      	ldr	r3, [pc, #424]	; (8006bb0 <HAL_RCC_ClockConfig+0x1c0>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f003 0307 	and.w	r3, r3, #7
 8006a0c:	683a      	ldr	r2, [r7, #0]
 8006a0e:	429a      	cmp	r2, r3
 8006a10:	d910      	bls.n	8006a34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a12:	4b67      	ldr	r3, [pc, #412]	; (8006bb0 <HAL_RCC_ClockConfig+0x1c0>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f023 0207 	bic.w	r2, r3, #7
 8006a1a:	4965      	ldr	r1, [pc, #404]	; (8006bb0 <HAL_RCC_ClockConfig+0x1c0>)
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	4313      	orrs	r3, r2
 8006a20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a22:	4b63      	ldr	r3, [pc, #396]	; (8006bb0 <HAL_RCC_ClockConfig+0x1c0>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f003 0307 	and.w	r3, r3, #7
 8006a2a:	683a      	ldr	r2, [r7, #0]
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	d001      	beq.n	8006a34 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006a30:	2301      	movs	r3, #1
 8006a32:	e0b8      	b.n	8006ba6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f003 0302 	and.w	r3, r3, #2
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d020      	beq.n	8006a82 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f003 0304 	and.w	r3, r3, #4
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d005      	beq.n	8006a58 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006a4c:	4b59      	ldr	r3, [pc, #356]	; (8006bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8006a4e:	685b      	ldr	r3, [r3, #4]
 8006a50:	4a58      	ldr	r2, [pc, #352]	; (8006bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8006a52:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006a56:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f003 0308 	and.w	r3, r3, #8
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d005      	beq.n	8006a70 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006a64:	4b53      	ldr	r3, [pc, #332]	; (8006bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	4a52      	ldr	r2, [pc, #328]	; (8006bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8006a6a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8006a6e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a70:	4b50      	ldr	r3, [pc, #320]	; (8006bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	689b      	ldr	r3, [r3, #8]
 8006a7c:	494d      	ldr	r1, [pc, #308]	; (8006bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8006a7e:	4313      	orrs	r3, r2
 8006a80:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f003 0301 	and.w	r3, r3, #1
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d040      	beq.n	8006b10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	685b      	ldr	r3, [r3, #4]
 8006a92:	2b01      	cmp	r3, #1
 8006a94:	d107      	bne.n	8006aa6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a96:	4b47      	ldr	r3, [pc, #284]	; (8006bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d115      	bne.n	8006ace <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	e07f      	b.n	8006ba6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	2b02      	cmp	r3, #2
 8006aac:	d107      	bne.n	8006abe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006aae:	4b41      	ldr	r3, [pc, #260]	; (8006bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d109      	bne.n	8006ace <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006aba:	2301      	movs	r3, #1
 8006abc:	e073      	b.n	8006ba6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006abe:	4b3d      	ldr	r3, [pc, #244]	; (8006bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f003 0302 	and.w	r3, r3, #2
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d101      	bne.n	8006ace <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006aca:	2301      	movs	r3, #1
 8006acc:	e06b      	b.n	8006ba6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006ace:	4b39      	ldr	r3, [pc, #228]	; (8006bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	f023 0203 	bic.w	r2, r3, #3
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	685b      	ldr	r3, [r3, #4]
 8006ada:	4936      	ldr	r1, [pc, #216]	; (8006bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8006adc:	4313      	orrs	r3, r2
 8006ade:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006ae0:	f7fe f944 	bl	8004d6c <HAL_GetTick>
 8006ae4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ae6:	e00a      	b.n	8006afe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ae8:	f7fe f940 	bl	8004d6c <HAL_GetTick>
 8006aec:	4602      	mov	r2, r0
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	1ad3      	subs	r3, r2, r3
 8006af2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d901      	bls.n	8006afe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006afa:	2303      	movs	r3, #3
 8006afc:	e053      	b.n	8006ba6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006afe:	4b2d      	ldr	r3, [pc, #180]	; (8006bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	f003 020c 	and.w	r2, r3, #12
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	685b      	ldr	r3, [r3, #4]
 8006b0a:	009b      	lsls	r3, r3, #2
 8006b0c:	429a      	cmp	r2, r3
 8006b0e:	d1eb      	bne.n	8006ae8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006b10:	4b27      	ldr	r3, [pc, #156]	; (8006bb0 <HAL_RCC_ClockConfig+0x1c0>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f003 0307 	and.w	r3, r3, #7
 8006b18:	683a      	ldr	r2, [r7, #0]
 8006b1a:	429a      	cmp	r2, r3
 8006b1c:	d210      	bcs.n	8006b40 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b1e:	4b24      	ldr	r3, [pc, #144]	; (8006bb0 <HAL_RCC_ClockConfig+0x1c0>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f023 0207 	bic.w	r2, r3, #7
 8006b26:	4922      	ldr	r1, [pc, #136]	; (8006bb0 <HAL_RCC_ClockConfig+0x1c0>)
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	4313      	orrs	r3, r2
 8006b2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b2e:	4b20      	ldr	r3, [pc, #128]	; (8006bb0 <HAL_RCC_ClockConfig+0x1c0>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f003 0307 	and.w	r3, r3, #7
 8006b36:	683a      	ldr	r2, [r7, #0]
 8006b38:	429a      	cmp	r2, r3
 8006b3a:	d001      	beq.n	8006b40 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	e032      	b.n	8006ba6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f003 0304 	and.w	r3, r3, #4
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d008      	beq.n	8006b5e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b4c:	4b19      	ldr	r3, [pc, #100]	; (8006bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8006b4e:	685b      	ldr	r3, [r3, #4]
 8006b50:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	68db      	ldr	r3, [r3, #12]
 8006b58:	4916      	ldr	r1, [pc, #88]	; (8006bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f003 0308 	and.w	r3, r3, #8
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d009      	beq.n	8006b7e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006b6a:	4b12      	ldr	r3, [pc, #72]	; (8006bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	691b      	ldr	r3, [r3, #16]
 8006b76:	00db      	lsls	r3, r3, #3
 8006b78:	490e      	ldr	r1, [pc, #56]	; (8006bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006b7e:	f000 f821 	bl	8006bc4 <HAL_RCC_GetSysClockFreq>
 8006b82:	4602      	mov	r2, r0
 8006b84:	4b0b      	ldr	r3, [pc, #44]	; (8006bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	091b      	lsrs	r3, r3, #4
 8006b8a:	f003 030f 	and.w	r3, r3, #15
 8006b8e:	490a      	ldr	r1, [pc, #40]	; (8006bb8 <HAL_RCC_ClockConfig+0x1c8>)
 8006b90:	5ccb      	ldrb	r3, [r1, r3]
 8006b92:	fa22 f303 	lsr.w	r3, r2, r3
 8006b96:	4a09      	ldr	r2, [pc, #36]	; (8006bbc <HAL_RCC_ClockConfig+0x1cc>)
 8006b98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006b9a:	4b09      	ldr	r3, [pc, #36]	; (8006bc0 <HAL_RCC_ClockConfig+0x1d0>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	f7fe f8a2 	bl	8004ce8 <HAL_InitTick>

  return HAL_OK;
 8006ba4:	2300      	movs	r3, #0
}
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	3710      	adds	r7, #16
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bd80      	pop	{r7, pc}
 8006bae:	bf00      	nop
 8006bb0:	40022000 	.word	0x40022000
 8006bb4:	40021000 	.word	0x40021000
 8006bb8:	08009b28 	.word	0x08009b28
 8006bbc:	200000ac 	.word	0x200000ac
 8006bc0:	200000b0 	.word	0x200000b0

08006bc4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b087      	sub	sp, #28
 8006bc8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	60fb      	str	r3, [r7, #12]
 8006bce:	2300      	movs	r3, #0
 8006bd0:	60bb      	str	r3, [r7, #8]
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	617b      	str	r3, [r7, #20]
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006bde:	4b1e      	ldr	r3, [pc, #120]	; (8006c58 <HAL_RCC_GetSysClockFreq+0x94>)
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f003 030c 	and.w	r3, r3, #12
 8006bea:	2b04      	cmp	r3, #4
 8006bec:	d002      	beq.n	8006bf4 <HAL_RCC_GetSysClockFreq+0x30>
 8006bee:	2b08      	cmp	r3, #8
 8006bf0:	d003      	beq.n	8006bfa <HAL_RCC_GetSysClockFreq+0x36>
 8006bf2:	e027      	b.n	8006c44 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006bf4:	4b19      	ldr	r3, [pc, #100]	; (8006c5c <HAL_RCC_GetSysClockFreq+0x98>)
 8006bf6:	613b      	str	r3, [r7, #16]
      break;
 8006bf8:	e027      	b.n	8006c4a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	0c9b      	lsrs	r3, r3, #18
 8006bfe:	f003 030f 	and.w	r3, r3, #15
 8006c02:	4a17      	ldr	r2, [pc, #92]	; (8006c60 <HAL_RCC_GetSysClockFreq+0x9c>)
 8006c04:	5cd3      	ldrb	r3, [r2, r3]
 8006c06:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d010      	beq.n	8006c34 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006c12:	4b11      	ldr	r3, [pc, #68]	; (8006c58 <HAL_RCC_GetSysClockFreq+0x94>)
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	0c5b      	lsrs	r3, r3, #17
 8006c18:	f003 0301 	and.w	r3, r3, #1
 8006c1c:	4a11      	ldr	r2, [pc, #68]	; (8006c64 <HAL_RCC_GetSysClockFreq+0xa0>)
 8006c1e:	5cd3      	ldrb	r3, [r2, r3]
 8006c20:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	4a0d      	ldr	r2, [pc, #52]	; (8006c5c <HAL_RCC_GetSysClockFreq+0x98>)
 8006c26:	fb03 f202 	mul.w	r2, r3, r2
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c30:	617b      	str	r3, [r7, #20]
 8006c32:	e004      	b.n	8006c3e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	4a0c      	ldr	r2, [pc, #48]	; (8006c68 <HAL_RCC_GetSysClockFreq+0xa4>)
 8006c38:	fb02 f303 	mul.w	r3, r2, r3
 8006c3c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	613b      	str	r3, [r7, #16]
      break;
 8006c42:	e002      	b.n	8006c4a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006c44:	4b05      	ldr	r3, [pc, #20]	; (8006c5c <HAL_RCC_GetSysClockFreq+0x98>)
 8006c46:	613b      	str	r3, [r7, #16]
      break;
 8006c48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006c4a:	693b      	ldr	r3, [r7, #16]
}
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	371c      	adds	r7, #28
 8006c50:	46bd      	mov	sp, r7
 8006c52:	bc80      	pop	{r7}
 8006c54:	4770      	bx	lr
 8006c56:	bf00      	nop
 8006c58:	40021000 	.word	0x40021000
 8006c5c:	007a1200 	.word	0x007a1200
 8006c60:	08009b40 	.word	0x08009b40
 8006c64:	08009b50 	.word	0x08009b50
 8006c68:	003d0900 	.word	0x003d0900

08006c6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006c70:	4b02      	ldr	r3, [pc, #8]	; (8006c7c <HAL_RCC_GetHCLKFreq+0x10>)
 8006c72:	681b      	ldr	r3, [r3, #0]
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bc80      	pop	{r7}
 8006c7a:	4770      	bx	lr
 8006c7c:	200000ac 	.word	0x200000ac

08006c80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006c84:	f7ff fff2 	bl	8006c6c <HAL_RCC_GetHCLKFreq>
 8006c88:	4602      	mov	r2, r0
 8006c8a:	4b05      	ldr	r3, [pc, #20]	; (8006ca0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	0a1b      	lsrs	r3, r3, #8
 8006c90:	f003 0307 	and.w	r3, r3, #7
 8006c94:	4903      	ldr	r1, [pc, #12]	; (8006ca4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c96:	5ccb      	ldrb	r3, [r1, r3]
 8006c98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	bd80      	pop	{r7, pc}
 8006ca0:	40021000 	.word	0x40021000
 8006ca4:	08009b38 	.word	0x08009b38

08006ca8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006cac:	f7ff ffde 	bl	8006c6c <HAL_RCC_GetHCLKFreq>
 8006cb0:	4602      	mov	r2, r0
 8006cb2:	4b05      	ldr	r3, [pc, #20]	; (8006cc8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	0adb      	lsrs	r3, r3, #11
 8006cb8:	f003 0307 	and.w	r3, r3, #7
 8006cbc:	4903      	ldr	r1, [pc, #12]	; (8006ccc <HAL_RCC_GetPCLK2Freq+0x24>)
 8006cbe:	5ccb      	ldrb	r3, [r1, r3]
 8006cc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	bd80      	pop	{r7, pc}
 8006cc8:	40021000 	.word	0x40021000
 8006ccc:	08009b38 	.word	0x08009b38

08006cd0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b085      	sub	sp, #20
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006cd8:	4b0a      	ldr	r3, [pc, #40]	; (8006d04 <RCC_Delay+0x34>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4a0a      	ldr	r2, [pc, #40]	; (8006d08 <RCC_Delay+0x38>)
 8006cde:	fba2 2303 	umull	r2, r3, r2, r3
 8006ce2:	0a5b      	lsrs	r3, r3, #9
 8006ce4:	687a      	ldr	r2, [r7, #4]
 8006ce6:	fb02 f303 	mul.w	r3, r2, r3
 8006cea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006cec:	bf00      	nop
  }
  while (Delay --);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	1e5a      	subs	r2, r3, #1
 8006cf2:	60fa      	str	r2, [r7, #12]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d1f9      	bne.n	8006cec <RCC_Delay+0x1c>
}
 8006cf8:	bf00      	nop
 8006cfa:	bf00      	nop
 8006cfc:	3714      	adds	r7, #20
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bc80      	pop	{r7}
 8006d02:	4770      	bx	lr
 8006d04:	200000ac 	.word	0x200000ac
 8006d08:	10624dd3 	.word	0x10624dd3

08006d0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b082      	sub	sp, #8
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d101      	bne.n	8006d1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	e041      	b.n	8006da2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d24:	b2db      	uxtb	r3, r3
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d106      	bne.n	8006d38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	f7fd fe12 	bl	800495c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2202      	movs	r2, #2
 8006d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681a      	ldr	r2, [r3, #0]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	3304      	adds	r3, #4
 8006d48:	4619      	mov	r1, r3
 8006d4a:	4610      	mov	r0, r2
 8006d4c:	f000 fc28 	bl	80075a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2201      	movs	r2, #1
 8006d54:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2201      	movs	r2, #1
 8006d64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2201      	movs	r2, #1
 8006d74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2201      	movs	r2, #1
 8006d84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2201      	movs	r2, #1
 8006d8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2201      	movs	r2, #1
 8006d94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006da0:	2300      	movs	r3, #0
}
 8006da2:	4618      	mov	r0, r3
 8006da4:	3708      	adds	r7, #8
 8006da6:	46bd      	mov	sp, r7
 8006da8:	bd80      	pop	{r7, pc}
	...

08006dac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006dac:	b480      	push	{r7}
 8006dae:	b085      	sub	sp, #20
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006dba:	b2db      	uxtb	r3, r3
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d001      	beq.n	8006dc4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	e03a      	b.n	8006e3a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2202      	movs	r2, #2
 8006dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	68da      	ldr	r2, [r3, #12]
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f042 0201 	orr.w	r2, r2, #1
 8006dda:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a18      	ldr	r2, [pc, #96]	; (8006e44 <HAL_TIM_Base_Start_IT+0x98>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d00e      	beq.n	8006e04 <HAL_TIM_Base_Start_IT+0x58>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dee:	d009      	beq.n	8006e04 <HAL_TIM_Base_Start_IT+0x58>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a14      	ldr	r2, [pc, #80]	; (8006e48 <HAL_TIM_Base_Start_IT+0x9c>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d004      	beq.n	8006e04 <HAL_TIM_Base_Start_IT+0x58>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4a13      	ldr	r2, [pc, #76]	; (8006e4c <HAL_TIM_Base_Start_IT+0xa0>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d111      	bne.n	8006e28 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	689b      	ldr	r3, [r3, #8]
 8006e0a:	f003 0307 	and.w	r3, r3, #7
 8006e0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	2b06      	cmp	r3, #6
 8006e14:	d010      	beq.n	8006e38 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f042 0201 	orr.w	r2, r2, #1
 8006e24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e26:	e007      	b.n	8006e38 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	681a      	ldr	r2, [r3, #0]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f042 0201 	orr.w	r2, r2, #1
 8006e36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e38:	2300      	movs	r3, #0
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3714      	adds	r7, #20
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bc80      	pop	{r7}
 8006e42:	4770      	bx	lr
 8006e44:	40012c00 	.word	0x40012c00
 8006e48:	40000400 	.word	0x40000400
 8006e4c:	40000800 	.word	0x40000800

08006e50 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b082      	sub	sp, #8
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d101      	bne.n	8006e62 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006e5e:	2301      	movs	r3, #1
 8006e60:	e041      	b.n	8006ee6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e68:	b2db      	uxtb	r3, r3
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d106      	bne.n	8006e7c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2200      	movs	r2, #0
 8006e72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006e76:	6878      	ldr	r0, [r7, #4]
 8006e78:	f7fd fd96 	bl	80049a8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2202      	movs	r2, #2
 8006e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681a      	ldr	r2, [r3, #0]
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	3304      	adds	r3, #4
 8006e8c:	4619      	mov	r1, r3
 8006e8e:	4610      	mov	r0, r2
 8006e90:	f000 fb86 	bl	80075a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2201      	movs	r2, #1
 8006e98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2201      	movs	r2, #1
 8006ed0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2201      	movs	r2, #1
 8006ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006ee4:	2300      	movs	r3, #0
}
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	3708      	adds	r7, #8
 8006eea:	46bd      	mov	sp, r7
 8006eec:	bd80      	pop	{r7, pc}
	...

08006ef0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b084      	sub	sp, #16
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
 8006ef8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d109      	bne.n	8006f14 <HAL_TIM_PWM_Start+0x24>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f06:	b2db      	uxtb	r3, r3
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	bf14      	ite	ne
 8006f0c:	2301      	movne	r3, #1
 8006f0e:	2300      	moveq	r3, #0
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	e022      	b.n	8006f5a <HAL_TIM_PWM_Start+0x6a>
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	2b04      	cmp	r3, #4
 8006f18:	d109      	bne.n	8006f2e <HAL_TIM_PWM_Start+0x3e>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006f20:	b2db      	uxtb	r3, r3
 8006f22:	2b01      	cmp	r3, #1
 8006f24:	bf14      	ite	ne
 8006f26:	2301      	movne	r3, #1
 8006f28:	2300      	moveq	r3, #0
 8006f2a:	b2db      	uxtb	r3, r3
 8006f2c:	e015      	b.n	8006f5a <HAL_TIM_PWM_Start+0x6a>
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	2b08      	cmp	r3, #8
 8006f32:	d109      	bne.n	8006f48 <HAL_TIM_PWM_Start+0x58>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006f3a:	b2db      	uxtb	r3, r3
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	bf14      	ite	ne
 8006f40:	2301      	movne	r3, #1
 8006f42:	2300      	moveq	r3, #0
 8006f44:	b2db      	uxtb	r3, r3
 8006f46:	e008      	b.n	8006f5a <HAL_TIM_PWM_Start+0x6a>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f4e:	b2db      	uxtb	r3, r3
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	bf14      	ite	ne
 8006f54:	2301      	movne	r3, #1
 8006f56:	2300      	moveq	r3, #0
 8006f58:	b2db      	uxtb	r3, r3
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d001      	beq.n	8006f62 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006f5e:	2301      	movs	r3, #1
 8006f60:	e05e      	b.n	8007020 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d104      	bne.n	8006f72 <HAL_TIM_PWM_Start+0x82>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2202      	movs	r2, #2
 8006f6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f70:	e013      	b.n	8006f9a <HAL_TIM_PWM_Start+0xaa>
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	2b04      	cmp	r3, #4
 8006f76:	d104      	bne.n	8006f82 <HAL_TIM_PWM_Start+0x92>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2202      	movs	r2, #2
 8006f7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f80:	e00b      	b.n	8006f9a <HAL_TIM_PWM_Start+0xaa>
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	2b08      	cmp	r3, #8
 8006f86:	d104      	bne.n	8006f92 <HAL_TIM_PWM_Start+0xa2>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2202      	movs	r2, #2
 8006f8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f90:	e003      	b.n	8006f9a <HAL_TIM_PWM_Start+0xaa>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	2202      	movs	r2, #2
 8006f96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	6839      	ldr	r1, [r7, #0]
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	f000 fd7c 	bl	8007aa0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a1e      	ldr	r2, [pc, #120]	; (8007028 <HAL_TIM_PWM_Start+0x138>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d107      	bne.n	8006fc2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006fc0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a18      	ldr	r2, [pc, #96]	; (8007028 <HAL_TIM_PWM_Start+0x138>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d00e      	beq.n	8006fea <HAL_TIM_PWM_Start+0xfa>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fd4:	d009      	beq.n	8006fea <HAL_TIM_PWM_Start+0xfa>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a14      	ldr	r2, [pc, #80]	; (800702c <HAL_TIM_PWM_Start+0x13c>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d004      	beq.n	8006fea <HAL_TIM_PWM_Start+0xfa>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a12      	ldr	r2, [pc, #72]	; (8007030 <HAL_TIM_PWM_Start+0x140>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d111      	bne.n	800700e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	689b      	ldr	r3, [r3, #8]
 8006ff0:	f003 0307 	and.w	r3, r3, #7
 8006ff4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	2b06      	cmp	r3, #6
 8006ffa:	d010      	beq.n	800701e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	681a      	ldr	r2, [r3, #0]
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f042 0201 	orr.w	r2, r2, #1
 800700a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800700c:	e007      	b.n	800701e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	681a      	ldr	r2, [r3, #0]
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f042 0201 	orr.w	r2, r2, #1
 800701c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800701e:	2300      	movs	r3, #0
}
 8007020:	4618      	mov	r0, r3
 8007022:	3710      	adds	r7, #16
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}
 8007028:	40012c00 	.word	0x40012c00
 800702c:	40000400 	.word	0x40000400
 8007030:	40000800 	.word	0x40000800

08007034 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b082      	sub	sp, #8
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	691b      	ldr	r3, [r3, #16]
 8007042:	f003 0302 	and.w	r3, r3, #2
 8007046:	2b02      	cmp	r3, #2
 8007048:	d122      	bne.n	8007090 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	68db      	ldr	r3, [r3, #12]
 8007050:	f003 0302 	and.w	r3, r3, #2
 8007054:	2b02      	cmp	r3, #2
 8007056:	d11b      	bne.n	8007090 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f06f 0202 	mvn.w	r2, #2
 8007060:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2201      	movs	r2, #1
 8007066:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	699b      	ldr	r3, [r3, #24]
 800706e:	f003 0303 	and.w	r3, r3, #3
 8007072:	2b00      	cmp	r3, #0
 8007074:	d003      	beq.n	800707e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	f000 fa76 	bl	8007568 <HAL_TIM_IC_CaptureCallback>
 800707c:	e005      	b.n	800708a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f000 fa69 	bl	8007556 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	f000 fa78 	bl	800757a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2200      	movs	r2, #0
 800708e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	691b      	ldr	r3, [r3, #16]
 8007096:	f003 0304 	and.w	r3, r3, #4
 800709a:	2b04      	cmp	r3, #4
 800709c:	d122      	bne.n	80070e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	68db      	ldr	r3, [r3, #12]
 80070a4:	f003 0304 	and.w	r3, r3, #4
 80070a8:	2b04      	cmp	r3, #4
 80070aa:	d11b      	bne.n	80070e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f06f 0204 	mvn.w	r2, #4
 80070b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2202      	movs	r2, #2
 80070ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	699b      	ldr	r3, [r3, #24]
 80070c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d003      	beq.n	80070d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	f000 fa4c 	bl	8007568 <HAL_TIM_IC_CaptureCallback>
 80070d0:	e005      	b.n	80070de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f000 fa3f 	bl	8007556 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f000 fa4e 	bl	800757a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2200      	movs	r2, #0
 80070e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	691b      	ldr	r3, [r3, #16]
 80070ea:	f003 0308 	and.w	r3, r3, #8
 80070ee:	2b08      	cmp	r3, #8
 80070f0:	d122      	bne.n	8007138 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	68db      	ldr	r3, [r3, #12]
 80070f8:	f003 0308 	and.w	r3, r3, #8
 80070fc:	2b08      	cmp	r3, #8
 80070fe:	d11b      	bne.n	8007138 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f06f 0208 	mvn.w	r2, #8
 8007108:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2204      	movs	r2, #4
 800710e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	69db      	ldr	r3, [r3, #28]
 8007116:	f003 0303 	and.w	r3, r3, #3
 800711a:	2b00      	cmp	r3, #0
 800711c:	d003      	beq.n	8007126 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f000 fa22 	bl	8007568 <HAL_TIM_IC_CaptureCallback>
 8007124:	e005      	b.n	8007132 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f000 fa15 	bl	8007556 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800712c:	6878      	ldr	r0, [r7, #4]
 800712e:	f000 fa24 	bl	800757a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2200      	movs	r2, #0
 8007136:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	691b      	ldr	r3, [r3, #16]
 800713e:	f003 0310 	and.w	r3, r3, #16
 8007142:	2b10      	cmp	r3, #16
 8007144:	d122      	bne.n	800718c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	68db      	ldr	r3, [r3, #12]
 800714c:	f003 0310 	and.w	r3, r3, #16
 8007150:	2b10      	cmp	r3, #16
 8007152:	d11b      	bne.n	800718c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f06f 0210 	mvn.w	r2, #16
 800715c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2208      	movs	r2, #8
 8007162:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	69db      	ldr	r3, [r3, #28]
 800716a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800716e:	2b00      	cmp	r3, #0
 8007170:	d003      	beq.n	800717a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f000 f9f8 	bl	8007568 <HAL_TIM_IC_CaptureCallback>
 8007178:	e005      	b.n	8007186 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f000 f9eb 	bl	8007556 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007180:	6878      	ldr	r0, [r7, #4]
 8007182:	f000 f9fa 	bl	800757a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2200      	movs	r2, #0
 800718a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	691b      	ldr	r3, [r3, #16]
 8007192:	f003 0301 	and.w	r3, r3, #1
 8007196:	2b01      	cmp	r3, #1
 8007198:	d10e      	bne.n	80071b8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	68db      	ldr	r3, [r3, #12]
 80071a0:	f003 0301 	and.w	r3, r3, #1
 80071a4:	2b01      	cmp	r3, #1
 80071a6:	d107      	bne.n	80071b8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f06f 0201 	mvn.w	r2, #1
 80071b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f7fa f956 	bl	8001464 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	691b      	ldr	r3, [r3, #16]
 80071be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071c2:	2b80      	cmp	r3, #128	; 0x80
 80071c4:	d10e      	bne.n	80071e4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	68db      	ldr	r3, [r3, #12]
 80071cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071d0:	2b80      	cmp	r3, #128	; 0x80
 80071d2:	d107      	bne.n	80071e4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80071dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f000 fce9 	bl	8007bb6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	691b      	ldr	r3, [r3, #16]
 80071ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071ee:	2b40      	cmp	r3, #64	; 0x40
 80071f0:	d10e      	bne.n	8007210 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	68db      	ldr	r3, [r3, #12]
 80071f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071fc:	2b40      	cmp	r3, #64	; 0x40
 80071fe:	d107      	bne.n	8007210 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007208:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	f000 f9be 	bl	800758c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	691b      	ldr	r3, [r3, #16]
 8007216:	f003 0320 	and.w	r3, r3, #32
 800721a:	2b20      	cmp	r3, #32
 800721c:	d10e      	bne.n	800723c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	68db      	ldr	r3, [r3, #12]
 8007224:	f003 0320 	and.w	r3, r3, #32
 8007228:	2b20      	cmp	r3, #32
 800722a:	d107      	bne.n	800723c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f06f 0220 	mvn.w	r2, #32
 8007234:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007236:	6878      	ldr	r0, [r7, #4]
 8007238:	f000 fcb4 	bl	8007ba4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800723c:	bf00      	nop
 800723e:	3708      	adds	r7, #8
 8007240:	46bd      	mov	sp, r7
 8007242:	bd80      	pop	{r7, pc}

08007244 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b086      	sub	sp, #24
 8007248:	af00      	add	r7, sp, #0
 800724a:	60f8      	str	r0, [r7, #12]
 800724c:	60b9      	str	r1, [r7, #8]
 800724e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007250:	2300      	movs	r3, #0
 8007252:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800725a:	2b01      	cmp	r3, #1
 800725c:	d101      	bne.n	8007262 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800725e:	2302      	movs	r3, #2
 8007260:	e0ae      	b.n	80073c0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	2201      	movs	r2, #1
 8007266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2b0c      	cmp	r3, #12
 800726e:	f200 809f 	bhi.w	80073b0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007272:	a201      	add	r2, pc, #4	; (adr r2, 8007278 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007278:	080072ad 	.word	0x080072ad
 800727c:	080073b1 	.word	0x080073b1
 8007280:	080073b1 	.word	0x080073b1
 8007284:	080073b1 	.word	0x080073b1
 8007288:	080072ed 	.word	0x080072ed
 800728c:	080073b1 	.word	0x080073b1
 8007290:	080073b1 	.word	0x080073b1
 8007294:	080073b1 	.word	0x080073b1
 8007298:	0800732f 	.word	0x0800732f
 800729c:	080073b1 	.word	0x080073b1
 80072a0:	080073b1 	.word	0x080073b1
 80072a4:	080073b1 	.word	0x080073b1
 80072a8:	0800736f 	.word	0x0800736f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	68b9      	ldr	r1, [r7, #8]
 80072b2:	4618      	mov	r0, r3
 80072b4:	f000 f9d6 	bl	8007664 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	699a      	ldr	r2, [r3, #24]
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f042 0208 	orr.w	r2, r2, #8
 80072c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	699a      	ldr	r2, [r3, #24]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f022 0204 	bic.w	r2, r2, #4
 80072d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	6999      	ldr	r1, [r3, #24]
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	691a      	ldr	r2, [r3, #16]
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	430a      	orrs	r2, r1
 80072e8:	619a      	str	r2, [r3, #24]
      break;
 80072ea:	e064      	b.n	80073b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	68b9      	ldr	r1, [r7, #8]
 80072f2:	4618      	mov	r0, r3
 80072f4:	f000 fa1c 	bl	8007730 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	699a      	ldr	r2, [r3, #24]
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007306:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	699a      	ldr	r2, [r3, #24]
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007316:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	6999      	ldr	r1, [r3, #24]
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	691b      	ldr	r3, [r3, #16]
 8007322:	021a      	lsls	r2, r3, #8
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	430a      	orrs	r2, r1
 800732a:	619a      	str	r2, [r3, #24]
      break;
 800732c:	e043      	b.n	80073b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	68b9      	ldr	r1, [r7, #8]
 8007334:	4618      	mov	r0, r3
 8007336:	f000 fa65 	bl	8007804 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	69da      	ldr	r2, [r3, #28]
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f042 0208 	orr.w	r2, r2, #8
 8007348:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	69da      	ldr	r2, [r3, #28]
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f022 0204 	bic.w	r2, r2, #4
 8007358:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	69d9      	ldr	r1, [r3, #28]
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	691a      	ldr	r2, [r3, #16]
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	430a      	orrs	r2, r1
 800736a:	61da      	str	r2, [r3, #28]
      break;
 800736c:	e023      	b.n	80073b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	68b9      	ldr	r1, [r7, #8]
 8007374:	4618      	mov	r0, r3
 8007376:	f000 faaf 	bl	80078d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	69da      	ldr	r2, [r3, #28]
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007388:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	69da      	ldr	r2, [r3, #28]
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007398:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	69d9      	ldr	r1, [r3, #28]
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	691b      	ldr	r3, [r3, #16]
 80073a4:	021a      	lsls	r2, r3, #8
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	430a      	orrs	r2, r1
 80073ac:	61da      	str	r2, [r3, #28]
      break;
 80073ae:	e002      	b.n	80073b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80073b0:	2301      	movs	r3, #1
 80073b2:	75fb      	strb	r3, [r7, #23]
      break;
 80073b4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	2200      	movs	r2, #0
 80073ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80073be:	7dfb      	ldrb	r3, [r7, #23]
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	3718      	adds	r7, #24
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}

080073c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b084      	sub	sp, #16
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
 80073d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80073d2:	2300      	movs	r3, #0
 80073d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d101      	bne.n	80073e4 <HAL_TIM_ConfigClockSource+0x1c>
 80073e0:	2302      	movs	r3, #2
 80073e2:	e0b4      	b.n	800754e <HAL_TIM_ConfigClockSource+0x186>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2201      	movs	r2, #1
 80073e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2202      	movs	r2, #2
 80073f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	689b      	ldr	r3, [r3, #8]
 80073fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007402:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800740a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	68ba      	ldr	r2, [r7, #8]
 8007412:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800741c:	d03e      	beq.n	800749c <HAL_TIM_ConfigClockSource+0xd4>
 800741e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007422:	f200 8087 	bhi.w	8007534 <HAL_TIM_ConfigClockSource+0x16c>
 8007426:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800742a:	f000 8086 	beq.w	800753a <HAL_TIM_ConfigClockSource+0x172>
 800742e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007432:	d87f      	bhi.n	8007534 <HAL_TIM_ConfigClockSource+0x16c>
 8007434:	2b70      	cmp	r3, #112	; 0x70
 8007436:	d01a      	beq.n	800746e <HAL_TIM_ConfigClockSource+0xa6>
 8007438:	2b70      	cmp	r3, #112	; 0x70
 800743a:	d87b      	bhi.n	8007534 <HAL_TIM_ConfigClockSource+0x16c>
 800743c:	2b60      	cmp	r3, #96	; 0x60
 800743e:	d050      	beq.n	80074e2 <HAL_TIM_ConfigClockSource+0x11a>
 8007440:	2b60      	cmp	r3, #96	; 0x60
 8007442:	d877      	bhi.n	8007534 <HAL_TIM_ConfigClockSource+0x16c>
 8007444:	2b50      	cmp	r3, #80	; 0x50
 8007446:	d03c      	beq.n	80074c2 <HAL_TIM_ConfigClockSource+0xfa>
 8007448:	2b50      	cmp	r3, #80	; 0x50
 800744a:	d873      	bhi.n	8007534 <HAL_TIM_ConfigClockSource+0x16c>
 800744c:	2b40      	cmp	r3, #64	; 0x40
 800744e:	d058      	beq.n	8007502 <HAL_TIM_ConfigClockSource+0x13a>
 8007450:	2b40      	cmp	r3, #64	; 0x40
 8007452:	d86f      	bhi.n	8007534 <HAL_TIM_ConfigClockSource+0x16c>
 8007454:	2b30      	cmp	r3, #48	; 0x30
 8007456:	d064      	beq.n	8007522 <HAL_TIM_ConfigClockSource+0x15a>
 8007458:	2b30      	cmp	r3, #48	; 0x30
 800745a:	d86b      	bhi.n	8007534 <HAL_TIM_ConfigClockSource+0x16c>
 800745c:	2b20      	cmp	r3, #32
 800745e:	d060      	beq.n	8007522 <HAL_TIM_ConfigClockSource+0x15a>
 8007460:	2b20      	cmp	r3, #32
 8007462:	d867      	bhi.n	8007534 <HAL_TIM_ConfigClockSource+0x16c>
 8007464:	2b00      	cmp	r3, #0
 8007466:	d05c      	beq.n	8007522 <HAL_TIM_ConfigClockSource+0x15a>
 8007468:	2b10      	cmp	r3, #16
 800746a:	d05a      	beq.n	8007522 <HAL_TIM_ConfigClockSource+0x15a>
 800746c:	e062      	b.n	8007534 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800747e:	f000 faf0 	bl	8007a62 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	689b      	ldr	r3, [r3, #8]
 8007488:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007490:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	68ba      	ldr	r2, [r7, #8]
 8007498:	609a      	str	r2, [r3, #8]
      break;
 800749a:	e04f      	b.n	800753c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80074ac:	f000 fad9 	bl	8007a62 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	689a      	ldr	r2, [r3, #8]
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80074be:	609a      	str	r2, [r3, #8]
      break;
 80074c0:	e03c      	b.n	800753c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80074ce:	461a      	mov	r2, r3
 80074d0:	f000 fa50 	bl	8007974 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	2150      	movs	r1, #80	; 0x50
 80074da:	4618      	mov	r0, r3
 80074dc:	f000 faa7 	bl	8007a2e <TIM_ITRx_SetConfig>
      break;
 80074e0:	e02c      	b.n	800753c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80074ee:	461a      	mov	r2, r3
 80074f0:	f000 fa6e 	bl	80079d0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	2160      	movs	r1, #96	; 0x60
 80074fa:	4618      	mov	r0, r3
 80074fc:	f000 fa97 	bl	8007a2e <TIM_ITRx_SetConfig>
      break;
 8007500:	e01c      	b.n	800753c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800750e:	461a      	mov	r2, r3
 8007510:	f000 fa30 	bl	8007974 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	2140      	movs	r1, #64	; 0x40
 800751a:	4618      	mov	r0, r3
 800751c:	f000 fa87 	bl	8007a2e <TIM_ITRx_SetConfig>
      break;
 8007520:	e00c      	b.n	800753c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681a      	ldr	r2, [r3, #0]
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4619      	mov	r1, r3
 800752c:	4610      	mov	r0, r2
 800752e:	f000 fa7e 	bl	8007a2e <TIM_ITRx_SetConfig>
      break;
 8007532:	e003      	b.n	800753c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007534:	2301      	movs	r3, #1
 8007536:	73fb      	strb	r3, [r7, #15]
      break;
 8007538:	e000      	b.n	800753c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800753a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2201      	movs	r2, #1
 8007540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2200      	movs	r2, #0
 8007548:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800754c:	7bfb      	ldrb	r3, [r7, #15]
}
 800754e:	4618      	mov	r0, r3
 8007550:	3710      	adds	r7, #16
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}

08007556 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007556:	b480      	push	{r7}
 8007558:	b083      	sub	sp, #12
 800755a:	af00      	add	r7, sp, #0
 800755c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800755e:	bf00      	nop
 8007560:	370c      	adds	r7, #12
 8007562:	46bd      	mov	sp, r7
 8007564:	bc80      	pop	{r7}
 8007566:	4770      	bx	lr

08007568 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007568:	b480      	push	{r7}
 800756a:	b083      	sub	sp, #12
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007570:	bf00      	nop
 8007572:	370c      	adds	r7, #12
 8007574:	46bd      	mov	sp, r7
 8007576:	bc80      	pop	{r7}
 8007578:	4770      	bx	lr

0800757a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800757a:	b480      	push	{r7}
 800757c:	b083      	sub	sp, #12
 800757e:	af00      	add	r7, sp, #0
 8007580:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007582:	bf00      	nop
 8007584:	370c      	adds	r7, #12
 8007586:	46bd      	mov	sp, r7
 8007588:	bc80      	pop	{r7}
 800758a:	4770      	bx	lr

0800758c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800758c:	b480      	push	{r7}
 800758e:	b083      	sub	sp, #12
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007594:	bf00      	nop
 8007596:	370c      	adds	r7, #12
 8007598:	46bd      	mov	sp, r7
 800759a:	bc80      	pop	{r7}
 800759c:	4770      	bx	lr
	...

080075a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80075a0:	b480      	push	{r7}
 80075a2:	b085      	sub	sp, #20
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
 80075a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	4a29      	ldr	r2, [pc, #164]	; (8007658 <TIM_Base_SetConfig+0xb8>)
 80075b4:	4293      	cmp	r3, r2
 80075b6:	d00b      	beq.n	80075d0 <TIM_Base_SetConfig+0x30>
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075be:	d007      	beq.n	80075d0 <TIM_Base_SetConfig+0x30>
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	4a26      	ldr	r2, [pc, #152]	; (800765c <TIM_Base_SetConfig+0xbc>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d003      	beq.n	80075d0 <TIM_Base_SetConfig+0x30>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	4a25      	ldr	r2, [pc, #148]	; (8007660 <TIM_Base_SetConfig+0xc0>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d108      	bne.n	80075e2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	685b      	ldr	r3, [r3, #4]
 80075dc:	68fa      	ldr	r2, [r7, #12]
 80075de:	4313      	orrs	r3, r2
 80075e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	4a1c      	ldr	r2, [pc, #112]	; (8007658 <TIM_Base_SetConfig+0xb8>)
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d00b      	beq.n	8007602 <TIM_Base_SetConfig+0x62>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075f0:	d007      	beq.n	8007602 <TIM_Base_SetConfig+0x62>
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	4a19      	ldr	r2, [pc, #100]	; (800765c <TIM_Base_SetConfig+0xbc>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d003      	beq.n	8007602 <TIM_Base_SetConfig+0x62>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	4a18      	ldr	r2, [pc, #96]	; (8007660 <TIM_Base_SetConfig+0xc0>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d108      	bne.n	8007614 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007608:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	68db      	ldr	r3, [r3, #12]
 800760e:	68fa      	ldr	r2, [r7, #12]
 8007610:	4313      	orrs	r3, r2
 8007612:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	695b      	ldr	r3, [r3, #20]
 800761e:	4313      	orrs	r3, r2
 8007620:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	68fa      	ldr	r2, [r7, #12]
 8007626:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	689a      	ldr	r2, [r3, #8]
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	681a      	ldr	r2, [r3, #0]
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	4a07      	ldr	r2, [pc, #28]	; (8007658 <TIM_Base_SetConfig+0xb8>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d103      	bne.n	8007648 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	691a      	ldr	r2, [r3, #16]
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2201      	movs	r2, #1
 800764c:	615a      	str	r2, [r3, #20]
}
 800764e:	bf00      	nop
 8007650:	3714      	adds	r7, #20
 8007652:	46bd      	mov	sp, r7
 8007654:	bc80      	pop	{r7}
 8007656:	4770      	bx	lr
 8007658:	40012c00 	.word	0x40012c00
 800765c:	40000400 	.word	0x40000400
 8007660:	40000800 	.word	0x40000800

08007664 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007664:	b480      	push	{r7}
 8007666:	b087      	sub	sp, #28
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
 800766c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6a1b      	ldr	r3, [r3, #32]
 8007672:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6a1b      	ldr	r3, [r3, #32]
 8007678:	f023 0201 	bic.w	r2, r3, #1
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	685b      	ldr	r3, [r3, #4]
 8007684:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	699b      	ldr	r3, [r3, #24]
 800768a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007692:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	f023 0303 	bic.w	r3, r3, #3
 800769a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	68fa      	ldr	r2, [r7, #12]
 80076a2:	4313      	orrs	r3, r2
 80076a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80076a6:	697b      	ldr	r3, [r7, #20]
 80076a8:	f023 0302 	bic.w	r3, r3, #2
 80076ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	689b      	ldr	r3, [r3, #8]
 80076b2:	697a      	ldr	r2, [r7, #20]
 80076b4:	4313      	orrs	r3, r2
 80076b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	4a1c      	ldr	r2, [pc, #112]	; (800772c <TIM_OC1_SetConfig+0xc8>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d10c      	bne.n	80076da <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80076c0:	697b      	ldr	r3, [r7, #20]
 80076c2:	f023 0308 	bic.w	r3, r3, #8
 80076c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	68db      	ldr	r3, [r3, #12]
 80076cc:	697a      	ldr	r2, [r7, #20]
 80076ce:	4313      	orrs	r3, r2
 80076d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	f023 0304 	bic.w	r3, r3, #4
 80076d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	4a13      	ldr	r2, [pc, #76]	; (800772c <TIM_OC1_SetConfig+0xc8>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d111      	bne.n	8007706 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80076e2:	693b      	ldr	r3, [r7, #16]
 80076e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80076e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80076ea:	693b      	ldr	r3, [r7, #16]
 80076ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80076f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	695b      	ldr	r3, [r3, #20]
 80076f6:	693a      	ldr	r2, [r7, #16]
 80076f8:	4313      	orrs	r3, r2
 80076fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	699b      	ldr	r3, [r3, #24]
 8007700:	693a      	ldr	r2, [r7, #16]
 8007702:	4313      	orrs	r3, r2
 8007704:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	693a      	ldr	r2, [r7, #16]
 800770a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	68fa      	ldr	r2, [r7, #12]
 8007710:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	685a      	ldr	r2, [r3, #4]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	697a      	ldr	r2, [r7, #20]
 800771e:	621a      	str	r2, [r3, #32]
}
 8007720:	bf00      	nop
 8007722:	371c      	adds	r7, #28
 8007724:	46bd      	mov	sp, r7
 8007726:	bc80      	pop	{r7}
 8007728:	4770      	bx	lr
 800772a:	bf00      	nop
 800772c:	40012c00 	.word	0x40012c00

08007730 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007730:	b480      	push	{r7}
 8007732:	b087      	sub	sp, #28
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
 8007738:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6a1b      	ldr	r3, [r3, #32]
 800773e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6a1b      	ldr	r3, [r3, #32]
 8007744:	f023 0210 	bic.w	r2, r3, #16
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	685b      	ldr	r3, [r3, #4]
 8007750:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	699b      	ldr	r3, [r3, #24]
 8007756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800775e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007766:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	021b      	lsls	r3, r3, #8
 800776e:	68fa      	ldr	r2, [r7, #12]
 8007770:	4313      	orrs	r3, r2
 8007772:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	f023 0320 	bic.w	r3, r3, #32
 800777a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	689b      	ldr	r3, [r3, #8]
 8007780:	011b      	lsls	r3, r3, #4
 8007782:	697a      	ldr	r2, [r7, #20]
 8007784:	4313      	orrs	r3, r2
 8007786:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	4a1d      	ldr	r2, [pc, #116]	; (8007800 <TIM_OC2_SetConfig+0xd0>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d10d      	bne.n	80077ac <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007790:	697b      	ldr	r3, [r7, #20]
 8007792:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007796:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	68db      	ldr	r3, [r3, #12]
 800779c:	011b      	lsls	r3, r3, #4
 800779e:	697a      	ldr	r2, [r7, #20]
 80077a0:	4313      	orrs	r3, r2
 80077a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80077a4:	697b      	ldr	r3, [r7, #20]
 80077a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80077aa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	4a14      	ldr	r2, [pc, #80]	; (8007800 <TIM_OC2_SetConfig+0xd0>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d113      	bne.n	80077dc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80077b4:	693b      	ldr	r3, [r7, #16]
 80077b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80077ba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80077bc:	693b      	ldr	r3, [r7, #16]
 80077be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80077c2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	695b      	ldr	r3, [r3, #20]
 80077c8:	009b      	lsls	r3, r3, #2
 80077ca:	693a      	ldr	r2, [r7, #16]
 80077cc:	4313      	orrs	r3, r2
 80077ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	699b      	ldr	r3, [r3, #24]
 80077d4:	009b      	lsls	r3, r3, #2
 80077d6:	693a      	ldr	r2, [r7, #16]
 80077d8:	4313      	orrs	r3, r2
 80077da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	693a      	ldr	r2, [r7, #16]
 80077e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	68fa      	ldr	r2, [r7, #12]
 80077e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	685a      	ldr	r2, [r3, #4]
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	697a      	ldr	r2, [r7, #20]
 80077f4:	621a      	str	r2, [r3, #32]
}
 80077f6:	bf00      	nop
 80077f8:	371c      	adds	r7, #28
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bc80      	pop	{r7}
 80077fe:	4770      	bx	lr
 8007800:	40012c00 	.word	0x40012c00

08007804 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007804:	b480      	push	{r7}
 8007806:	b087      	sub	sp, #28
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
 800780c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6a1b      	ldr	r3, [r3, #32]
 8007812:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6a1b      	ldr	r3, [r3, #32]
 8007818:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	685b      	ldr	r3, [r3, #4]
 8007824:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	69db      	ldr	r3, [r3, #28]
 800782a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007832:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	f023 0303 	bic.w	r3, r3, #3
 800783a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	68fa      	ldr	r2, [r7, #12]
 8007842:	4313      	orrs	r3, r2
 8007844:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800784c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	689b      	ldr	r3, [r3, #8]
 8007852:	021b      	lsls	r3, r3, #8
 8007854:	697a      	ldr	r2, [r7, #20]
 8007856:	4313      	orrs	r3, r2
 8007858:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	4a1d      	ldr	r2, [pc, #116]	; (80078d4 <TIM_OC3_SetConfig+0xd0>)
 800785e:	4293      	cmp	r3, r2
 8007860:	d10d      	bne.n	800787e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007868:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	68db      	ldr	r3, [r3, #12]
 800786e:	021b      	lsls	r3, r3, #8
 8007870:	697a      	ldr	r2, [r7, #20]
 8007872:	4313      	orrs	r3, r2
 8007874:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007876:	697b      	ldr	r3, [r7, #20]
 8007878:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800787c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	4a14      	ldr	r2, [pc, #80]	; (80078d4 <TIM_OC3_SetConfig+0xd0>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d113      	bne.n	80078ae <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007886:	693b      	ldr	r3, [r7, #16]
 8007888:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800788c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800788e:	693b      	ldr	r3, [r7, #16]
 8007890:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007894:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	695b      	ldr	r3, [r3, #20]
 800789a:	011b      	lsls	r3, r3, #4
 800789c:	693a      	ldr	r2, [r7, #16]
 800789e:	4313      	orrs	r3, r2
 80078a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	699b      	ldr	r3, [r3, #24]
 80078a6:	011b      	lsls	r3, r3, #4
 80078a8:	693a      	ldr	r2, [r7, #16]
 80078aa:	4313      	orrs	r3, r2
 80078ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	693a      	ldr	r2, [r7, #16]
 80078b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	68fa      	ldr	r2, [r7, #12]
 80078b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	685a      	ldr	r2, [r3, #4]
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	697a      	ldr	r2, [r7, #20]
 80078c6:	621a      	str	r2, [r3, #32]
}
 80078c8:	bf00      	nop
 80078ca:	371c      	adds	r7, #28
 80078cc:	46bd      	mov	sp, r7
 80078ce:	bc80      	pop	{r7}
 80078d0:	4770      	bx	lr
 80078d2:	bf00      	nop
 80078d4:	40012c00 	.word	0x40012c00

080078d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80078d8:	b480      	push	{r7}
 80078da:	b087      	sub	sp, #28
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
 80078e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6a1b      	ldr	r3, [r3, #32]
 80078e6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6a1b      	ldr	r3, [r3, #32]
 80078ec:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	685b      	ldr	r3, [r3, #4]
 80078f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	69db      	ldr	r3, [r3, #28]
 80078fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007906:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800790e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	021b      	lsls	r3, r3, #8
 8007916:	68fa      	ldr	r2, [r7, #12]
 8007918:	4313      	orrs	r3, r2
 800791a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800791c:	693b      	ldr	r3, [r7, #16]
 800791e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007922:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	689b      	ldr	r3, [r3, #8]
 8007928:	031b      	lsls	r3, r3, #12
 800792a:	693a      	ldr	r2, [r7, #16]
 800792c:	4313      	orrs	r3, r2
 800792e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	4a0f      	ldr	r2, [pc, #60]	; (8007970 <TIM_OC4_SetConfig+0x98>)
 8007934:	4293      	cmp	r3, r2
 8007936:	d109      	bne.n	800794c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800793e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	695b      	ldr	r3, [r3, #20]
 8007944:	019b      	lsls	r3, r3, #6
 8007946:	697a      	ldr	r2, [r7, #20]
 8007948:	4313      	orrs	r3, r2
 800794a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	697a      	ldr	r2, [r7, #20]
 8007950:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	68fa      	ldr	r2, [r7, #12]
 8007956:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	685a      	ldr	r2, [r3, #4]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	693a      	ldr	r2, [r7, #16]
 8007964:	621a      	str	r2, [r3, #32]
}
 8007966:	bf00      	nop
 8007968:	371c      	adds	r7, #28
 800796a:	46bd      	mov	sp, r7
 800796c:	bc80      	pop	{r7}
 800796e:	4770      	bx	lr
 8007970:	40012c00 	.word	0x40012c00

08007974 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007974:	b480      	push	{r7}
 8007976:	b087      	sub	sp, #28
 8007978:	af00      	add	r7, sp, #0
 800797a:	60f8      	str	r0, [r7, #12]
 800797c:	60b9      	str	r1, [r7, #8]
 800797e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	6a1b      	ldr	r3, [r3, #32]
 8007984:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	6a1b      	ldr	r3, [r3, #32]
 800798a:	f023 0201 	bic.w	r2, r3, #1
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	699b      	ldr	r3, [r3, #24]
 8007996:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007998:	693b      	ldr	r3, [r7, #16]
 800799a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800799e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	011b      	lsls	r3, r3, #4
 80079a4:	693a      	ldr	r2, [r7, #16]
 80079a6:	4313      	orrs	r3, r2
 80079a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80079aa:	697b      	ldr	r3, [r7, #20]
 80079ac:	f023 030a 	bic.w	r3, r3, #10
 80079b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80079b2:	697a      	ldr	r2, [r7, #20]
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	4313      	orrs	r3, r2
 80079b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	693a      	ldr	r2, [r7, #16]
 80079be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	697a      	ldr	r2, [r7, #20]
 80079c4:	621a      	str	r2, [r3, #32]
}
 80079c6:	bf00      	nop
 80079c8:	371c      	adds	r7, #28
 80079ca:	46bd      	mov	sp, r7
 80079cc:	bc80      	pop	{r7}
 80079ce:	4770      	bx	lr

080079d0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b087      	sub	sp, #28
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	60f8      	str	r0, [r7, #12]
 80079d8:	60b9      	str	r1, [r7, #8]
 80079da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	6a1b      	ldr	r3, [r3, #32]
 80079e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	6a1b      	ldr	r3, [r3, #32]
 80079e6:	f023 0210 	bic.w	r2, r3, #16
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	699b      	ldr	r3, [r3, #24]
 80079f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80079fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	031b      	lsls	r3, r3, #12
 8007a00:	693a      	ldr	r2, [r7, #16]
 8007a02:	4313      	orrs	r3, r2
 8007a04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a06:	697b      	ldr	r3, [r7, #20]
 8007a08:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007a0c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	011b      	lsls	r3, r3, #4
 8007a12:	697a      	ldr	r2, [r7, #20]
 8007a14:	4313      	orrs	r3, r2
 8007a16:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	693a      	ldr	r2, [r7, #16]
 8007a1c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	697a      	ldr	r2, [r7, #20]
 8007a22:	621a      	str	r2, [r3, #32]
}
 8007a24:	bf00      	nop
 8007a26:	371c      	adds	r7, #28
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bc80      	pop	{r7}
 8007a2c:	4770      	bx	lr

08007a2e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007a2e:	b480      	push	{r7}
 8007a30:	b085      	sub	sp, #20
 8007a32:	af00      	add	r7, sp, #0
 8007a34:	6078      	str	r0, [r7, #4]
 8007a36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007a46:	683a      	ldr	r2, [r7, #0]
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	4313      	orrs	r3, r2
 8007a4c:	f043 0307 	orr.w	r3, r3, #7
 8007a50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	68fa      	ldr	r2, [r7, #12]
 8007a56:	609a      	str	r2, [r3, #8]
}
 8007a58:	bf00      	nop
 8007a5a:	3714      	adds	r7, #20
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	bc80      	pop	{r7}
 8007a60:	4770      	bx	lr

08007a62 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007a62:	b480      	push	{r7}
 8007a64:	b087      	sub	sp, #28
 8007a66:	af00      	add	r7, sp, #0
 8007a68:	60f8      	str	r0, [r7, #12]
 8007a6a:	60b9      	str	r1, [r7, #8]
 8007a6c:	607a      	str	r2, [r7, #4]
 8007a6e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	689b      	ldr	r3, [r3, #8]
 8007a74:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007a7c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	021a      	lsls	r2, r3, #8
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	431a      	orrs	r2, r3
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	697a      	ldr	r2, [r7, #20]
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	697a      	ldr	r2, [r7, #20]
 8007a94:	609a      	str	r2, [r3, #8]
}
 8007a96:	bf00      	nop
 8007a98:	371c      	adds	r7, #28
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bc80      	pop	{r7}
 8007a9e:	4770      	bx	lr

08007aa0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b087      	sub	sp, #28
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	60f8      	str	r0, [r7, #12]
 8007aa8:	60b9      	str	r1, [r7, #8]
 8007aaa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007aac:	68bb      	ldr	r3, [r7, #8]
 8007aae:	f003 031f 	and.w	r3, r3, #31
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8007ab8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	6a1a      	ldr	r2, [r3, #32]
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	43db      	mvns	r3, r3
 8007ac2:	401a      	ands	r2, r3
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	6a1a      	ldr	r2, [r3, #32]
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	f003 031f 	and.w	r3, r3, #31
 8007ad2:	6879      	ldr	r1, [r7, #4]
 8007ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8007ad8:	431a      	orrs	r2, r3
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	621a      	str	r2, [r3, #32]
}
 8007ade:	bf00      	nop
 8007ae0:	371c      	adds	r7, #28
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	bc80      	pop	{r7}
 8007ae6:	4770      	bx	lr

08007ae8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b085      	sub	sp, #20
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
 8007af0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007af8:	2b01      	cmp	r3, #1
 8007afa:	d101      	bne.n	8007b00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007afc:	2302      	movs	r3, #2
 8007afe:	e046      	b.n	8007b8e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2201      	movs	r2, #1
 8007b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2202      	movs	r2, #2
 8007b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	685b      	ldr	r3, [r3, #4]
 8007b16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	689b      	ldr	r3, [r3, #8]
 8007b1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	68fa      	ldr	r2, [r7, #12]
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	68fa      	ldr	r2, [r7, #12]
 8007b38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	4a16      	ldr	r2, [pc, #88]	; (8007b98 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d00e      	beq.n	8007b62 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b4c:	d009      	beq.n	8007b62 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4a12      	ldr	r2, [pc, #72]	; (8007b9c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007b54:	4293      	cmp	r3, r2
 8007b56:	d004      	beq.n	8007b62 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	4a10      	ldr	r2, [pc, #64]	; (8007ba0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d10c      	bne.n	8007b7c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b68:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	68ba      	ldr	r2, [r7, #8]
 8007b70:	4313      	orrs	r3, r2
 8007b72:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	68ba      	ldr	r2, [r7, #8]
 8007b7a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2201      	movs	r2, #1
 8007b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2200      	movs	r2, #0
 8007b88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007b8c:	2300      	movs	r3, #0
}
 8007b8e:	4618      	mov	r0, r3
 8007b90:	3714      	adds	r7, #20
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bc80      	pop	{r7}
 8007b96:	4770      	bx	lr
 8007b98:	40012c00 	.word	0x40012c00
 8007b9c:	40000400 	.word	0x40000400
 8007ba0:	40000800 	.word	0x40000800

08007ba4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b083      	sub	sp, #12
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007bac:	bf00      	nop
 8007bae:	370c      	adds	r7, #12
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bc80      	pop	{r7}
 8007bb4:	4770      	bx	lr

08007bb6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007bb6:	b480      	push	{r7}
 8007bb8:	b083      	sub	sp, #12
 8007bba:	af00      	add	r7, sp, #0
 8007bbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007bbe:	bf00      	nop
 8007bc0:	370c      	adds	r7, #12
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	bc80      	pop	{r7}
 8007bc6:	4770      	bx	lr

08007bc8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b082      	sub	sp, #8
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d101      	bne.n	8007bda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	e042      	b.n	8007c60 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007be0:	b2db      	uxtb	r3, r3
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d106      	bne.n	8007bf4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2200      	movs	r2, #0
 8007bea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f7fc ff72 	bl	8004ad8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2224      	movs	r2, #36	; 0x24
 8007bf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	68da      	ldr	r2, [r3, #12]
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007c0a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007c0c:	6878      	ldr	r0, [r7, #4]
 8007c0e:	f000 fd71 	bl	80086f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	691a      	ldr	r2, [r3, #16]
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007c20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	695a      	ldr	r2, [r3, #20]
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007c30:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	68da      	ldr	r2, [r3, #12]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007c40:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2200      	movs	r2, #0
 8007c46:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2220      	movs	r2, #32
 8007c4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2220      	movs	r2, #32
 8007c54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007c5e:	2300      	movs	r3, #0
}
 8007c60:	4618      	mov	r0, r3
 8007c62:	3708      	adds	r7, #8
 8007c64:	46bd      	mov	sp, r7
 8007c66:	bd80      	pop	{r7, pc}

08007c68 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b08a      	sub	sp, #40	; 0x28
 8007c6c:	af02      	add	r7, sp, #8
 8007c6e:	60f8      	str	r0, [r7, #12]
 8007c70:	60b9      	str	r1, [r7, #8]
 8007c72:	603b      	str	r3, [r7, #0]
 8007c74:	4613      	mov	r3, r2
 8007c76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007c78:	2300      	movs	r3, #0
 8007c7a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007c82:	b2db      	uxtb	r3, r3
 8007c84:	2b20      	cmp	r3, #32
 8007c86:	d16d      	bne.n	8007d64 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d002      	beq.n	8007c94 <HAL_UART_Transmit+0x2c>
 8007c8e:	88fb      	ldrh	r3, [r7, #6]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d101      	bne.n	8007c98 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007c94:	2301      	movs	r3, #1
 8007c96:	e066      	b.n	8007d66 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	2221      	movs	r2, #33	; 0x21
 8007ca2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007ca6:	f7fd f861 	bl	8004d6c <HAL_GetTick>
 8007caa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	88fa      	ldrh	r2, [r7, #6]
 8007cb0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	88fa      	ldrh	r2, [r7, #6]
 8007cb6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	689b      	ldr	r3, [r3, #8]
 8007cbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007cc0:	d108      	bne.n	8007cd4 <HAL_UART_Transmit+0x6c>
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	691b      	ldr	r3, [r3, #16]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d104      	bne.n	8007cd4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	61bb      	str	r3, [r7, #24]
 8007cd2:	e003      	b.n	8007cdc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007cd8:	2300      	movs	r3, #0
 8007cda:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007cdc:	e02a      	b.n	8007d34 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007cde:	683b      	ldr	r3, [r7, #0]
 8007ce0:	9300      	str	r3, [sp, #0]
 8007ce2:	697b      	ldr	r3, [r7, #20]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	2180      	movs	r1, #128	; 0x80
 8007ce8:	68f8      	ldr	r0, [r7, #12]
 8007cea:	f000 faf9 	bl	80082e0 <UART_WaitOnFlagUntilTimeout>
 8007cee:	4603      	mov	r3, r0
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d001      	beq.n	8007cf8 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8007cf4:	2303      	movs	r3, #3
 8007cf6:	e036      	b.n	8007d66 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8007cf8:	69fb      	ldr	r3, [r7, #28]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d10b      	bne.n	8007d16 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007cfe:	69bb      	ldr	r3, [r7, #24]
 8007d00:	881b      	ldrh	r3, [r3, #0]
 8007d02:	461a      	mov	r2, r3
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007d0c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007d0e:	69bb      	ldr	r3, [r7, #24]
 8007d10:	3302      	adds	r3, #2
 8007d12:	61bb      	str	r3, [r7, #24]
 8007d14:	e007      	b.n	8007d26 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007d16:	69fb      	ldr	r3, [r7, #28]
 8007d18:	781a      	ldrb	r2, [r3, #0]
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007d20:	69fb      	ldr	r3, [r7, #28]
 8007d22:	3301      	adds	r3, #1
 8007d24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007d2a:	b29b      	uxth	r3, r3
 8007d2c:	3b01      	subs	r3, #1
 8007d2e:	b29a      	uxth	r2, r3
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007d38:	b29b      	uxth	r3, r3
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d1cf      	bne.n	8007cde <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	9300      	str	r3, [sp, #0]
 8007d42:	697b      	ldr	r3, [r7, #20]
 8007d44:	2200      	movs	r2, #0
 8007d46:	2140      	movs	r1, #64	; 0x40
 8007d48:	68f8      	ldr	r0, [r7, #12]
 8007d4a:	f000 fac9 	bl	80082e0 <UART_WaitOnFlagUntilTimeout>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d001      	beq.n	8007d58 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8007d54:	2303      	movs	r3, #3
 8007d56:	e006      	b.n	8007d66 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	2220      	movs	r2, #32
 8007d5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8007d60:	2300      	movs	r3, #0
 8007d62:	e000      	b.n	8007d66 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8007d64:	2302      	movs	r3, #2
  }
}
 8007d66:	4618      	mov	r0, r3
 8007d68:	3720      	adds	r7, #32
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bd80      	pop	{r7, pc}
	...

08007d70 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b0ba      	sub	sp, #232	; 0xe8
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	68db      	ldr	r3, [r3, #12]
 8007d88:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	695b      	ldr	r3, [r3, #20]
 8007d92:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007d96:	2300      	movs	r3, #0
 8007d98:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007da2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007da6:	f003 030f 	and.w	r3, r3, #15
 8007daa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007dae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d10f      	bne.n	8007dd6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007db6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dba:	f003 0320 	and.w	r3, r3, #32
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d009      	beq.n	8007dd6 <HAL_UART_IRQHandler+0x66>
 8007dc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007dc6:	f003 0320 	and.w	r3, r3, #32
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d003      	beq.n	8007dd6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007dce:	6878      	ldr	r0, [r7, #4]
 8007dd0:	f000 fbd1 	bl	8008576 <UART_Receive_IT>
      return;
 8007dd4:	e25b      	b.n	800828e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007dd6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	f000 80de 	beq.w	8007f9c <HAL_UART_IRQHandler+0x22c>
 8007de0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007de4:	f003 0301 	and.w	r3, r3, #1
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d106      	bne.n	8007dfa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007dec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007df0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	f000 80d1 	beq.w	8007f9c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007dfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dfe:	f003 0301 	and.w	r3, r3, #1
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d00b      	beq.n	8007e1e <HAL_UART_IRQHandler+0xae>
 8007e06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d005      	beq.n	8007e1e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e16:	f043 0201 	orr.w	r2, r3, #1
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007e1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e22:	f003 0304 	and.w	r3, r3, #4
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d00b      	beq.n	8007e42 <HAL_UART_IRQHandler+0xd2>
 8007e2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e2e:	f003 0301 	and.w	r3, r3, #1
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d005      	beq.n	8007e42 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e3a:	f043 0202 	orr.w	r2, r3, #2
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007e42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e46:	f003 0302 	and.w	r3, r3, #2
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d00b      	beq.n	8007e66 <HAL_UART_IRQHandler+0xf6>
 8007e4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e52:	f003 0301 	and.w	r3, r3, #1
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d005      	beq.n	8007e66 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e5e:	f043 0204 	orr.w	r2, r3, #4
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007e66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e6a:	f003 0308 	and.w	r3, r3, #8
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d011      	beq.n	8007e96 <HAL_UART_IRQHandler+0x126>
 8007e72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e76:	f003 0320 	and.w	r3, r3, #32
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d105      	bne.n	8007e8a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007e7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e82:	f003 0301 	and.w	r3, r3, #1
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d005      	beq.n	8007e96 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e8e:	f043 0208 	orr.w	r2, r3, #8
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	f000 81f2 	beq.w	8008284 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007ea0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ea4:	f003 0320 	and.w	r3, r3, #32
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d008      	beq.n	8007ebe <HAL_UART_IRQHandler+0x14e>
 8007eac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007eb0:	f003 0320 	and.w	r3, r3, #32
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d002      	beq.n	8007ebe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007eb8:	6878      	ldr	r0, [r7, #4]
 8007eba:	f000 fb5c 	bl	8008576 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	695b      	ldr	r3, [r3, #20]
 8007ec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	bf14      	ite	ne
 8007ecc:	2301      	movne	r3, #1
 8007ece:	2300      	moveq	r3, #0
 8007ed0:	b2db      	uxtb	r3, r3
 8007ed2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007eda:	f003 0308 	and.w	r3, r3, #8
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d103      	bne.n	8007eea <HAL_UART_IRQHandler+0x17a>
 8007ee2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d04f      	beq.n	8007f8a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007eea:	6878      	ldr	r0, [r7, #4]
 8007eec:	f000 fa66 	bl	80083bc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	695b      	ldr	r3, [r3, #20]
 8007ef6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d041      	beq.n	8007f82 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	3314      	adds	r3, #20
 8007f04:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f08:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007f0c:	e853 3f00 	ldrex	r3, [r3]
 8007f10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007f14:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007f18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f1c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	3314      	adds	r3, #20
 8007f26:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007f2a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007f2e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f32:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007f36:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007f3a:	e841 2300 	strex	r3, r2, [r1]
 8007f3e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007f42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d1d9      	bne.n	8007efe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d013      	beq.n	8007f7a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f56:	4a7e      	ldr	r2, [pc, #504]	; (8008150 <HAL_UART_IRQHandler+0x3e0>)
 8007f58:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f5e:	4618      	mov	r0, r3
 8007f60:	f7fd f856 	bl	8005010 <HAL_DMA_Abort_IT>
 8007f64:	4603      	mov	r3, r0
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d016      	beq.n	8007f98 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f70:	687a      	ldr	r2, [r7, #4]
 8007f72:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007f74:	4610      	mov	r0, r2
 8007f76:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f78:	e00e      	b.n	8007f98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007f7a:	6878      	ldr	r0, [r7, #4]
 8007f7c:	f000 f99c 	bl	80082b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f80:	e00a      	b.n	8007f98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f000 f998 	bl	80082b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f88:	e006      	b.n	8007f98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007f8a:	6878      	ldr	r0, [r7, #4]
 8007f8c:	f000 f994 	bl	80082b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2200      	movs	r2, #0
 8007f94:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8007f96:	e175      	b.n	8008284 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f98:	bf00      	nop
    return;
 8007f9a:	e173      	b.n	8008284 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fa0:	2b01      	cmp	r3, #1
 8007fa2:	f040 814f 	bne.w	8008244 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007fa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007faa:	f003 0310 	and.w	r3, r3, #16
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	f000 8148 	beq.w	8008244 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007fb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007fb8:	f003 0310 	and.w	r3, r3, #16
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	f000 8141 	beq.w	8008244 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	60bb      	str	r3, [r7, #8]
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	60bb      	str	r3, [r7, #8]
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	685b      	ldr	r3, [r3, #4]
 8007fd4:	60bb      	str	r3, [r7, #8]
 8007fd6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	695b      	ldr	r3, [r3, #20]
 8007fde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	f000 80b6 	beq.w	8008154 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	685b      	ldr	r3, [r3, #4]
 8007ff0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007ff4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	f000 8145 	beq.w	8008288 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008002:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008006:	429a      	cmp	r2, r3
 8008008:	f080 813e 	bcs.w	8008288 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008012:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008018:	699b      	ldr	r3, [r3, #24]
 800801a:	2b20      	cmp	r3, #32
 800801c:	f000 8088 	beq.w	8008130 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	330c      	adds	r3, #12
 8008026:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800802a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800802e:	e853 3f00 	ldrex	r3, [r3]
 8008032:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008036:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800803a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800803e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	330c      	adds	r3, #12
 8008048:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800804c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008050:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008054:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008058:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800805c:	e841 2300 	strex	r3, r2, [r1]
 8008060:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008064:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008068:	2b00      	cmp	r3, #0
 800806a:	d1d9      	bne.n	8008020 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	3314      	adds	r3, #20
 8008072:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008074:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008076:	e853 3f00 	ldrex	r3, [r3]
 800807a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800807c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800807e:	f023 0301 	bic.w	r3, r3, #1
 8008082:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	3314      	adds	r3, #20
 800808c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008090:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008094:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008096:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008098:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800809c:	e841 2300 	strex	r3, r2, [r1]
 80080a0:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80080a2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d1e1      	bne.n	800806c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	3314      	adds	r3, #20
 80080ae:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080b0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80080b2:	e853 3f00 	ldrex	r3, [r3]
 80080b6:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80080b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80080ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80080be:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	3314      	adds	r3, #20
 80080c8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80080cc:	66fa      	str	r2, [r7, #108]	; 0x6c
 80080ce:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080d0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80080d2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80080d4:	e841 2300 	strex	r3, r2, [r1]
 80080d8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80080da:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d1e3      	bne.n	80080a8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2220      	movs	r2, #32
 80080e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2200      	movs	r2, #0
 80080ec:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	330c      	adds	r3, #12
 80080f4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80080f8:	e853 3f00 	ldrex	r3, [r3]
 80080fc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80080fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008100:	f023 0310 	bic.w	r3, r3, #16
 8008104:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	330c      	adds	r3, #12
 800810e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008112:	65ba      	str	r2, [r7, #88]	; 0x58
 8008114:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008116:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008118:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800811a:	e841 2300 	strex	r3, r2, [r1]
 800811e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008120:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008122:	2b00      	cmp	r3, #0
 8008124:	d1e3      	bne.n	80080ee <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800812a:	4618      	mov	r0, r3
 800812c:	f7fc ff35 	bl	8004f9a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2202      	movs	r2, #2
 8008134:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800813e:	b29b      	uxth	r3, r3
 8008140:	1ad3      	subs	r3, r2, r3
 8008142:	b29b      	uxth	r3, r3
 8008144:	4619      	mov	r1, r3
 8008146:	6878      	ldr	r0, [r7, #4]
 8008148:	f000 f8bf 	bl	80082ca <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800814c:	e09c      	b.n	8008288 <HAL_UART_IRQHandler+0x518>
 800814e:	bf00      	nop
 8008150:	08008481 	.word	0x08008481
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800815c:	b29b      	uxth	r3, r3
 800815e:	1ad3      	subs	r3, r2, r3
 8008160:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008168:	b29b      	uxth	r3, r3
 800816a:	2b00      	cmp	r3, #0
 800816c:	f000 808e 	beq.w	800828c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008170:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008174:	2b00      	cmp	r3, #0
 8008176:	f000 8089 	beq.w	800828c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	330c      	adds	r3, #12
 8008180:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008184:	e853 3f00 	ldrex	r3, [r3]
 8008188:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800818a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800818c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008190:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	330c      	adds	r3, #12
 800819a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800819e:	647a      	str	r2, [r7, #68]	; 0x44
 80081a0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081a2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80081a4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80081a6:	e841 2300 	strex	r3, r2, [r1]
 80081aa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80081ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d1e3      	bne.n	800817a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	3314      	adds	r3, #20
 80081b8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081bc:	e853 3f00 	ldrex	r3, [r3]
 80081c0:	623b      	str	r3, [r7, #32]
   return(result);
 80081c2:	6a3b      	ldr	r3, [r7, #32]
 80081c4:	f023 0301 	bic.w	r3, r3, #1
 80081c8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	3314      	adds	r3, #20
 80081d2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80081d6:	633a      	str	r2, [r7, #48]	; 0x30
 80081d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081da:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80081dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80081de:	e841 2300 	strex	r3, r2, [r1]
 80081e2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80081e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d1e3      	bne.n	80081b2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2220      	movs	r2, #32
 80081ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2200      	movs	r2, #0
 80081f6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	330c      	adds	r3, #12
 80081fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008200:	693b      	ldr	r3, [r7, #16]
 8008202:	e853 3f00 	ldrex	r3, [r3]
 8008206:	60fb      	str	r3, [r7, #12]
   return(result);
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	f023 0310 	bic.w	r3, r3, #16
 800820e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	330c      	adds	r3, #12
 8008218:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800821c:	61fa      	str	r2, [r7, #28]
 800821e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008220:	69b9      	ldr	r1, [r7, #24]
 8008222:	69fa      	ldr	r2, [r7, #28]
 8008224:	e841 2300 	strex	r3, r2, [r1]
 8008228:	617b      	str	r3, [r7, #20]
   return(result);
 800822a:	697b      	ldr	r3, [r7, #20]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d1e3      	bne.n	80081f8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2202      	movs	r2, #2
 8008234:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008236:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800823a:	4619      	mov	r1, r3
 800823c:	6878      	ldr	r0, [r7, #4]
 800823e:	f000 f844 	bl	80082ca <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008242:	e023      	b.n	800828c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008244:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008248:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800824c:	2b00      	cmp	r3, #0
 800824e:	d009      	beq.n	8008264 <HAL_UART_IRQHandler+0x4f4>
 8008250:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008254:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008258:	2b00      	cmp	r3, #0
 800825a:	d003      	beq.n	8008264 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	f000 f923 	bl	80084a8 <UART_Transmit_IT>
    return;
 8008262:	e014      	b.n	800828e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008264:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008268:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800826c:	2b00      	cmp	r3, #0
 800826e:	d00e      	beq.n	800828e <HAL_UART_IRQHandler+0x51e>
 8008270:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008274:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008278:	2b00      	cmp	r3, #0
 800827a:	d008      	beq.n	800828e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f000 f962 	bl	8008546 <UART_EndTransmit_IT>
    return;
 8008282:	e004      	b.n	800828e <HAL_UART_IRQHandler+0x51e>
    return;
 8008284:	bf00      	nop
 8008286:	e002      	b.n	800828e <HAL_UART_IRQHandler+0x51e>
      return;
 8008288:	bf00      	nop
 800828a:	e000      	b.n	800828e <HAL_UART_IRQHandler+0x51e>
      return;
 800828c:	bf00      	nop
  }
}
 800828e:	37e8      	adds	r7, #232	; 0xe8
 8008290:	46bd      	mov	sp, r7
 8008292:	bd80      	pop	{r7, pc}

08008294 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008294:	b480      	push	{r7}
 8008296:	b083      	sub	sp, #12
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800829c:	bf00      	nop
 800829e:	370c      	adds	r7, #12
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bc80      	pop	{r7}
 80082a4:	4770      	bx	lr

080082a6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80082a6:	b480      	push	{r7}
 80082a8:	b083      	sub	sp, #12
 80082aa:	af00      	add	r7, sp, #0
 80082ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80082ae:	bf00      	nop
 80082b0:	370c      	adds	r7, #12
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bc80      	pop	{r7}
 80082b6:	4770      	bx	lr

080082b8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b083      	sub	sp, #12
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80082c0:	bf00      	nop
 80082c2:	370c      	adds	r7, #12
 80082c4:	46bd      	mov	sp, r7
 80082c6:	bc80      	pop	{r7}
 80082c8:	4770      	bx	lr

080082ca <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80082ca:	b480      	push	{r7}
 80082cc:	b083      	sub	sp, #12
 80082ce:	af00      	add	r7, sp, #0
 80082d0:	6078      	str	r0, [r7, #4]
 80082d2:	460b      	mov	r3, r1
 80082d4:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80082d6:	bf00      	nop
 80082d8:	370c      	adds	r7, #12
 80082da:	46bd      	mov	sp, r7
 80082dc:	bc80      	pop	{r7}
 80082de:	4770      	bx	lr

080082e0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b090      	sub	sp, #64	; 0x40
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	60f8      	str	r0, [r7, #12]
 80082e8:	60b9      	str	r1, [r7, #8]
 80082ea:	603b      	str	r3, [r7, #0]
 80082ec:	4613      	mov	r3, r2
 80082ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082f0:	e050      	b.n	8008394 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80082f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80082f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082f8:	d04c      	beq.n	8008394 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80082fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d007      	beq.n	8008310 <UART_WaitOnFlagUntilTimeout+0x30>
 8008300:	f7fc fd34 	bl	8004d6c <HAL_GetTick>
 8008304:	4602      	mov	r2, r0
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	1ad3      	subs	r3, r2, r3
 800830a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800830c:	429a      	cmp	r2, r3
 800830e:	d241      	bcs.n	8008394 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	330c      	adds	r3, #12
 8008316:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800831a:	e853 3f00 	ldrex	r3, [r3]
 800831e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008322:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008326:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	330c      	adds	r3, #12
 800832e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008330:	637a      	str	r2, [r7, #52]	; 0x34
 8008332:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008334:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008336:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008338:	e841 2300 	strex	r3, r2, [r1]
 800833c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800833e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008340:	2b00      	cmp	r3, #0
 8008342:	d1e5      	bne.n	8008310 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	3314      	adds	r3, #20
 800834a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800834c:	697b      	ldr	r3, [r7, #20]
 800834e:	e853 3f00 	ldrex	r3, [r3]
 8008352:	613b      	str	r3, [r7, #16]
   return(result);
 8008354:	693b      	ldr	r3, [r7, #16]
 8008356:	f023 0301 	bic.w	r3, r3, #1
 800835a:	63bb      	str	r3, [r7, #56]	; 0x38
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	3314      	adds	r3, #20
 8008362:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008364:	623a      	str	r2, [r7, #32]
 8008366:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008368:	69f9      	ldr	r1, [r7, #28]
 800836a:	6a3a      	ldr	r2, [r7, #32]
 800836c:	e841 2300 	strex	r3, r2, [r1]
 8008370:	61bb      	str	r3, [r7, #24]
   return(result);
 8008372:	69bb      	ldr	r3, [r7, #24]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d1e5      	bne.n	8008344 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	2220      	movs	r2, #32
 800837c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	2220      	movs	r2, #32
 8008384:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	2200      	movs	r2, #0
 800838c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8008390:	2303      	movs	r3, #3
 8008392:	e00f      	b.n	80083b4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	681a      	ldr	r2, [r3, #0]
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	4013      	ands	r3, r2
 800839e:	68ba      	ldr	r2, [r7, #8]
 80083a0:	429a      	cmp	r2, r3
 80083a2:	bf0c      	ite	eq
 80083a4:	2301      	moveq	r3, #1
 80083a6:	2300      	movne	r3, #0
 80083a8:	b2db      	uxtb	r3, r3
 80083aa:	461a      	mov	r2, r3
 80083ac:	79fb      	ldrb	r3, [r7, #7]
 80083ae:	429a      	cmp	r2, r3
 80083b0:	d09f      	beq.n	80082f2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80083b2:	2300      	movs	r3, #0
}
 80083b4:	4618      	mov	r0, r3
 80083b6:	3740      	adds	r7, #64	; 0x40
 80083b8:	46bd      	mov	sp, r7
 80083ba:	bd80      	pop	{r7, pc}

080083bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80083bc:	b480      	push	{r7}
 80083be:	b095      	sub	sp, #84	; 0x54
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	330c      	adds	r3, #12
 80083ca:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083ce:	e853 3f00 	ldrex	r3, [r3]
 80083d2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80083d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083d6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80083da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	330c      	adds	r3, #12
 80083e2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80083e4:	643a      	str	r2, [r7, #64]	; 0x40
 80083e6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083e8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80083ea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80083ec:	e841 2300 	strex	r3, r2, [r1]
 80083f0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80083f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d1e5      	bne.n	80083c4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	3314      	adds	r3, #20
 80083fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008400:	6a3b      	ldr	r3, [r7, #32]
 8008402:	e853 3f00 	ldrex	r3, [r3]
 8008406:	61fb      	str	r3, [r7, #28]
   return(result);
 8008408:	69fb      	ldr	r3, [r7, #28]
 800840a:	f023 0301 	bic.w	r3, r3, #1
 800840e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	3314      	adds	r3, #20
 8008416:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008418:	62fa      	str	r2, [r7, #44]	; 0x2c
 800841a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800841c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800841e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008420:	e841 2300 	strex	r3, r2, [r1]
 8008424:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008428:	2b00      	cmp	r3, #0
 800842a:	d1e5      	bne.n	80083f8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008430:	2b01      	cmp	r3, #1
 8008432:	d119      	bne.n	8008468 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	330c      	adds	r3, #12
 800843a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	e853 3f00 	ldrex	r3, [r3]
 8008442:	60bb      	str	r3, [r7, #8]
   return(result);
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	f023 0310 	bic.w	r3, r3, #16
 800844a:	647b      	str	r3, [r7, #68]	; 0x44
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	330c      	adds	r3, #12
 8008452:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008454:	61ba      	str	r2, [r7, #24]
 8008456:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008458:	6979      	ldr	r1, [r7, #20]
 800845a:	69ba      	ldr	r2, [r7, #24]
 800845c:	e841 2300 	strex	r3, r2, [r1]
 8008460:	613b      	str	r3, [r7, #16]
   return(result);
 8008462:	693b      	ldr	r3, [r7, #16]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d1e5      	bne.n	8008434 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2220      	movs	r2, #32
 800846c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2200      	movs	r2, #0
 8008474:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008476:	bf00      	nop
 8008478:	3754      	adds	r7, #84	; 0x54
 800847a:	46bd      	mov	sp, r7
 800847c:	bc80      	pop	{r7}
 800847e:	4770      	bx	lr

08008480 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b084      	sub	sp, #16
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800848c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	2200      	movs	r2, #0
 8008492:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	2200      	movs	r2, #0
 8008498:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800849a:	68f8      	ldr	r0, [r7, #12]
 800849c:	f7ff ff0c 	bl	80082b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80084a0:	bf00      	nop
 80084a2:	3710      	adds	r7, #16
 80084a4:	46bd      	mov	sp, r7
 80084a6:	bd80      	pop	{r7, pc}

080084a8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80084a8:	b480      	push	{r7}
 80084aa:	b085      	sub	sp, #20
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80084b6:	b2db      	uxtb	r3, r3
 80084b8:	2b21      	cmp	r3, #33	; 0x21
 80084ba:	d13e      	bne.n	800853a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	689b      	ldr	r3, [r3, #8]
 80084c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084c4:	d114      	bne.n	80084f0 <UART_Transmit_IT+0x48>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	691b      	ldr	r3, [r3, #16]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d110      	bne.n	80084f0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6a1b      	ldr	r3, [r3, #32]
 80084d2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	881b      	ldrh	r3, [r3, #0]
 80084d8:	461a      	mov	r2, r3
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80084e2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6a1b      	ldr	r3, [r3, #32]
 80084e8:	1c9a      	adds	r2, r3, #2
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	621a      	str	r2, [r3, #32]
 80084ee:	e008      	b.n	8008502 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	6a1b      	ldr	r3, [r3, #32]
 80084f4:	1c59      	adds	r1, r3, #1
 80084f6:	687a      	ldr	r2, [r7, #4]
 80084f8:	6211      	str	r1, [r2, #32]
 80084fa:	781a      	ldrb	r2, [r3, #0]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008506:	b29b      	uxth	r3, r3
 8008508:	3b01      	subs	r3, #1
 800850a:	b29b      	uxth	r3, r3
 800850c:	687a      	ldr	r2, [r7, #4]
 800850e:	4619      	mov	r1, r3
 8008510:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008512:	2b00      	cmp	r3, #0
 8008514:	d10f      	bne.n	8008536 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	68da      	ldr	r2, [r3, #12]
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008524:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	68da      	ldr	r2, [r3, #12]
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008534:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008536:	2300      	movs	r3, #0
 8008538:	e000      	b.n	800853c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800853a:	2302      	movs	r3, #2
  }
}
 800853c:	4618      	mov	r0, r3
 800853e:	3714      	adds	r7, #20
 8008540:	46bd      	mov	sp, r7
 8008542:	bc80      	pop	{r7}
 8008544:	4770      	bx	lr

08008546 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008546:	b580      	push	{r7, lr}
 8008548:	b082      	sub	sp, #8
 800854a:	af00      	add	r7, sp, #0
 800854c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	68da      	ldr	r2, [r3, #12]
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800855c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2220      	movs	r2, #32
 8008562:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f7ff fe94 	bl	8008294 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800856c:	2300      	movs	r3, #0
}
 800856e:	4618      	mov	r0, r3
 8008570:	3708      	adds	r7, #8
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}

08008576 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008576:	b580      	push	{r7, lr}
 8008578:	b08c      	sub	sp, #48	; 0x30
 800857a:	af00      	add	r7, sp, #0
 800857c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008584:	b2db      	uxtb	r3, r3
 8008586:	2b22      	cmp	r3, #34	; 0x22
 8008588:	f040 80ae 	bne.w	80086e8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	689b      	ldr	r3, [r3, #8]
 8008590:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008594:	d117      	bne.n	80085c6 <UART_Receive_IT+0x50>
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	691b      	ldr	r3, [r3, #16]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d113      	bne.n	80085c6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800859e:	2300      	movs	r3, #0
 80085a0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085a6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	685b      	ldr	r3, [r3, #4]
 80085ae:	b29b      	uxth	r3, r3
 80085b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085b4:	b29a      	uxth	r2, r3
 80085b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085b8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085be:	1c9a      	adds	r2, r3, #2
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	629a      	str	r2, [r3, #40]	; 0x28
 80085c4:	e026      	b.n	8008614 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085ca:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80085cc:	2300      	movs	r3, #0
 80085ce:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	689b      	ldr	r3, [r3, #8]
 80085d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085d8:	d007      	beq.n	80085ea <UART_Receive_IT+0x74>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	689b      	ldr	r3, [r3, #8]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d10a      	bne.n	80085f8 <UART_Receive_IT+0x82>
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	691b      	ldr	r3, [r3, #16]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d106      	bne.n	80085f8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	685b      	ldr	r3, [r3, #4]
 80085f0:	b2da      	uxtb	r2, r3
 80085f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085f4:	701a      	strb	r2, [r3, #0]
 80085f6:	e008      	b.n	800860a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	685b      	ldr	r3, [r3, #4]
 80085fe:	b2db      	uxtb	r3, r3
 8008600:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008604:	b2da      	uxtb	r2, r3
 8008606:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008608:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800860e:	1c5a      	adds	r2, r3, #1
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008618:	b29b      	uxth	r3, r3
 800861a:	3b01      	subs	r3, #1
 800861c:	b29b      	uxth	r3, r3
 800861e:	687a      	ldr	r2, [r7, #4]
 8008620:	4619      	mov	r1, r3
 8008622:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008624:	2b00      	cmp	r3, #0
 8008626:	d15d      	bne.n	80086e4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	68da      	ldr	r2, [r3, #12]
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f022 0220 	bic.w	r2, r2, #32
 8008636:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	68da      	ldr	r2, [r3, #12]
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008646:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	695a      	ldr	r2, [r3, #20]
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f022 0201 	bic.w	r2, r2, #1
 8008656:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2220      	movs	r2, #32
 800865c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2200      	movs	r2, #0
 8008664:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800866a:	2b01      	cmp	r3, #1
 800866c:	d135      	bne.n	80086da <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2200      	movs	r2, #0
 8008672:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	330c      	adds	r3, #12
 800867a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800867c:	697b      	ldr	r3, [r7, #20]
 800867e:	e853 3f00 	ldrex	r3, [r3]
 8008682:	613b      	str	r3, [r7, #16]
   return(result);
 8008684:	693b      	ldr	r3, [r7, #16]
 8008686:	f023 0310 	bic.w	r3, r3, #16
 800868a:	627b      	str	r3, [r7, #36]	; 0x24
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	330c      	adds	r3, #12
 8008692:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008694:	623a      	str	r2, [r7, #32]
 8008696:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008698:	69f9      	ldr	r1, [r7, #28]
 800869a:	6a3a      	ldr	r2, [r7, #32]
 800869c:	e841 2300 	strex	r3, r2, [r1]
 80086a0:	61bb      	str	r3, [r7, #24]
   return(result);
 80086a2:	69bb      	ldr	r3, [r7, #24]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d1e5      	bne.n	8008674 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f003 0310 	and.w	r3, r3, #16
 80086b2:	2b10      	cmp	r3, #16
 80086b4:	d10a      	bne.n	80086cc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80086b6:	2300      	movs	r3, #0
 80086b8:	60fb      	str	r3, [r7, #12]
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	60fb      	str	r3, [r7, #12]
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	685b      	ldr	r3, [r3, #4]
 80086c8:	60fb      	str	r3, [r7, #12]
 80086ca:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80086d0:	4619      	mov	r1, r3
 80086d2:	6878      	ldr	r0, [r7, #4]
 80086d4:	f7ff fdf9 	bl	80082ca <HAL_UARTEx_RxEventCallback>
 80086d8:	e002      	b.n	80086e0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f7ff fde3 	bl	80082a6 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80086e0:	2300      	movs	r3, #0
 80086e2:	e002      	b.n	80086ea <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80086e4:	2300      	movs	r3, #0
 80086e6:	e000      	b.n	80086ea <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80086e8:	2302      	movs	r3, #2
  }
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	3730      	adds	r7, #48	; 0x30
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}
	...

080086f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b084      	sub	sp, #16
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	691b      	ldr	r3, [r3, #16]
 8008702:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	68da      	ldr	r2, [r3, #12]
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	430a      	orrs	r2, r1
 8008710:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	689a      	ldr	r2, [r3, #8]
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	691b      	ldr	r3, [r3, #16]
 800871a:	431a      	orrs	r2, r3
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	695b      	ldr	r3, [r3, #20]
 8008720:	4313      	orrs	r3, r2
 8008722:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	68db      	ldr	r3, [r3, #12]
 800872a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800872e:	f023 030c 	bic.w	r3, r3, #12
 8008732:	687a      	ldr	r2, [r7, #4]
 8008734:	6812      	ldr	r2, [r2, #0]
 8008736:	68b9      	ldr	r1, [r7, #8]
 8008738:	430b      	orrs	r3, r1
 800873a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	695b      	ldr	r3, [r3, #20]
 8008742:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	699a      	ldr	r2, [r3, #24]
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	430a      	orrs	r2, r1
 8008750:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	4a2c      	ldr	r2, [pc, #176]	; (8008808 <UART_SetConfig+0x114>)
 8008758:	4293      	cmp	r3, r2
 800875a:	d103      	bne.n	8008764 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800875c:	f7fe faa4 	bl	8006ca8 <HAL_RCC_GetPCLK2Freq>
 8008760:	60f8      	str	r0, [r7, #12]
 8008762:	e002      	b.n	800876a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008764:	f7fe fa8c 	bl	8006c80 <HAL_RCC_GetPCLK1Freq>
 8008768:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800876a:	68fa      	ldr	r2, [r7, #12]
 800876c:	4613      	mov	r3, r2
 800876e:	009b      	lsls	r3, r3, #2
 8008770:	4413      	add	r3, r2
 8008772:	009a      	lsls	r2, r3, #2
 8008774:	441a      	add	r2, r3
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	685b      	ldr	r3, [r3, #4]
 800877a:	009b      	lsls	r3, r3, #2
 800877c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008780:	4a22      	ldr	r2, [pc, #136]	; (800880c <UART_SetConfig+0x118>)
 8008782:	fba2 2303 	umull	r2, r3, r2, r3
 8008786:	095b      	lsrs	r3, r3, #5
 8008788:	0119      	lsls	r1, r3, #4
 800878a:	68fa      	ldr	r2, [r7, #12]
 800878c:	4613      	mov	r3, r2
 800878e:	009b      	lsls	r3, r3, #2
 8008790:	4413      	add	r3, r2
 8008792:	009a      	lsls	r2, r3, #2
 8008794:	441a      	add	r2, r3
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	685b      	ldr	r3, [r3, #4]
 800879a:	009b      	lsls	r3, r3, #2
 800879c:	fbb2 f2f3 	udiv	r2, r2, r3
 80087a0:	4b1a      	ldr	r3, [pc, #104]	; (800880c <UART_SetConfig+0x118>)
 80087a2:	fba3 0302 	umull	r0, r3, r3, r2
 80087a6:	095b      	lsrs	r3, r3, #5
 80087a8:	2064      	movs	r0, #100	; 0x64
 80087aa:	fb00 f303 	mul.w	r3, r0, r3
 80087ae:	1ad3      	subs	r3, r2, r3
 80087b0:	011b      	lsls	r3, r3, #4
 80087b2:	3332      	adds	r3, #50	; 0x32
 80087b4:	4a15      	ldr	r2, [pc, #84]	; (800880c <UART_SetConfig+0x118>)
 80087b6:	fba2 2303 	umull	r2, r3, r2, r3
 80087ba:	095b      	lsrs	r3, r3, #5
 80087bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80087c0:	4419      	add	r1, r3
 80087c2:	68fa      	ldr	r2, [r7, #12]
 80087c4:	4613      	mov	r3, r2
 80087c6:	009b      	lsls	r3, r3, #2
 80087c8:	4413      	add	r3, r2
 80087ca:	009a      	lsls	r2, r3, #2
 80087cc:	441a      	add	r2, r3
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	685b      	ldr	r3, [r3, #4]
 80087d2:	009b      	lsls	r3, r3, #2
 80087d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80087d8:	4b0c      	ldr	r3, [pc, #48]	; (800880c <UART_SetConfig+0x118>)
 80087da:	fba3 0302 	umull	r0, r3, r3, r2
 80087de:	095b      	lsrs	r3, r3, #5
 80087e0:	2064      	movs	r0, #100	; 0x64
 80087e2:	fb00 f303 	mul.w	r3, r0, r3
 80087e6:	1ad3      	subs	r3, r2, r3
 80087e8:	011b      	lsls	r3, r3, #4
 80087ea:	3332      	adds	r3, #50	; 0x32
 80087ec:	4a07      	ldr	r2, [pc, #28]	; (800880c <UART_SetConfig+0x118>)
 80087ee:	fba2 2303 	umull	r2, r3, r2, r3
 80087f2:	095b      	lsrs	r3, r3, #5
 80087f4:	f003 020f 	and.w	r2, r3, #15
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	440a      	add	r2, r1
 80087fe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8008800:	bf00      	nop
 8008802:	3710      	adds	r7, #16
 8008804:	46bd      	mov	sp, r7
 8008806:	bd80      	pop	{r7, pc}
 8008808:	40013800 	.word	0x40013800
 800880c:	51eb851f 	.word	0x51eb851f

08008810 <siprintf>:
 8008810:	b40e      	push	{r1, r2, r3}
 8008812:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008816:	b500      	push	{lr}
 8008818:	b09c      	sub	sp, #112	; 0x70
 800881a:	ab1d      	add	r3, sp, #116	; 0x74
 800881c:	9002      	str	r0, [sp, #8]
 800881e:	9006      	str	r0, [sp, #24]
 8008820:	9107      	str	r1, [sp, #28]
 8008822:	9104      	str	r1, [sp, #16]
 8008824:	4808      	ldr	r0, [pc, #32]	; (8008848 <siprintf+0x38>)
 8008826:	4909      	ldr	r1, [pc, #36]	; (800884c <siprintf+0x3c>)
 8008828:	f853 2b04 	ldr.w	r2, [r3], #4
 800882c:	9105      	str	r1, [sp, #20]
 800882e:	6800      	ldr	r0, [r0, #0]
 8008830:	a902      	add	r1, sp, #8
 8008832:	9301      	str	r3, [sp, #4]
 8008834:	f000 f98e 	bl	8008b54 <_svfiprintf_r>
 8008838:	2200      	movs	r2, #0
 800883a:	9b02      	ldr	r3, [sp, #8]
 800883c:	701a      	strb	r2, [r3, #0]
 800883e:	b01c      	add	sp, #112	; 0x70
 8008840:	f85d eb04 	ldr.w	lr, [sp], #4
 8008844:	b003      	add	sp, #12
 8008846:	4770      	bx	lr
 8008848:	20000104 	.word	0x20000104
 800884c:	ffff0208 	.word	0xffff0208

08008850 <memset>:
 8008850:	4603      	mov	r3, r0
 8008852:	4402      	add	r2, r0
 8008854:	4293      	cmp	r3, r2
 8008856:	d100      	bne.n	800885a <memset+0xa>
 8008858:	4770      	bx	lr
 800885a:	f803 1b01 	strb.w	r1, [r3], #1
 800885e:	e7f9      	b.n	8008854 <memset+0x4>

08008860 <__errno>:
 8008860:	4b01      	ldr	r3, [pc, #4]	; (8008868 <__errno+0x8>)
 8008862:	6818      	ldr	r0, [r3, #0]
 8008864:	4770      	bx	lr
 8008866:	bf00      	nop
 8008868:	20000104 	.word	0x20000104

0800886c <__libc_init_array>:
 800886c:	b570      	push	{r4, r5, r6, lr}
 800886e:	2600      	movs	r6, #0
 8008870:	4d0c      	ldr	r5, [pc, #48]	; (80088a4 <__libc_init_array+0x38>)
 8008872:	4c0d      	ldr	r4, [pc, #52]	; (80088a8 <__libc_init_array+0x3c>)
 8008874:	1b64      	subs	r4, r4, r5
 8008876:	10a4      	asrs	r4, r4, #2
 8008878:	42a6      	cmp	r6, r4
 800887a:	d109      	bne.n	8008890 <__libc_init_array+0x24>
 800887c:	f000 ffd6 	bl	800982c <_init>
 8008880:	2600      	movs	r6, #0
 8008882:	4d0a      	ldr	r5, [pc, #40]	; (80088ac <__libc_init_array+0x40>)
 8008884:	4c0a      	ldr	r4, [pc, #40]	; (80088b0 <__libc_init_array+0x44>)
 8008886:	1b64      	subs	r4, r4, r5
 8008888:	10a4      	asrs	r4, r4, #2
 800888a:	42a6      	cmp	r6, r4
 800888c:	d105      	bne.n	800889a <__libc_init_array+0x2e>
 800888e:	bd70      	pop	{r4, r5, r6, pc}
 8008890:	f855 3b04 	ldr.w	r3, [r5], #4
 8008894:	4798      	blx	r3
 8008896:	3601      	adds	r6, #1
 8008898:	e7ee      	b.n	8008878 <__libc_init_array+0xc>
 800889a:	f855 3b04 	ldr.w	r3, [r5], #4
 800889e:	4798      	blx	r3
 80088a0:	3601      	adds	r6, #1
 80088a2:	e7f2      	b.n	800888a <__libc_init_array+0x1e>
 80088a4:	08009bf8 	.word	0x08009bf8
 80088a8:	08009bf8 	.word	0x08009bf8
 80088ac:	08009bf8 	.word	0x08009bf8
 80088b0:	08009bfc 	.word	0x08009bfc

080088b4 <__retarget_lock_acquire_recursive>:
 80088b4:	4770      	bx	lr

080088b6 <__retarget_lock_release_recursive>:
 80088b6:	4770      	bx	lr

080088b8 <_free_r>:
 80088b8:	b538      	push	{r3, r4, r5, lr}
 80088ba:	4605      	mov	r5, r0
 80088bc:	2900      	cmp	r1, #0
 80088be:	d040      	beq.n	8008942 <_free_r+0x8a>
 80088c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80088c4:	1f0c      	subs	r4, r1, #4
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	bfb8      	it	lt
 80088ca:	18e4      	addlt	r4, r4, r3
 80088cc:	f000 f8dc 	bl	8008a88 <__malloc_lock>
 80088d0:	4a1c      	ldr	r2, [pc, #112]	; (8008944 <_free_r+0x8c>)
 80088d2:	6813      	ldr	r3, [r2, #0]
 80088d4:	b933      	cbnz	r3, 80088e4 <_free_r+0x2c>
 80088d6:	6063      	str	r3, [r4, #4]
 80088d8:	6014      	str	r4, [r2, #0]
 80088da:	4628      	mov	r0, r5
 80088dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80088e0:	f000 b8d8 	b.w	8008a94 <__malloc_unlock>
 80088e4:	42a3      	cmp	r3, r4
 80088e6:	d908      	bls.n	80088fa <_free_r+0x42>
 80088e8:	6820      	ldr	r0, [r4, #0]
 80088ea:	1821      	adds	r1, r4, r0
 80088ec:	428b      	cmp	r3, r1
 80088ee:	bf01      	itttt	eq
 80088f0:	6819      	ldreq	r1, [r3, #0]
 80088f2:	685b      	ldreq	r3, [r3, #4]
 80088f4:	1809      	addeq	r1, r1, r0
 80088f6:	6021      	streq	r1, [r4, #0]
 80088f8:	e7ed      	b.n	80088d6 <_free_r+0x1e>
 80088fa:	461a      	mov	r2, r3
 80088fc:	685b      	ldr	r3, [r3, #4]
 80088fe:	b10b      	cbz	r3, 8008904 <_free_r+0x4c>
 8008900:	42a3      	cmp	r3, r4
 8008902:	d9fa      	bls.n	80088fa <_free_r+0x42>
 8008904:	6811      	ldr	r1, [r2, #0]
 8008906:	1850      	adds	r0, r2, r1
 8008908:	42a0      	cmp	r0, r4
 800890a:	d10b      	bne.n	8008924 <_free_r+0x6c>
 800890c:	6820      	ldr	r0, [r4, #0]
 800890e:	4401      	add	r1, r0
 8008910:	1850      	adds	r0, r2, r1
 8008912:	4283      	cmp	r3, r0
 8008914:	6011      	str	r1, [r2, #0]
 8008916:	d1e0      	bne.n	80088da <_free_r+0x22>
 8008918:	6818      	ldr	r0, [r3, #0]
 800891a:	685b      	ldr	r3, [r3, #4]
 800891c:	4408      	add	r0, r1
 800891e:	6010      	str	r0, [r2, #0]
 8008920:	6053      	str	r3, [r2, #4]
 8008922:	e7da      	b.n	80088da <_free_r+0x22>
 8008924:	d902      	bls.n	800892c <_free_r+0x74>
 8008926:	230c      	movs	r3, #12
 8008928:	602b      	str	r3, [r5, #0]
 800892a:	e7d6      	b.n	80088da <_free_r+0x22>
 800892c:	6820      	ldr	r0, [r4, #0]
 800892e:	1821      	adds	r1, r4, r0
 8008930:	428b      	cmp	r3, r1
 8008932:	bf01      	itttt	eq
 8008934:	6819      	ldreq	r1, [r3, #0]
 8008936:	685b      	ldreq	r3, [r3, #4]
 8008938:	1809      	addeq	r1, r1, r0
 800893a:	6021      	streq	r1, [r4, #0]
 800893c:	6063      	str	r3, [r4, #4]
 800893e:	6054      	str	r4, [r2, #4]
 8008940:	e7cb      	b.n	80088da <_free_r+0x22>
 8008942:	bd38      	pop	{r3, r4, r5, pc}
 8008944:	20000724 	.word	0x20000724

08008948 <sbrk_aligned>:
 8008948:	b570      	push	{r4, r5, r6, lr}
 800894a:	4e0e      	ldr	r6, [pc, #56]	; (8008984 <sbrk_aligned+0x3c>)
 800894c:	460c      	mov	r4, r1
 800894e:	6831      	ldr	r1, [r6, #0]
 8008950:	4605      	mov	r5, r0
 8008952:	b911      	cbnz	r1, 800895a <sbrk_aligned+0x12>
 8008954:	f000 fbaa 	bl	80090ac <_sbrk_r>
 8008958:	6030      	str	r0, [r6, #0]
 800895a:	4621      	mov	r1, r4
 800895c:	4628      	mov	r0, r5
 800895e:	f000 fba5 	bl	80090ac <_sbrk_r>
 8008962:	1c43      	adds	r3, r0, #1
 8008964:	d00a      	beq.n	800897c <sbrk_aligned+0x34>
 8008966:	1cc4      	adds	r4, r0, #3
 8008968:	f024 0403 	bic.w	r4, r4, #3
 800896c:	42a0      	cmp	r0, r4
 800896e:	d007      	beq.n	8008980 <sbrk_aligned+0x38>
 8008970:	1a21      	subs	r1, r4, r0
 8008972:	4628      	mov	r0, r5
 8008974:	f000 fb9a 	bl	80090ac <_sbrk_r>
 8008978:	3001      	adds	r0, #1
 800897a:	d101      	bne.n	8008980 <sbrk_aligned+0x38>
 800897c:	f04f 34ff 	mov.w	r4, #4294967295
 8008980:	4620      	mov	r0, r4
 8008982:	bd70      	pop	{r4, r5, r6, pc}
 8008984:	20000728 	.word	0x20000728

08008988 <_malloc_r>:
 8008988:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800898c:	1ccd      	adds	r5, r1, #3
 800898e:	f025 0503 	bic.w	r5, r5, #3
 8008992:	3508      	adds	r5, #8
 8008994:	2d0c      	cmp	r5, #12
 8008996:	bf38      	it	cc
 8008998:	250c      	movcc	r5, #12
 800899a:	2d00      	cmp	r5, #0
 800899c:	4607      	mov	r7, r0
 800899e:	db01      	blt.n	80089a4 <_malloc_r+0x1c>
 80089a0:	42a9      	cmp	r1, r5
 80089a2:	d905      	bls.n	80089b0 <_malloc_r+0x28>
 80089a4:	230c      	movs	r3, #12
 80089a6:	2600      	movs	r6, #0
 80089a8:	603b      	str	r3, [r7, #0]
 80089aa:	4630      	mov	r0, r6
 80089ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089b0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008a84 <_malloc_r+0xfc>
 80089b4:	f000 f868 	bl	8008a88 <__malloc_lock>
 80089b8:	f8d8 3000 	ldr.w	r3, [r8]
 80089bc:	461c      	mov	r4, r3
 80089be:	bb5c      	cbnz	r4, 8008a18 <_malloc_r+0x90>
 80089c0:	4629      	mov	r1, r5
 80089c2:	4638      	mov	r0, r7
 80089c4:	f7ff ffc0 	bl	8008948 <sbrk_aligned>
 80089c8:	1c43      	adds	r3, r0, #1
 80089ca:	4604      	mov	r4, r0
 80089cc:	d155      	bne.n	8008a7a <_malloc_r+0xf2>
 80089ce:	f8d8 4000 	ldr.w	r4, [r8]
 80089d2:	4626      	mov	r6, r4
 80089d4:	2e00      	cmp	r6, #0
 80089d6:	d145      	bne.n	8008a64 <_malloc_r+0xdc>
 80089d8:	2c00      	cmp	r4, #0
 80089da:	d048      	beq.n	8008a6e <_malloc_r+0xe6>
 80089dc:	6823      	ldr	r3, [r4, #0]
 80089de:	4631      	mov	r1, r6
 80089e0:	4638      	mov	r0, r7
 80089e2:	eb04 0903 	add.w	r9, r4, r3
 80089e6:	f000 fb61 	bl	80090ac <_sbrk_r>
 80089ea:	4581      	cmp	r9, r0
 80089ec:	d13f      	bne.n	8008a6e <_malloc_r+0xe6>
 80089ee:	6821      	ldr	r1, [r4, #0]
 80089f0:	4638      	mov	r0, r7
 80089f2:	1a6d      	subs	r5, r5, r1
 80089f4:	4629      	mov	r1, r5
 80089f6:	f7ff ffa7 	bl	8008948 <sbrk_aligned>
 80089fa:	3001      	adds	r0, #1
 80089fc:	d037      	beq.n	8008a6e <_malloc_r+0xe6>
 80089fe:	6823      	ldr	r3, [r4, #0]
 8008a00:	442b      	add	r3, r5
 8008a02:	6023      	str	r3, [r4, #0]
 8008a04:	f8d8 3000 	ldr.w	r3, [r8]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d038      	beq.n	8008a7e <_malloc_r+0xf6>
 8008a0c:	685a      	ldr	r2, [r3, #4]
 8008a0e:	42a2      	cmp	r2, r4
 8008a10:	d12b      	bne.n	8008a6a <_malloc_r+0xe2>
 8008a12:	2200      	movs	r2, #0
 8008a14:	605a      	str	r2, [r3, #4]
 8008a16:	e00f      	b.n	8008a38 <_malloc_r+0xb0>
 8008a18:	6822      	ldr	r2, [r4, #0]
 8008a1a:	1b52      	subs	r2, r2, r5
 8008a1c:	d41f      	bmi.n	8008a5e <_malloc_r+0xd6>
 8008a1e:	2a0b      	cmp	r2, #11
 8008a20:	d917      	bls.n	8008a52 <_malloc_r+0xca>
 8008a22:	1961      	adds	r1, r4, r5
 8008a24:	42a3      	cmp	r3, r4
 8008a26:	6025      	str	r5, [r4, #0]
 8008a28:	bf18      	it	ne
 8008a2a:	6059      	strne	r1, [r3, #4]
 8008a2c:	6863      	ldr	r3, [r4, #4]
 8008a2e:	bf08      	it	eq
 8008a30:	f8c8 1000 	streq.w	r1, [r8]
 8008a34:	5162      	str	r2, [r4, r5]
 8008a36:	604b      	str	r3, [r1, #4]
 8008a38:	4638      	mov	r0, r7
 8008a3a:	f104 060b 	add.w	r6, r4, #11
 8008a3e:	f000 f829 	bl	8008a94 <__malloc_unlock>
 8008a42:	f026 0607 	bic.w	r6, r6, #7
 8008a46:	1d23      	adds	r3, r4, #4
 8008a48:	1af2      	subs	r2, r6, r3
 8008a4a:	d0ae      	beq.n	80089aa <_malloc_r+0x22>
 8008a4c:	1b9b      	subs	r3, r3, r6
 8008a4e:	50a3      	str	r3, [r4, r2]
 8008a50:	e7ab      	b.n	80089aa <_malloc_r+0x22>
 8008a52:	42a3      	cmp	r3, r4
 8008a54:	6862      	ldr	r2, [r4, #4]
 8008a56:	d1dd      	bne.n	8008a14 <_malloc_r+0x8c>
 8008a58:	f8c8 2000 	str.w	r2, [r8]
 8008a5c:	e7ec      	b.n	8008a38 <_malloc_r+0xb0>
 8008a5e:	4623      	mov	r3, r4
 8008a60:	6864      	ldr	r4, [r4, #4]
 8008a62:	e7ac      	b.n	80089be <_malloc_r+0x36>
 8008a64:	4634      	mov	r4, r6
 8008a66:	6876      	ldr	r6, [r6, #4]
 8008a68:	e7b4      	b.n	80089d4 <_malloc_r+0x4c>
 8008a6a:	4613      	mov	r3, r2
 8008a6c:	e7cc      	b.n	8008a08 <_malloc_r+0x80>
 8008a6e:	230c      	movs	r3, #12
 8008a70:	4638      	mov	r0, r7
 8008a72:	603b      	str	r3, [r7, #0]
 8008a74:	f000 f80e 	bl	8008a94 <__malloc_unlock>
 8008a78:	e797      	b.n	80089aa <_malloc_r+0x22>
 8008a7a:	6025      	str	r5, [r4, #0]
 8008a7c:	e7dc      	b.n	8008a38 <_malloc_r+0xb0>
 8008a7e:	605b      	str	r3, [r3, #4]
 8008a80:	deff      	udf	#255	; 0xff
 8008a82:	bf00      	nop
 8008a84:	20000724 	.word	0x20000724

08008a88 <__malloc_lock>:
 8008a88:	4801      	ldr	r0, [pc, #4]	; (8008a90 <__malloc_lock+0x8>)
 8008a8a:	f7ff bf13 	b.w	80088b4 <__retarget_lock_acquire_recursive>
 8008a8e:	bf00      	nop
 8008a90:	20000720 	.word	0x20000720

08008a94 <__malloc_unlock>:
 8008a94:	4801      	ldr	r0, [pc, #4]	; (8008a9c <__malloc_unlock+0x8>)
 8008a96:	f7ff bf0e 	b.w	80088b6 <__retarget_lock_release_recursive>
 8008a9a:	bf00      	nop
 8008a9c:	20000720 	.word	0x20000720

08008aa0 <__ssputs_r>:
 8008aa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008aa4:	461f      	mov	r7, r3
 8008aa6:	688e      	ldr	r6, [r1, #8]
 8008aa8:	4682      	mov	sl, r0
 8008aaa:	42be      	cmp	r6, r7
 8008aac:	460c      	mov	r4, r1
 8008aae:	4690      	mov	r8, r2
 8008ab0:	680b      	ldr	r3, [r1, #0]
 8008ab2:	d82c      	bhi.n	8008b0e <__ssputs_r+0x6e>
 8008ab4:	898a      	ldrh	r2, [r1, #12]
 8008ab6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008aba:	d026      	beq.n	8008b0a <__ssputs_r+0x6a>
 8008abc:	6965      	ldr	r5, [r4, #20]
 8008abe:	6909      	ldr	r1, [r1, #16]
 8008ac0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008ac4:	eba3 0901 	sub.w	r9, r3, r1
 8008ac8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008acc:	1c7b      	adds	r3, r7, #1
 8008ace:	444b      	add	r3, r9
 8008ad0:	106d      	asrs	r5, r5, #1
 8008ad2:	429d      	cmp	r5, r3
 8008ad4:	bf38      	it	cc
 8008ad6:	461d      	movcc	r5, r3
 8008ad8:	0553      	lsls	r3, r2, #21
 8008ada:	d527      	bpl.n	8008b2c <__ssputs_r+0x8c>
 8008adc:	4629      	mov	r1, r5
 8008ade:	f7ff ff53 	bl	8008988 <_malloc_r>
 8008ae2:	4606      	mov	r6, r0
 8008ae4:	b360      	cbz	r0, 8008b40 <__ssputs_r+0xa0>
 8008ae6:	464a      	mov	r2, r9
 8008ae8:	6921      	ldr	r1, [r4, #16]
 8008aea:	f000 fafd 	bl	80090e8 <memcpy>
 8008aee:	89a3      	ldrh	r3, [r4, #12]
 8008af0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008af4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008af8:	81a3      	strh	r3, [r4, #12]
 8008afa:	6126      	str	r6, [r4, #16]
 8008afc:	444e      	add	r6, r9
 8008afe:	6026      	str	r6, [r4, #0]
 8008b00:	463e      	mov	r6, r7
 8008b02:	6165      	str	r5, [r4, #20]
 8008b04:	eba5 0509 	sub.w	r5, r5, r9
 8008b08:	60a5      	str	r5, [r4, #8]
 8008b0a:	42be      	cmp	r6, r7
 8008b0c:	d900      	bls.n	8008b10 <__ssputs_r+0x70>
 8008b0e:	463e      	mov	r6, r7
 8008b10:	4632      	mov	r2, r6
 8008b12:	4641      	mov	r1, r8
 8008b14:	6820      	ldr	r0, [r4, #0]
 8008b16:	f000 faaf 	bl	8009078 <memmove>
 8008b1a:	2000      	movs	r0, #0
 8008b1c:	68a3      	ldr	r3, [r4, #8]
 8008b1e:	1b9b      	subs	r3, r3, r6
 8008b20:	60a3      	str	r3, [r4, #8]
 8008b22:	6823      	ldr	r3, [r4, #0]
 8008b24:	4433      	add	r3, r6
 8008b26:	6023      	str	r3, [r4, #0]
 8008b28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b2c:	462a      	mov	r2, r5
 8008b2e:	f000 fae9 	bl	8009104 <_realloc_r>
 8008b32:	4606      	mov	r6, r0
 8008b34:	2800      	cmp	r0, #0
 8008b36:	d1e0      	bne.n	8008afa <__ssputs_r+0x5a>
 8008b38:	4650      	mov	r0, sl
 8008b3a:	6921      	ldr	r1, [r4, #16]
 8008b3c:	f7ff febc 	bl	80088b8 <_free_r>
 8008b40:	230c      	movs	r3, #12
 8008b42:	f8ca 3000 	str.w	r3, [sl]
 8008b46:	89a3      	ldrh	r3, [r4, #12]
 8008b48:	f04f 30ff 	mov.w	r0, #4294967295
 8008b4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b50:	81a3      	strh	r3, [r4, #12]
 8008b52:	e7e9      	b.n	8008b28 <__ssputs_r+0x88>

08008b54 <_svfiprintf_r>:
 8008b54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b58:	4698      	mov	r8, r3
 8008b5a:	898b      	ldrh	r3, [r1, #12]
 8008b5c:	4607      	mov	r7, r0
 8008b5e:	061b      	lsls	r3, r3, #24
 8008b60:	460d      	mov	r5, r1
 8008b62:	4614      	mov	r4, r2
 8008b64:	b09d      	sub	sp, #116	; 0x74
 8008b66:	d50e      	bpl.n	8008b86 <_svfiprintf_r+0x32>
 8008b68:	690b      	ldr	r3, [r1, #16]
 8008b6a:	b963      	cbnz	r3, 8008b86 <_svfiprintf_r+0x32>
 8008b6c:	2140      	movs	r1, #64	; 0x40
 8008b6e:	f7ff ff0b 	bl	8008988 <_malloc_r>
 8008b72:	6028      	str	r0, [r5, #0]
 8008b74:	6128      	str	r0, [r5, #16]
 8008b76:	b920      	cbnz	r0, 8008b82 <_svfiprintf_r+0x2e>
 8008b78:	230c      	movs	r3, #12
 8008b7a:	603b      	str	r3, [r7, #0]
 8008b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b80:	e0d0      	b.n	8008d24 <_svfiprintf_r+0x1d0>
 8008b82:	2340      	movs	r3, #64	; 0x40
 8008b84:	616b      	str	r3, [r5, #20]
 8008b86:	2300      	movs	r3, #0
 8008b88:	9309      	str	r3, [sp, #36]	; 0x24
 8008b8a:	2320      	movs	r3, #32
 8008b8c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008b90:	2330      	movs	r3, #48	; 0x30
 8008b92:	f04f 0901 	mov.w	r9, #1
 8008b96:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b9a:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8008d3c <_svfiprintf_r+0x1e8>
 8008b9e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008ba2:	4623      	mov	r3, r4
 8008ba4:	469a      	mov	sl, r3
 8008ba6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008baa:	b10a      	cbz	r2, 8008bb0 <_svfiprintf_r+0x5c>
 8008bac:	2a25      	cmp	r2, #37	; 0x25
 8008bae:	d1f9      	bne.n	8008ba4 <_svfiprintf_r+0x50>
 8008bb0:	ebba 0b04 	subs.w	fp, sl, r4
 8008bb4:	d00b      	beq.n	8008bce <_svfiprintf_r+0x7a>
 8008bb6:	465b      	mov	r3, fp
 8008bb8:	4622      	mov	r2, r4
 8008bba:	4629      	mov	r1, r5
 8008bbc:	4638      	mov	r0, r7
 8008bbe:	f7ff ff6f 	bl	8008aa0 <__ssputs_r>
 8008bc2:	3001      	adds	r0, #1
 8008bc4:	f000 80a9 	beq.w	8008d1a <_svfiprintf_r+0x1c6>
 8008bc8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008bca:	445a      	add	r2, fp
 8008bcc:	9209      	str	r2, [sp, #36]	; 0x24
 8008bce:	f89a 3000 	ldrb.w	r3, [sl]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	f000 80a1 	beq.w	8008d1a <_svfiprintf_r+0x1c6>
 8008bd8:	2300      	movs	r3, #0
 8008bda:	f04f 32ff 	mov.w	r2, #4294967295
 8008bde:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008be2:	f10a 0a01 	add.w	sl, sl, #1
 8008be6:	9304      	str	r3, [sp, #16]
 8008be8:	9307      	str	r3, [sp, #28]
 8008bea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008bee:	931a      	str	r3, [sp, #104]	; 0x68
 8008bf0:	4654      	mov	r4, sl
 8008bf2:	2205      	movs	r2, #5
 8008bf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bf8:	4850      	ldr	r0, [pc, #320]	; (8008d3c <_svfiprintf_r+0x1e8>)
 8008bfa:	f000 fa67 	bl	80090cc <memchr>
 8008bfe:	9a04      	ldr	r2, [sp, #16]
 8008c00:	b9d8      	cbnz	r0, 8008c3a <_svfiprintf_r+0xe6>
 8008c02:	06d0      	lsls	r0, r2, #27
 8008c04:	bf44      	itt	mi
 8008c06:	2320      	movmi	r3, #32
 8008c08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008c0c:	0711      	lsls	r1, r2, #28
 8008c0e:	bf44      	itt	mi
 8008c10:	232b      	movmi	r3, #43	; 0x2b
 8008c12:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008c16:	f89a 3000 	ldrb.w	r3, [sl]
 8008c1a:	2b2a      	cmp	r3, #42	; 0x2a
 8008c1c:	d015      	beq.n	8008c4a <_svfiprintf_r+0xf6>
 8008c1e:	4654      	mov	r4, sl
 8008c20:	2000      	movs	r0, #0
 8008c22:	f04f 0c0a 	mov.w	ip, #10
 8008c26:	9a07      	ldr	r2, [sp, #28]
 8008c28:	4621      	mov	r1, r4
 8008c2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c2e:	3b30      	subs	r3, #48	; 0x30
 8008c30:	2b09      	cmp	r3, #9
 8008c32:	d94d      	bls.n	8008cd0 <_svfiprintf_r+0x17c>
 8008c34:	b1b0      	cbz	r0, 8008c64 <_svfiprintf_r+0x110>
 8008c36:	9207      	str	r2, [sp, #28]
 8008c38:	e014      	b.n	8008c64 <_svfiprintf_r+0x110>
 8008c3a:	eba0 0308 	sub.w	r3, r0, r8
 8008c3e:	fa09 f303 	lsl.w	r3, r9, r3
 8008c42:	4313      	orrs	r3, r2
 8008c44:	46a2      	mov	sl, r4
 8008c46:	9304      	str	r3, [sp, #16]
 8008c48:	e7d2      	b.n	8008bf0 <_svfiprintf_r+0x9c>
 8008c4a:	9b03      	ldr	r3, [sp, #12]
 8008c4c:	1d19      	adds	r1, r3, #4
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	9103      	str	r1, [sp, #12]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	bfbb      	ittet	lt
 8008c56:	425b      	neglt	r3, r3
 8008c58:	f042 0202 	orrlt.w	r2, r2, #2
 8008c5c:	9307      	strge	r3, [sp, #28]
 8008c5e:	9307      	strlt	r3, [sp, #28]
 8008c60:	bfb8      	it	lt
 8008c62:	9204      	strlt	r2, [sp, #16]
 8008c64:	7823      	ldrb	r3, [r4, #0]
 8008c66:	2b2e      	cmp	r3, #46	; 0x2e
 8008c68:	d10c      	bne.n	8008c84 <_svfiprintf_r+0x130>
 8008c6a:	7863      	ldrb	r3, [r4, #1]
 8008c6c:	2b2a      	cmp	r3, #42	; 0x2a
 8008c6e:	d134      	bne.n	8008cda <_svfiprintf_r+0x186>
 8008c70:	9b03      	ldr	r3, [sp, #12]
 8008c72:	3402      	adds	r4, #2
 8008c74:	1d1a      	adds	r2, r3, #4
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	9203      	str	r2, [sp, #12]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	bfb8      	it	lt
 8008c7e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008c82:	9305      	str	r3, [sp, #20]
 8008c84:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8008d40 <_svfiprintf_r+0x1ec>
 8008c88:	2203      	movs	r2, #3
 8008c8a:	4650      	mov	r0, sl
 8008c8c:	7821      	ldrb	r1, [r4, #0]
 8008c8e:	f000 fa1d 	bl	80090cc <memchr>
 8008c92:	b138      	cbz	r0, 8008ca4 <_svfiprintf_r+0x150>
 8008c94:	2240      	movs	r2, #64	; 0x40
 8008c96:	9b04      	ldr	r3, [sp, #16]
 8008c98:	eba0 000a 	sub.w	r0, r0, sl
 8008c9c:	4082      	lsls	r2, r0
 8008c9e:	4313      	orrs	r3, r2
 8008ca0:	3401      	adds	r4, #1
 8008ca2:	9304      	str	r3, [sp, #16]
 8008ca4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ca8:	2206      	movs	r2, #6
 8008caa:	4826      	ldr	r0, [pc, #152]	; (8008d44 <_svfiprintf_r+0x1f0>)
 8008cac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008cb0:	f000 fa0c 	bl	80090cc <memchr>
 8008cb4:	2800      	cmp	r0, #0
 8008cb6:	d038      	beq.n	8008d2a <_svfiprintf_r+0x1d6>
 8008cb8:	4b23      	ldr	r3, [pc, #140]	; (8008d48 <_svfiprintf_r+0x1f4>)
 8008cba:	bb1b      	cbnz	r3, 8008d04 <_svfiprintf_r+0x1b0>
 8008cbc:	9b03      	ldr	r3, [sp, #12]
 8008cbe:	3307      	adds	r3, #7
 8008cc0:	f023 0307 	bic.w	r3, r3, #7
 8008cc4:	3308      	adds	r3, #8
 8008cc6:	9303      	str	r3, [sp, #12]
 8008cc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cca:	4433      	add	r3, r6
 8008ccc:	9309      	str	r3, [sp, #36]	; 0x24
 8008cce:	e768      	b.n	8008ba2 <_svfiprintf_r+0x4e>
 8008cd0:	460c      	mov	r4, r1
 8008cd2:	2001      	movs	r0, #1
 8008cd4:	fb0c 3202 	mla	r2, ip, r2, r3
 8008cd8:	e7a6      	b.n	8008c28 <_svfiprintf_r+0xd4>
 8008cda:	2300      	movs	r3, #0
 8008cdc:	f04f 0c0a 	mov.w	ip, #10
 8008ce0:	4619      	mov	r1, r3
 8008ce2:	3401      	adds	r4, #1
 8008ce4:	9305      	str	r3, [sp, #20]
 8008ce6:	4620      	mov	r0, r4
 8008ce8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008cec:	3a30      	subs	r2, #48	; 0x30
 8008cee:	2a09      	cmp	r2, #9
 8008cf0:	d903      	bls.n	8008cfa <_svfiprintf_r+0x1a6>
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d0c6      	beq.n	8008c84 <_svfiprintf_r+0x130>
 8008cf6:	9105      	str	r1, [sp, #20]
 8008cf8:	e7c4      	b.n	8008c84 <_svfiprintf_r+0x130>
 8008cfa:	4604      	mov	r4, r0
 8008cfc:	2301      	movs	r3, #1
 8008cfe:	fb0c 2101 	mla	r1, ip, r1, r2
 8008d02:	e7f0      	b.n	8008ce6 <_svfiprintf_r+0x192>
 8008d04:	ab03      	add	r3, sp, #12
 8008d06:	9300      	str	r3, [sp, #0]
 8008d08:	462a      	mov	r2, r5
 8008d0a:	4638      	mov	r0, r7
 8008d0c:	4b0f      	ldr	r3, [pc, #60]	; (8008d4c <_svfiprintf_r+0x1f8>)
 8008d0e:	a904      	add	r1, sp, #16
 8008d10:	f3af 8000 	nop.w
 8008d14:	1c42      	adds	r2, r0, #1
 8008d16:	4606      	mov	r6, r0
 8008d18:	d1d6      	bne.n	8008cc8 <_svfiprintf_r+0x174>
 8008d1a:	89ab      	ldrh	r3, [r5, #12]
 8008d1c:	065b      	lsls	r3, r3, #25
 8008d1e:	f53f af2d 	bmi.w	8008b7c <_svfiprintf_r+0x28>
 8008d22:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008d24:	b01d      	add	sp, #116	; 0x74
 8008d26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d2a:	ab03      	add	r3, sp, #12
 8008d2c:	9300      	str	r3, [sp, #0]
 8008d2e:	462a      	mov	r2, r5
 8008d30:	4638      	mov	r0, r7
 8008d32:	4b06      	ldr	r3, [pc, #24]	; (8008d4c <_svfiprintf_r+0x1f8>)
 8008d34:	a904      	add	r1, sp, #16
 8008d36:	f000 f87d 	bl	8008e34 <_printf_i>
 8008d3a:	e7eb      	b.n	8008d14 <_svfiprintf_r+0x1c0>
 8008d3c:	08009b52 	.word	0x08009b52
 8008d40:	08009b58 	.word	0x08009b58
 8008d44:	08009b5c 	.word	0x08009b5c
 8008d48:	00000000 	.word	0x00000000
 8008d4c:	08008aa1 	.word	0x08008aa1

08008d50 <_printf_common>:
 8008d50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d54:	4616      	mov	r6, r2
 8008d56:	4699      	mov	r9, r3
 8008d58:	688a      	ldr	r2, [r1, #8]
 8008d5a:	690b      	ldr	r3, [r1, #16]
 8008d5c:	4607      	mov	r7, r0
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	bfb8      	it	lt
 8008d62:	4613      	movlt	r3, r2
 8008d64:	6033      	str	r3, [r6, #0]
 8008d66:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008d6a:	460c      	mov	r4, r1
 8008d6c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008d70:	b10a      	cbz	r2, 8008d76 <_printf_common+0x26>
 8008d72:	3301      	adds	r3, #1
 8008d74:	6033      	str	r3, [r6, #0]
 8008d76:	6823      	ldr	r3, [r4, #0]
 8008d78:	0699      	lsls	r1, r3, #26
 8008d7a:	bf42      	ittt	mi
 8008d7c:	6833      	ldrmi	r3, [r6, #0]
 8008d7e:	3302      	addmi	r3, #2
 8008d80:	6033      	strmi	r3, [r6, #0]
 8008d82:	6825      	ldr	r5, [r4, #0]
 8008d84:	f015 0506 	ands.w	r5, r5, #6
 8008d88:	d106      	bne.n	8008d98 <_printf_common+0x48>
 8008d8a:	f104 0a19 	add.w	sl, r4, #25
 8008d8e:	68e3      	ldr	r3, [r4, #12]
 8008d90:	6832      	ldr	r2, [r6, #0]
 8008d92:	1a9b      	subs	r3, r3, r2
 8008d94:	42ab      	cmp	r3, r5
 8008d96:	dc2b      	bgt.n	8008df0 <_printf_common+0xa0>
 8008d98:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008d9c:	1e13      	subs	r3, r2, #0
 8008d9e:	6822      	ldr	r2, [r4, #0]
 8008da0:	bf18      	it	ne
 8008da2:	2301      	movne	r3, #1
 8008da4:	0692      	lsls	r2, r2, #26
 8008da6:	d430      	bmi.n	8008e0a <_printf_common+0xba>
 8008da8:	4649      	mov	r1, r9
 8008daa:	4638      	mov	r0, r7
 8008dac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008db0:	47c0      	blx	r8
 8008db2:	3001      	adds	r0, #1
 8008db4:	d023      	beq.n	8008dfe <_printf_common+0xae>
 8008db6:	6823      	ldr	r3, [r4, #0]
 8008db8:	6922      	ldr	r2, [r4, #16]
 8008dba:	f003 0306 	and.w	r3, r3, #6
 8008dbe:	2b04      	cmp	r3, #4
 8008dc0:	bf14      	ite	ne
 8008dc2:	2500      	movne	r5, #0
 8008dc4:	6833      	ldreq	r3, [r6, #0]
 8008dc6:	f04f 0600 	mov.w	r6, #0
 8008dca:	bf08      	it	eq
 8008dcc:	68e5      	ldreq	r5, [r4, #12]
 8008dce:	f104 041a 	add.w	r4, r4, #26
 8008dd2:	bf08      	it	eq
 8008dd4:	1aed      	subeq	r5, r5, r3
 8008dd6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008dda:	bf08      	it	eq
 8008ddc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008de0:	4293      	cmp	r3, r2
 8008de2:	bfc4      	itt	gt
 8008de4:	1a9b      	subgt	r3, r3, r2
 8008de6:	18ed      	addgt	r5, r5, r3
 8008de8:	42b5      	cmp	r5, r6
 8008dea:	d11a      	bne.n	8008e22 <_printf_common+0xd2>
 8008dec:	2000      	movs	r0, #0
 8008dee:	e008      	b.n	8008e02 <_printf_common+0xb2>
 8008df0:	2301      	movs	r3, #1
 8008df2:	4652      	mov	r2, sl
 8008df4:	4649      	mov	r1, r9
 8008df6:	4638      	mov	r0, r7
 8008df8:	47c0      	blx	r8
 8008dfa:	3001      	adds	r0, #1
 8008dfc:	d103      	bne.n	8008e06 <_printf_common+0xb6>
 8008dfe:	f04f 30ff 	mov.w	r0, #4294967295
 8008e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e06:	3501      	adds	r5, #1
 8008e08:	e7c1      	b.n	8008d8e <_printf_common+0x3e>
 8008e0a:	2030      	movs	r0, #48	; 0x30
 8008e0c:	18e1      	adds	r1, r4, r3
 8008e0e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008e12:	1c5a      	adds	r2, r3, #1
 8008e14:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008e18:	4422      	add	r2, r4
 8008e1a:	3302      	adds	r3, #2
 8008e1c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008e20:	e7c2      	b.n	8008da8 <_printf_common+0x58>
 8008e22:	2301      	movs	r3, #1
 8008e24:	4622      	mov	r2, r4
 8008e26:	4649      	mov	r1, r9
 8008e28:	4638      	mov	r0, r7
 8008e2a:	47c0      	blx	r8
 8008e2c:	3001      	adds	r0, #1
 8008e2e:	d0e6      	beq.n	8008dfe <_printf_common+0xae>
 8008e30:	3601      	adds	r6, #1
 8008e32:	e7d9      	b.n	8008de8 <_printf_common+0x98>

08008e34 <_printf_i>:
 8008e34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e38:	7e0f      	ldrb	r7, [r1, #24]
 8008e3a:	4691      	mov	r9, r2
 8008e3c:	2f78      	cmp	r7, #120	; 0x78
 8008e3e:	4680      	mov	r8, r0
 8008e40:	460c      	mov	r4, r1
 8008e42:	469a      	mov	sl, r3
 8008e44:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008e46:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008e4a:	d807      	bhi.n	8008e5c <_printf_i+0x28>
 8008e4c:	2f62      	cmp	r7, #98	; 0x62
 8008e4e:	d80a      	bhi.n	8008e66 <_printf_i+0x32>
 8008e50:	2f00      	cmp	r7, #0
 8008e52:	f000 80d5 	beq.w	8009000 <_printf_i+0x1cc>
 8008e56:	2f58      	cmp	r7, #88	; 0x58
 8008e58:	f000 80c1 	beq.w	8008fde <_printf_i+0x1aa>
 8008e5c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008e60:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008e64:	e03a      	b.n	8008edc <_printf_i+0xa8>
 8008e66:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008e6a:	2b15      	cmp	r3, #21
 8008e6c:	d8f6      	bhi.n	8008e5c <_printf_i+0x28>
 8008e6e:	a101      	add	r1, pc, #4	; (adr r1, 8008e74 <_printf_i+0x40>)
 8008e70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008e74:	08008ecd 	.word	0x08008ecd
 8008e78:	08008ee1 	.word	0x08008ee1
 8008e7c:	08008e5d 	.word	0x08008e5d
 8008e80:	08008e5d 	.word	0x08008e5d
 8008e84:	08008e5d 	.word	0x08008e5d
 8008e88:	08008e5d 	.word	0x08008e5d
 8008e8c:	08008ee1 	.word	0x08008ee1
 8008e90:	08008e5d 	.word	0x08008e5d
 8008e94:	08008e5d 	.word	0x08008e5d
 8008e98:	08008e5d 	.word	0x08008e5d
 8008e9c:	08008e5d 	.word	0x08008e5d
 8008ea0:	08008fe7 	.word	0x08008fe7
 8008ea4:	08008f0d 	.word	0x08008f0d
 8008ea8:	08008fa1 	.word	0x08008fa1
 8008eac:	08008e5d 	.word	0x08008e5d
 8008eb0:	08008e5d 	.word	0x08008e5d
 8008eb4:	08009009 	.word	0x08009009
 8008eb8:	08008e5d 	.word	0x08008e5d
 8008ebc:	08008f0d 	.word	0x08008f0d
 8008ec0:	08008e5d 	.word	0x08008e5d
 8008ec4:	08008e5d 	.word	0x08008e5d
 8008ec8:	08008fa9 	.word	0x08008fa9
 8008ecc:	682b      	ldr	r3, [r5, #0]
 8008ece:	1d1a      	adds	r2, r3, #4
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	602a      	str	r2, [r5, #0]
 8008ed4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008ed8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008edc:	2301      	movs	r3, #1
 8008ede:	e0a0      	b.n	8009022 <_printf_i+0x1ee>
 8008ee0:	6820      	ldr	r0, [r4, #0]
 8008ee2:	682b      	ldr	r3, [r5, #0]
 8008ee4:	0607      	lsls	r7, r0, #24
 8008ee6:	f103 0104 	add.w	r1, r3, #4
 8008eea:	6029      	str	r1, [r5, #0]
 8008eec:	d501      	bpl.n	8008ef2 <_printf_i+0xbe>
 8008eee:	681e      	ldr	r6, [r3, #0]
 8008ef0:	e003      	b.n	8008efa <_printf_i+0xc6>
 8008ef2:	0646      	lsls	r6, r0, #25
 8008ef4:	d5fb      	bpl.n	8008eee <_printf_i+0xba>
 8008ef6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008efa:	2e00      	cmp	r6, #0
 8008efc:	da03      	bge.n	8008f06 <_printf_i+0xd2>
 8008efe:	232d      	movs	r3, #45	; 0x2d
 8008f00:	4276      	negs	r6, r6
 8008f02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f06:	230a      	movs	r3, #10
 8008f08:	4859      	ldr	r0, [pc, #356]	; (8009070 <_printf_i+0x23c>)
 8008f0a:	e012      	b.n	8008f32 <_printf_i+0xfe>
 8008f0c:	682b      	ldr	r3, [r5, #0]
 8008f0e:	6820      	ldr	r0, [r4, #0]
 8008f10:	1d19      	adds	r1, r3, #4
 8008f12:	6029      	str	r1, [r5, #0]
 8008f14:	0605      	lsls	r5, r0, #24
 8008f16:	d501      	bpl.n	8008f1c <_printf_i+0xe8>
 8008f18:	681e      	ldr	r6, [r3, #0]
 8008f1a:	e002      	b.n	8008f22 <_printf_i+0xee>
 8008f1c:	0641      	lsls	r1, r0, #25
 8008f1e:	d5fb      	bpl.n	8008f18 <_printf_i+0xe4>
 8008f20:	881e      	ldrh	r6, [r3, #0]
 8008f22:	2f6f      	cmp	r7, #111	; 0x6f
 8008f24:	bf0c      	ite	eq
 8008f26:	2308      	moveq	r3, #8
 8008f28:	230a      	movne	r3, #10
 8008f2a:	4851      	ldr	r0, [pc, #324]	; (8009070 <_printf_i+0x23c>)
 8008f2c:	2100      	movs	r1, #0
 8008f2e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008f32:	6865      	ldr	r5, [r4, #4]
 8008f34:	2d00      	cmp	r5, #0
 8008f36:	bfa8      	it	ge
 8008f38:	6821      	ldrge	r1, [r4, #0]
 8008f3a:	60a5      	str	r5, [r4, #8]
 8008f3c:	bfa4      	itt	ge
 8008f3e:	f021 0104 	bicge.w	r1, r1, #4
 8008f42:	6021      	strge	r1, [r4, #0]
 8008f44:	b90e      	cbnz	r6, 8008f4a <_printf_i+0x116>
 8008f46:	2d00      	cmp	r5, #0
 8008f48:	d04b      	beq.n	8008fe2 <_printf_i+0x1ae>
 8008f4a:	4615      	mov	r5, r2
 8008f4c:	fbb6 f1f3 	udiv	r1, r6, r3
 8008f50:	fb03 6711 	mls	r7, r3, r1, r6
 8008f54:	5dc7      	ldrb	r7, [r0, r7]
 8008f56:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008f5a:	4637      	mov	r7, r6
 8008f5c:	42bb      	cmp	r3, r7
 8008f5e:	460e      	mov	r6, r1
 8008f60:	d9f4      	bls.n	8008f4c <_printf_i+0x118>
 8008f62:	2b08      	cmp	r3, #8
 8008f64:	d10b      	bne.n	8008f7e <_printf_i+0x14a>
 8008f66:	6823      	ldr	r3, [r4, #0]
 8008f68:	07de      	lsls	r6, r3, #31
 8008f6a:	d508      	bpl.n	8008f7e <_printf_i+0x14a>
 8008f6c:	6923      	ldr	r3, [r4, #16]
 8008f6e:	6861      	ldr	r1, [r4, #4]
 8008f70:	4299      	cmp	r1, r3
 8008f72:	bfde      	ittt	le
 8008f74:	2330      	movle	r3, #48	; 0x30
 8008f76:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008f7a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008f7e:	1b52      	subs	r2, r2, r5
 8008f80:	6122      	str	r2, [r4, #16]
 8008f82:	464b      	mov	r3, r9
 8008f84:	4621      	mov	r1, r4
 8008f86:	4640      	mov	r0, r8
 8008f88:	f8cd a000 	str.w	sl, [sp]
 8008f8c:	aa03      	add	r2, sp, #12
 8008f8e:	f7ff fedf 	bl	8008d50 <_printf_common>
 8008f92:	3001      	adds	r0, #1
 8008f94:	d14a      	bne.n	800902c <_printf_i+0x1f8>
 8008f96:	f04f 30ff 	mov.w	r0, #4294967295
 8008f9a:	b004      	add	sp, #16
 8008f9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fa0:	6823      	ldr	r3, [r4, #0]
 8008fa2:	f043 0320 	orr.w	r3, r3, #32
 8008fa6:	6023      	str	r3, [r4, #0]
 8008fa8:	2778      	movs	r7, #120	; 0x78
 8008faa:	4832      	ldr	r0, [pc, #200]	; (8009074 <_printf_i+0x240>)
 8008fac:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008fb0:	6823      	ldr	r3, [r4, #0]
 8008fb2:	6829      	ldr	r1, [r5, #0]
 8008fb4:	061f      	lsls	r7, r3, #24
 8008fb6:	f851 6b04 	ldr.w	r6, [r1], #4
 8008fba:	d402      	bmi.n	8008fc2 <_printf_i+0x18e>
 8008fbc:	065f      	lsls	r7, r3, #25
 8008fbe:	bf48      	it	mi
 8008fc0:	b2b6      	uxthmi	r6, r6
 8008fc2:	07df      	lsls	r7, r3, #31
 8008fc4:	bf48      	it	mi
 8008fc6:	f043 0320 	orrmi.w	r3, r3, #32
 8008fca:	6029      	str	r1, [r5, #0]
 8008fcc:	bf48      	it	mi
 8008fce:	6023      	strmi	r3, [r4, #0]
 8008fd0:	b91e      	cbnz	r6, 8008fda <_printf_i+0x1a6>
 8008fd2:	6823      	ldr	r3, [r4, #0]
 8008fd4:	f023 0320 	bic.w	r3, r3, #32
 8008fd8:	6023      	str	r3, [r4, #0]
 8008fda:	2310      	movs	r3, #16
 8008fdc:	e7a6      	b.n	8008f2c <_printf_i+0xf8>
 8008fde:	4824      	ldr	r0, [pc, #144]	; (8009070 <_printf_i+0x23c>)
 8008fe0:	e7e4      	b.n	8008fac <_printf_i+0x178>
 8008fe2:	4615      	mov	r5, r2
 8008fe4:	e7bd      	b.n	8008f62 <_printf_i+0x12e>
 8008fe6:	682b      	ldr	r3, [r5, #0]
 8008fe8:	6826      	ldr	r6, [r4, #0]
 8008fea:	1d18      	adds	r0, r3, #4
 8008fec:	6961      	ldr	r1, [r4, #20]
 8008fee:	6028      	str	r0, [r5, #0]
 8008ff0:	0635      	lsls	r5, r6, #24
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	d501      	bpl.n	8008ffa <_printf_i+0x1c6>
 8008ff6:	6019      	str	r1, [r3, #0]
 8008ff8:	e002      	b.n	8009000 <_printf_i+0x1cc>
 8008ffa:	0670      	lsls	r0, r6, #25
 8008ffc:	d5fb      	bpl.n	8008ff6 <_printf_i+0x1c2>
 8008ffe:	8019      	strh	r1, [r3, #0]
 8009000:	2300      	movs	r3, #0
 8009002:	4615      	mov	r5, r2
 8009004:	6123      	str	r3, [r4, #16]
 8009006:	e7bc      	b.n	8008f82 <_printf_i+0x14e>
 8009008:	682b      	ldr	r3, [r5, #0]
 800900a:	2100      	movs	r1, #0
 800900c:	1d1a      	adds	r2, r3, #4
 800900e:	602a      	str	r2, [r5, #0]
 8009010:	681d      	ldr	r5, [r3, #0]
 8009012:	6862      	ldr	r2, [r4, #4]
 8009014:	4628      	mov	r0, r5
 8009016:	f000 f859 	bl	80090cc <memchr>
 800901a:	b108      	cbz	r0, 8009020 <_printf_i+0x1ec>
 800901c:	1b40      	subs	r0, r0, r5
 800901e:	6060      	str	r0, [r4, #4]
 8009020:	6863      	ldr	r3, [r4, #4]
 8009022:	6123      	str	r3, [r4, #16]
 8009024:	2300      	movs	r3, #0
 8009026:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800902a:	e7aa      	b.n	8008f82 <_printf_i+0x14e>
 800902c:	462a      	mov	r2, r5
 800902e:	4649      	mov	r1, r9
 8009030:	4640      	mov	r0, r8
 8009032:	6923      	ldr	r3, [r4, #16]
 8009034:	47d0      	blx	sl
 8009036:	3001      	adds	r0, #1
 8009038:	d0ad      	beq.n	8008f96 <_printf_i+0x162>
 800903a:	6823      	ldr	r3, [r4, #0]
 800903c:	079b      	lsls	r3, r3, #30
 800903e:	d413      	bmi.n	8009068 <_printf_i+0x234>
 8009040:	68e0      	ldr	r0, [r4, #12]
 8009042:	9b03      	ldr	r3, [sp, #12]
 8009044:	4298      	cmp	r0, r3
 8009046:	bfb8      	it	lt
 8009048:	4618      	movlt	r0, r3
 800904a:	e7a6      	b.n	8008f9a <_printf_i+0x166>
 800904c:	2301      	movs	r3, #1
 800904e:	4632      	mov	r2, r6
 8009050:	4649      	mov	r1, r9
 8009052:	4640      	mov	r0, r8
 8009054:	47d0      	blx	sl
 8009056:	3001      	adds	r0, #1
 8009058:	d09d      	beq.n	8008f96 <_printf_i+0x162>
 800905a:	3501      	adds	r5, #1
 800905c:	68e3      	ldr	r3, [r4, #12]
 800905e:	9903      	ldr	r1, [sp, #12]
 8009060:	1a5b      	subs	r3, r3, r1
 8009062:	42ab      	cmp	r3, r5
 8009064:	dcf2      	bgt.n	800904c <_printf_i+0x218>
 8009066:	e7eb      	b.n	8009040 <_printf_i+0x20c>
 8009068:	2500      	movs	r5, #0
 800906a:	f104 0619 	add.w	r6, r4, #25
 800906e:	e7f5      	b.n	800905c <_printf_i+0x228>
 8009070:	08009b63 	.word	0x08009b63
 8009074:	08009b74 	.word	0x08009b74

08009078 <memmove>:
 8009078:	4288      	cmp	r0, r1
 800907a:	b510      	push	{r4, lr}
 800907c:	eb01 0402 	add.w	r4, r1, r2
 8009080:	d902      	bls.n	8009088 <memmove+0x10>
 8009082:	4284      	cmp	r4, r0
 8009084:	4623      	mov	r3, r4
 8009086:	d807      	bhi.n	8009098 <memmove+0x20>
 8009088:	1e43      	subs	r3, r0, #1
 800908a:	42a1      	cmp	r1, r4
 800908c:	d008      	beq.n	80090a0 <memmove+0x28>
 800908e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009092:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009096:	e7f8      	b.n	800908a <memmove+0x12>
 8009098:	4601      	mov	r1, r0
 800909a:	4402      	add	r2, r0
 800909c:	428a      	cmp	r2, r1
 800909e:	d100      	bne.n	80090a2 <memmove+0x2a>
 80090a0:	bd10      	pop	{r4, pc}
 80090a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80090a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80090aa:	e7f7      	b.n	800909c <memmove+0x24>

080090ac <_sbrk_r>:
 80090ac:	b538      	push	{r3, r4, r5, lr}
 80090ae:	2300      	movs	r3, #0
 80090b0:	4d05      	ldr	r5, [pc, #20]	; (80090c8 <_sbrk_r+0x1c>)
 80090b2:	4604      	mov	r4, r0
 80090b4:	4608      	mov	r0, r1
 80090b6:	602b      	str	r3, [r5, #0]
 80090b8:	f7fb fd9e 	bl	8004bf8 <_sbrk>
 80090bc:	1c43      	adds	r3, r0, #1
 80090be:	d102      	bne.n	80090c6 <_sbrk_r+0x1a>
 80090c0:	682b      	ldr	r3, [r5, #0]
 80090c2:	b103      	cbz	r3, 80090c6 <_sbrk_r+0x1a>
 80090c4:	6023      	str	r3, [r4, #0]
 80090c6:	bd38      	pop	{r3, r4, r5, pc}
 80090c8:	2000071c 	.word	0x2000071c

080090cc <memchr>:
 80090cc:	4603      	mov	r3, r0
 80090ce:	b510      	push	{r4, lr}
 80090d0:	b2c9      	uxtb	r1, r1
 80090d2:	4402      	add	r2, r0
 80090d4:	4293      	cmp	r3, r2
 80090d6:	4618      	mov	r0, r3
 80090d8:	d101      	bne.n	80090de <memchr+0x12>
 80090da:	2000      	movs	r0, #0
 80090dc:	e003      	b.n	80090e6 <memchr+0x1a>
 80090de:	7804      	ldrb	r4, [r0, #0]
 80090e0:	3301      	adds	r3, #1
 80090e2:	428c      	cmp	r4, r1
 80090e4:	d1f6      	bne.n	80090d4 <memchr+0x8>
 80090e6:	bd10      	pop	{r4, pc}

080090e8 <memcpy>:
 80090e8:	440a      	add	r2, r1
 80090ea:	4291      	cmp	r1, r2
 80090ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80090f0:	d100      	bne.n	80090f4 <memcpy+0xc>
 80090f2:	4770      	bx	lr
 80090f4:	b510      	push	{r4, lr}
 80090f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090fa:	4291      	cmp	r1, r2
 80090fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009100:	d1f9      	bne.n	80090f6 <memcpy+0xe>
 8009102:	bd10      	pop	{r4, pc}

08009104 <_realloc_r>:
 8009104:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009108:	4680      	mov	r8, r0
 800910a:	4614      	mov	r4, r2
 800910c:	460e      	mov	r6, r1
 800910e:	b921      	cbnz	r1, 800911a <_realloc_r+0x16>
 8009110:	4611      	mov	r1, r2
 8009112:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009116:	f7ff bc37 	b.w	8008988 <_malloc_r>
 800911a:	b92a      	cbnz	r2, 8009128 <_realloc_r+0x24>
 800911c:	f7ff fbcc 	bl	80088b8 <_free_r>
 8009120:	4625      	mov	r5, r4
 8009122:	4628      	mov	r0, r5
 8009124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009128:	f000 f81b 	bl	8009162 <_malloc_usable_size_r>
 800912c:	4284      	cmp	r4, r0
 800912e:	4607      	mov	r7, r0
 8009130:	d802      	bhi.n	8009138 <_realloc_r+0x34>
 8009132:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009136:	d812      	bhi.n	800915e <_realloc_r+0x5a>
 8009138:	4621      	mov	r1, r4
 800913a:	4640      	mov	r0, r8
 800913c:	f7ff fc24 	bl	8008988 <_malloc_r>
 8009140:	4605      	mov	r5, r0
 8009142:	2800      	cmp	r0, #0
 8009144:	d0ed      	beq.n	8009122 <_realloc_r+0x1e>
 8009146:	42bc      	cmp	r4, r7
 8009148:	4622      	mov	r2, r4
 800914a:	4631      	mov	r1, r6
 800914c:	bf28      	it	cs
 800914e:	463a      	movcs	r2, r7
 8009150:	f7ff ffca 	bl	80090e8 <memcpy>
 8009154:	4631      	mov	r1, r6
 8009156:	4640      	mov	r0, r8
 8009158:	f7ff fbae 	bl	80088b8 <_free_r>
 800915c:	e7e1      	b.n	8009122 <_realloc_r+0x1e>
 800915e:	4635      	mov	r5, r6
 8009160:	e7df      	b.n	8009122 <_realloc_r+0x1e>

08009162 <_malloc_usable_size_r>:
 8009162:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009166:	1f18      	subs	r0, r3, #4
 8009168:	2b00      	cmp	r3, #0
 800916a:	bfbc      	itt	lt
 800916c:	580b      	ldrlt	r3, [r1, r0]
 800916e:	18c0      	addlt	r0, r0, r3
 8009170:	4770      	bx	lr

08009172 <atan2>:
 8009172:	f000 ba8d 	b.w	8009690 <__ieee754_atan2>

08009176 <sqrt>:
 8009176:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009178:	4606      	mov	r6, r0
 800917a:	460f      	mov	r7, r1
 800917c:	f000 f9ae 	bl	80094dc <__ieee754_sqrt>
 8009180:	4632      	mov	r2, r6
 8009182:	4604      	mov	r4, r0
 8009184:	460d      	mov	r5, r1
 8009186:	463b      	mov	r3, r7
 8009188:	4630      	mov	r0, r6
 800918a:	4639      	mov	r1, r7
 800918c:	f7f7 fc3e 	bl	8000a0c <__aeabi_dcmpun>
 8009190:	b990      	cbnz	r0, 80091b8 <sqrt+0x42>
 8009192:	2200      	movs	r2, #0
 8009194:	2300      	movs	r3, #0
 8009196:	4630      	mov	r0, r6
 8009198:	4639      	mov	r1, r7
 800919a:	f7f7 fc0f 	bl	80009bc <__aeabi_dcmplt>
 800919e:	b158      	cbz	r0, 80091b8 <sqrt+0x42>
 80091a0:	f7ff fb5e 	bl	8008860 <__errno>
 80091a4:	2321      	movs	r3, #33	; 0x21
 80091a6:	2200      	movs	r2, #0
 80091a8:	6003      	str	r3, [r0, #0]
 80091aa:	2300      	movs	r3, #0
 80091ac:	4610      	mov	r0, r2
 80091ae:	4619      	mov	r1, r3
 80091b0:	f7f7 fabc 	bl	800072c <__aeabi_ddiv>
 80091b4:	4604      	mov	r4, r0
 80091b6:	460d      	mov	r5, r1
 80091b8:	4620      	mov	r0, r4
 80091ba:	4629      	mov	r1, r5
 80091bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080091c0 <atan>:
 80091c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091c4:	4bb6      	ldr	r3, [pc, #728]	; (80094a0 <atan+0x2e0>)
 80091c6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80091ca:	429e      	cmp	r6, r3
 80091cc:	4604      	mov	r4, r0
 80091ce:	460d      	mov	r5, r1
 80091d0:	468b      	mov	fp, r1
 80091d2:	dd17      	ble.n	8009204 <atan+0x44>
 80091d4:	4bb3      	ldr	r3, [pc, #716]	; (80094a4 <atan+0x2e4>)
 80091d6:	429e      	cmp	r6, r3
 80091d8:	dc01      	bgt.n	80091de <atan+0x1e>
 80091da:	d109      	bne.n	80091f0 <atan+0x30>
 80091dc:	b140      	cbz	r0, 80091f0 <atan+0x30>
 80091de:	4622      	mov	r2, r4
 80091e0:	462b      	mov	r3, r5
 80091e2:	4620      	mov	r0, r4
 80091e4:	4629      	mov	r1, r5
 80091e6:	f7f6 ffc1 	bl	800016c <__adddf3>
 80091ea:	4604      	mov	r4, r0
 80091ec:	460d      	mov	r5, r1
 80091ee:	e005      	b.n	80091fc <atan+0x3c>
 80091f0:	f1bb 0f00 	cmp.w	fp, #0
 80091f4:	4cac      	ldr	r4, [pc, #688]	; (80094a8 <atan+0x2e8>)
 80091f6:	f300 8121 	bgt.w	800943c <atan+0x27c>
 80091fa:	4dac      	ldr	r5, [pc, #688]	; (80094ac <atan+0x2ec>)
 80091fc:	4620      	mov	r0, r4
 80091fe:	4629      	mov	r1, r5
 8009200:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009204:	4baa      	ldr	r3, [pc, #680]	; (80094b0 <atan+0x2f0>)
 8009206:	429e      	cmp	r6, r3
 8009208:	dc11      	bgt.n	800922e <atan+0x6e>
 800920a:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800920e:	429e      	cmp	r6, r3
 8009210:	dc0a      	bgt.n	8009228 <atan+0x68>
 8009212:	a38b      	add	r3, pc, #556	; (adr r3, 8009440 <atan+0x280>)
 8009214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009218:	f7f6 ffa8 	bl	800016c <__adddf3>
 800921c:	2200      	movs	r2, #0
 800921e:	4ba5      	ldr	r3, [pc, #660]	; (80094b4 <atan+0x2f4>)
 8009220:	f7f7 fbea 	bl	80009f8 <__aeabi_dcmpgt>
 8009224:	2800      	cmp	r0, #0
 8009226:	d1e9      	bne.n	80091fc <atan+0x3c>
 8009228:	f04f 3aff 	mov.w	sl, #4294967295
 800922c:	e027      	b.n	800927e <atan+0xbe>
 800922e:	f000 f951 	bl	80094d4 <fabs>
 8009232:	4ba1      	ldr	r3, [pc, #644]	; (80094b8 <atan+0x2f8>)
 8009234:	4604      	mov	r4, r0
 8009236:	429e      	cmp	r6, r3
 8009238:	460d      	mov	r5, r1
 800923a:	f300 80b8 	bgt.w	80093ae <atan+0x1ee>
 800923e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8009242:	429e      	cmp	r6, r3
 8009244:	f300 809c 	bgt.w	8009380 <atan+0x1c0>
 8009248:	4602      	mov	r2, r0
 800924a:	460b      	mov	r3, r1
 800924c:	f7f6 ff8e 	bl	800016c <__adddf3>
 8009250:	2200      	movs	r2, #0
 8009252:	4b98      	ldr	r3, [pc, #608]	; (80094b4 <atan+0x2f4>)
 8009254:	f7f6 ff88 	bl	8000168 <__aeabi_dsub>
 8009258:	2200      	movs	r2, #0
 800925a:	4606      	mov	r6, r0
 800925c:	460f      	mov	r7, r1
 800925e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009262:	4620      	mov	r0, r4
 8009264:	4629      	mov	r1, r5
 8009266:	f7f6 ff81 	bl	800016c <__adddf3>
 800926a:	4602      	mov	r2, r0
 800926c:	460b      	mov	r3, r1
 800926e:	4630      	mov	r0, r6
 8009270:	4639      	mov	r1, r7
 8009272:	f7f7 fa5b 	bl	800072c <__aeabi_ddiv>
 8009276:	f04f 0a00 	mov.w	sl, #0
 800927a:	4604      	mov	r4, r0
 800927c:	460d      	mov	r5, r1
 800927e:	4622      	mov	r2, r4
 8009280:	462b      	mov	r3, r5
 8009282:	4620      	mov	r0, r4
 8009284:	4629      	mov	r1, r5
 8009286:	f7f7 f927 	bl	80004d8 <__aeabi_dmul>
 800928a:	4602      	mov	r2, r0
 800928c:	460b      	mov	r3, r1
 800928e:	4680      	mov	r8, r0
 8009290:	4689      	mov	r9, r1
 8009292:	f7f7 f921 	bl	80004d8 <__aeabi_dmul>
 8009296:	a36c      	add	r3, pc, #432	; (adr r3, 8009448 <atan+0x288>)
 8009298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800929c:	4606      	mov	r6, r0
 800929e:	460f      	mov	r7, r1
 80092a0:	f7f7 f91a 	bl	80004d8 <__aeabi_dmul>
 80092a4:	a36a      	add	r3, pc, #424	; (adr r3, 8009450 <atan+0x290>)
 80092a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092aa:	f7f6 ff5f 	bl	800016c <__adddf3>
 80092ae:	4632      	mov	r2, r6
 80092b0:	463b      	mov	r3, r7
 80092b2:	f7f7 f911 	bl	80004d8 <__aeabi_dmul>
 80092b6:	a368      	add	r3, pc, #416	; (adr r3, 8009458 <atan+0x298>)
 80092b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092bc:	f7f6 ff56 	bl	800016c <__adddf3>
 80092c0:	4632      	mov	r2, r6
 80092c2:	463b      	mov	r3, r7
 80092c4:	f7f7 f908 	bl	80004d8 <__aeabi_dmul>
 80092c8:	a365      	add	r3, pc, #404	; (adr r3, 8009460 <atan+0x2a0>)
 80092ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092ce:	f7f6 ff4d 	bl	800016c <__adddf3>
 80092d2:	4632      	mov	r2, r6
 80092d4:	463b      	mov	r3, r7
 80092d6:	f7f7 f8ff 	bl	80004d8 <__aeabi_dmul>
 80092da:	a363      	add	r3, pc, #396	; (adr r3, 8009468 <atan+0x2a8>)
 80092dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092e0:	f7f6 ff44 	bl	800016c <__adddf3>
 80092e4:	4632      	mov	r2, r6
 80092e6:	463b      	mov	r3, r7
 80092e8:	f7f7 f8f6 	bl	80004d8 <__aeabi_dmul>
 80092ec:	a360      	add	r3, pc, #384	; (adr r3, 8009470 <atan+0x2b0>)
 80092ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092f2:	f7f6 ff3b 	bl	800016c <__adddf3>
 80092f6:	4642      	mov	r2, r8
 80092f8:	464b      	mov	r3, r9
 80092fa:	f7f7 f8ed 	bl	80004d8 <__aeabi_dmul>
 80092fe:	a35e      	add	r3, pc, #376	; (adr r3, 8009478 <atan+0x2b8>)
 8009300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009304:	4680      	mov	r8, r0
 8009306:	4689      	mov	r9, r1
 8009308:	4630      	mov	r0, r6
 800930a:	4639      	mov	r1, r7
 800930c:	f7f7 f8e4 	bl	80004d8 <__aeabi_dmul>
 8009310:	a35b      	add	r3, pc, #364	; (adr r3, 8009480 <atan+0x2c0>)
 8009312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009316:	f7f6 ff27 	bl	8000168 <__aeabi_dsub>
 800931a:	4632      	mov	r2, r6
 800931c:	463b      	mov	r3, r7
 800931e:	f7f7 f8db 	bl	80004d8 <__aeabi_dmul>
 8009322:	a359      	add	r3, pc, #356	; (adr r3, 8009488 <atan+0x2c8>)
 8009324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009328:	f7f6 ff1e 	bl	8000168 <__aeabi_dsub>
 800932c:	4632      	mov	r2, r6
 800932e:	463b      	mov	r3, r7
 8009330:	f7f7 f8d2 	bl	80004d8 <__aeabi_dmul>
 8009334:	a356      	add	r3, pc, #344	; (adr r3, 8009490 <atan+0x2d0>)
 8009336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800933a:	f7f6 ff15 	bl	8000168 <__aeabi_dsub>
 800933e:	4632      	mov	r2, r6
 8009340:	463b      	mov	r3, r7
 8009342:	f7f7 f8c9 	bl	80004d8 <__aeabi_dmul>
 8009346:	a354      	add	r3, pc, #336	; (adr r3, 8009498 <atan+0x2d8>)
 8009348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800934c:	f7f6 ff0c 	bl	8000168 <__aeabi_dsub>
 8009350:	4632      	mov	r2, r6
 8009352:	463b      	mov	r3, r7
 8009354:	f7f7 f8c0 	bl	80004d8 <__aeabi_dmul>
 8009358:	4602      	mov	r2, r0
 800935a:	460b      	mov	r3, r1
 800935c:	4640      	mov	r0, r8
 800935e:	4649      	mov	r1, r9
 8009360:	f7f6 ff04 	bl	800016c <__adddf3>
 8009364:	4622      	mov	r2, r4
 8009366:	462b      	mov	r3, r5
 8009368:	f7f7 f8b6 	bl	80004d8 <__aeabi_dmul>
 800936c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8009370:	4602      	mov	r2, r0
 8009372:	460b      	mov	r3, r1
 8009374:	d144      	bne.n	8009400 <atan+0x240>
 8009376:	4620      	mov	r0, r4
 8009378:	4629      	mov	r1, r5
 800937a:	f7f6 fef5 	bl	8000168 <__aeabi_dsub>
 800937e:	e734      	b.n	80091ea <atan+0x2a>
 8009380:	2200      	movs	r2, #0
 8009382:	4b4c      	ldr	r3, [pc, #304]	; (80094b4 <atan+0x2f4>)
 8009384:	f7f6 fef0 	bl	8000168 <__aeabi_dsub>
 8009388:	2200      	movs	r2, #0
 800938a:	4606      	mov	r6, r0
 800938c:	460f      	mov	r7, r1
 800938e:	4620      	mov	r0, r4
 8009390:	4629      	mov	r1, r5
 8009392:	4b48      	ldr	r3, [pc, #288]	; (80094b4 <atan+0x2f4>)
 8009394:	f7f6 feea 	bl	800016c <__adddf3>
 8009398:	4602      	mov	r2, r0
 800939a:	460b      	mov	r3, r1
 800939c:	4630      	mov	r0, r6
 800939e:	4639      	mov	r1, r7
 80093a0:	f7f7 f9c4 	bl	800072c <__aeabi_ddiv>
 80093a4:	f04f 0a01 	mov.w	sl, #1
 80093a8:	4604      	mov	r4, r0
 80093aa:	460d      	mov	r5, r1
 80093ac:	e767      	b.n	800927e <atan+0xbe>
 80093ae:	4b43      	ldr	r3, [pc, #268]	; (80094bc <atan+0x2fc>)
 80093b0:	429e      	cmp	r6, r3
 80093b2:	da1a      	bge.n	80093ea <atan+0x22a>
 80093b4:	2200      	movs	r2, #0
 80093b6:	4b42      	ldr	r3, [pc, #264]	; (80094c0 <atan+0x300>)
 80093b8:	f7f6 fed6 	bl	8000168 <__aeabi_dsub>
 80093bc:	2200      	movs	r2, #0
 80093be:	4606      	mov	r6, r0
 80093c0:	460f      	mov	r7, r1
 80093c2:	4620      	mov	r0, r4
 80093c4:	4629      	mov	r1, r5
 80093c6:	4b3e      	ldr	r3, [pc, #248]	; (80094c0 <atan+0x300>)
 80093c8:	f7f7 f886 	bl	80004d8 <__aeabi_dmul>
 80093cc:	2200      	movs	r2, #0
 80093ce:	4b39      	ldr	r3, [pc, #228]	; (80094b4 <atan+0x2f4>)
 80093d0:	f7f6 fecc 	bl	800016c <__adddf3>
 80093d4:	4602      	mov	r2, r0
 80093d6:	460b      	mov	r3, r1
 80093d8:	4630      	mov	r0, r6
 80093da:	4639      	mov	r1, r7
 80093dc:	f7f7 f9a6 	bl	800072c <__aeabi_ddiv>
 80093e0:	f04f 0a02 	mov.w	sl, #2
 80093e4:	4604      	mov	r4, r0
 80093e6:	460d      	mov	r5, r1
 80093e8:	e749      	b.n	800927e <atan+0xbe>
 80093ea:	4602      	mov	r2, r0
 80093ec:	460b      	mov	r3, r1
 80093ee:	2000      	movs	r0, #0
 80093f0:	4934      	ldr	r1, [pc, #208]	; (80094c4 <atan+0x304>)
 80093f2:	f7f7 f99b 	bl	800072c <__aeabi_ddiv>
 80093f6:	f04f 0a03 	mov.w	sl, #3
 80093fa:	4604      	mov	r4, r0
 80093fc:	460d      	mov	r5, r1
 80093fe:	e73e      	b.n	800927e <atan+0xbe>
 8009400:	4b31      	ldr	r3, [pc, #196]	; (80094c8 <atan+0x308>)
 8009402:	4e32      	ldr	r6, [pc, #200]	; (80094cc <atan+0x30c>)
 8009404:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800940c:	f7f6 feac 	bl	8000168 <__aeabi_dsub>
 8009410:	4622      	mov	r2, r4
 8009412:	462b      	mov	r3, r5
 8009414:	f7f6 fea8 	bl	8000168 <__aeabi_dsub>
 8009418:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800941c:	4602      	mov	r2, r0
 800941e:	460b      	mov	r3, r1
 8009420:	e9d6 0100 	ldrd	r0, r1, [r6]
 8009424:	f7f6 fea0 	bl	8000168 <__aeabi_dsub>
 8009428:	f1bb 0f00 	cmp.w	fp, #0
 800942c:	4604      	mov	r4, r0
 800942e:	460d      	mov	r5, r1
 8009430:	f6bf aee4 	bge.w	80091fc <atan+0x3c>
 8009434:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009438:	461d      	mov	r5, r3
 800943a:	e6df      	b.n	80091fc <atan+0x3c>
 800943c:	4d24      	ldr	r5, [pc, #144]	; (80094d0 <atan+0x310>)
 800943e:	e6dd      	b.n	80091fc <atan+0x3c>
 8009440:	8800759c 	.word	0x8800759c
 8009444:	7e37e43c 	.word	0x7e37e43c
 8009448:	e322da11 	.word	0xe322da11
 800944c:	3f90ad3a 	.word	0x3f90ad3a
 8009450:	24760deb 	.word	0x24760deb
 8009454:	3fa97b4b 	.word	0x3fa97b4b
 8009458:	a0d03d51 	.word	0xa0d03d51
 800945c:	3fb10d66 	.word	0x3fb10d66
 8009460:	c54c206e 	.word	0xc54c206e
 8009464:	3fb745cd 	.word	0x3fb745cd
 8009468:	920083ff 	.word	0x920083ff
 800946c:	3fc24924 	.word	0x3fc24924
 8009470:	5555550d 	.word	0x5555550d
 8009474:	3fd55555 	.word	0x3fd55555
 8009478:	2c6a6c2f 	.word	0x2c6a6c2f
 800947c:	bfa2b444 	.word	0xbfa2b444
 8009480:	52defd9a 	.word	0x52defd9a
 8009484:	3fadde2d 	.word	0x3fadde2d
 8009488:	af749a6d 	.word	0xaf749a6d
 800948c:	3fb3b0f2 	.word	0x3fb3b0f2
 8009490:	fe231671 	.word	0xfe231671
 8009494:	3fbc71c6 	.word	0x3fbc71c6
 8009498:	9998ebc4 	.word	0x9998ebc4
 800949c:	3fc99999 	.word	0x3fc99999
 80094a0:	440fffff 	.word	0x440fffff
 80094a4:	7ff00000 	.word	0x7ff00000
 80094a8:	54442d18 	.word	0x54442d18
 80094ac:	bff921fb 	.word	0xbff921fb
 80094b0:	3fdbffff 	.word	0x3fdbffff
 80094b4:	3ff00000 	.word	0x3ff00000
 80094b8:	3ff2ffff 	.word	0x3ff2ffff
 80094bc:	40038000 	.word	0x40038000
 80094c0:	3ff80000 	.word	0x3ff80000
 80094c4:	bff00000 	.word	0xbff00000
 80094c8:	08009ba8 	.word	0x08009ba8
 80094cc:	08009b88 	.word	0x08009b88
 80094d0:	3ff921fb 	.word	0x3ff921fb

080094d4 <fabs>:
 80094d4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80094d8:	4619      	mov	r1, r3
 80094da:	4770      	bx	lr

080094dc <__ieee754_sqrt>:
 80094dc:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 8009680 <__ieee754_sqrt+0x1a4>
 80094e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094e4:	ea3c 0c01 	bics.w	ip, ip, r1
 80094e8:	460b      	mov	r3, r1
 80094ea:	4606      	mov	r6, r0
 80094ec:	460d      	mov	r5, r1
 80094ee:	460a      	mov	r2, r1
 80094f0:	4604      	mov	r4, r0
 80094f2:	d10e      	bne.n	8009512 <__ieee754_sqrt+0x36>
 80094f4:	4602      	mov	r2, r0
 80094f6:	f7f6 ffef 	bl	80004d8 <__aeabi_dmul>
 80094fa:	4602      	mov	r2, r0
 80094fc:	460b      	mov	r3, r1
 80094fe:	4630      	mov	r0, r6
 8009500:	4629      	mov	r1, r5
 8009502:	f7f6 fe33 	bl	800016c <__adddf3>
 8009506:	4606      	mov	r6, r0
 8009508:	460d      	mov	r5, r1
 800950a:	4630      	mov	r0, r6
 800950c:	4629      	mov	r1, r5
 800950e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009512:	2900      	cmp	r1, #0
 8009514:	dc0d      	bgt.n	8009532 <__ieee754_sqrt+0x56>
 8009516:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800951a:	ea5c 0c00 	orrs.w	ip, ip, r0
 800951e:	d0f4      	beq.n	800950a <__ieee754_sqrt+0x2e>
 8009520:	b139      	cbz	r1, 8009532 <__ieee754_sqrt+0x56>
 8009522:	4602      	mov	r2, r0
 8009524:	f7f6 fe20 	bl	8000168 <__aeabi_dsub>
 8009528:	4602      	mov	r2, r0
 800952a:	460b      	mov	r3, r1
 800952c:	f7f7 f8fe 	bl	800072c <__aeabi_ddiv>
 8009530:	e7e9      	b.n	8009506 <__ieee754_sqrt+0x2a>
 8009532:	1512      	asrs	r2, r2, #20
 8009534:	f000 8089 	beq.w	800964a <__ieee754_sqrt+0x16e>
 8009538:	2500      	movs	r5, #0
 800953a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800953e:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8009542:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009546:	07d2      	lsls	r2, r2, #31
 8009548:	bf5c      	itt	pl
 800954a:	005b      	lslpl	r3, r3, #1
 800954c:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 8009550:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009554:	bf58      	it	pl
 8009556:	0064      	lslpl	r4, r4, #1
 8009558:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800955c:	0062      	lsls	r2, r4, #1
 800955e:	2016      	movs	r0, #22
 8009560:	4629      	mov	r1, r5
 8009562:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
 8009566:	1076      	asrs	r6, r6, #1
 8009568:	190f      	adds	r7, r1, r4
 800956a:	429f      	cmp	r7, r3
 800956c:	bfde      	ittt	le
 800956e:	1bdb      	suble	r3, r3, r7
 8009570:	1939      	addle	r1, r7, r4
 8009572:	192d      	addle	r5, r5, r4
 8009574:	005b      	lsls	r3, r3, #1
 8009576:	3801      	subs	r0, #1
 8009578:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800957c:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8009580:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8009584:	d1f0      	bne.n	8009568 <__ieee754_sqrt+0x8c>
 8009586:	4604      	mov	r4, r0
 8009588:	2720      	movs	r7, #32
 800958a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800958e:	428b      	cmp	r3, r1
 8009590:	eb0c 0e00 	add.w	lr, ip, r0
 8009594:	dc02      	bgt.n	800959c <__ieee754_sqrt+0xc0>
 8009596:	d113      	bne.n	80095c0 <__ieee754_sqrt+0xe4>
 8009598:	4596      	cmp	lr, r2
 800959a:	d811      	bhi.n	80095c0 <__ieee754_sqrt+0xe4>
 800959c:	f1be 0f00 	cmp.w	lr, #0
 80095a0:	eb0e 000c 	add.w	r0, lr, ip
 80095a4:	da56      	bge.n	8009654 <__ieee754_sqrt+0x178>
 80095a6:	2800      	cmp	r0, #0
 80095a8:	db54      	blt.n	8009654 <__ieee754_sqrt+0x178>
 80095aa:	f101 0801 	add.w	r8, r1, #1
 80095ae:	1a5b      	subs	r3, r3, r1
 80095b0:	4641      	mov	r1, r8
 80095b2:	4596      	cmp	lr, r2
 80095b4:	bf88      	it	hi
 80095b6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80095ba:	eba2 020e 	sub.w	r2, r2, lr
 80095be:	4464      	add	r4, ip
 80095c0:	005b      	lsls	r3, r3, #1
 80095c2:	3f01      	subs	r7, #1
 80095c4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80095c8:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80095cc:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80095d0:	d1dd      	bne.n	800958e <__ieee754_sqrt+0xb2>
 80095d2:	4313      	orrs	r3, r2
 80095d4:	d01b      	beq.n	800960e <__ieee754_sqrt+0x132>
 80095d6:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8009684 <__ieee754_sqrt+0x1a8>
 80095da:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8009688 <__ieee754_sqrt+0x1ac>
 80095de:	e9da 0100 	ldrd	r0, r1, [sl]
 80095e2:	e9db 2300 	ldrd	r2, r3, [fp]
 80095e6:	f7f6 fdbf 	bl	8000168 <__aeabi_dsub>
 80095ea:	e9da 8900 	ldrd	r8, r9, [sl]
 80095ee:	4602      	mov	r2, r0
 80095f0:	460b      	mov	r3, r1
 80095f2:	4640      	mov	r0, r8
 80095f4:	4649      	mov	r1, r9
 80095f6:	f7f7 f9eb 	bl	80009d0 <__aeabi_dcmple>
 80095fa:	b140      	cbz	r0, 800960e <__ieee754_sqrt+0x132>
 80095fc:	e9da 0100 	ldrd	r0, r1, [sl]
 8009600:	e9db 2300 	ldrd	r2, r3, [fp]
 8009604:	f1b4 3fff 	cmp.w	r4, #4294967295
 8009608:	d126      	bne.n	8009658 <__ieee754_sqrt+0x17c>
 800960a:	463c      	mov	r4, r7
 800960c:	3501      	adds	r5, #1
 800960e:	106b      	asrs	r3, r5, #1
 8009610:	0864      	lsrs	r4, r4, #1
 8009612:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8009616:	07ea      	lsls	r2, r5, #31
 8009618:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800961c:	bf48      	it	mi
 800961e:	f044 4400 	orrmi.w	r4, r4, #2147483648	; 0x80000000
 8009622:	4620      	mov	r0, r4
 8009624:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8009628:	e76d      	b.n	8009506 <__ieee754_sqrt+0x2a>
 800962a:	0ae3      	lsrs	r3, r4, #11
 800962c:	3915      	subs	r1, #21
 800962e:	0564      	lsls	r4, r4, #21
 8009630:	2b00      	cmp	r3, #0
 8009632:	d0fa      	beq.n	800962a <__ieee754_sqrt+0x14e>
 8009634:	02d8      	lsls	r0, r3, #11
 8009636:	d50a      	bpl.n	800964e <__ieee754_sqrt+0x172>
 8009638:	f1c2 0020 	rsb	r0, r2, #32
 800963c:	fa24 f000 	lsr.w	r0, r4, r0
 8009640:	1e55      	subs	r5, r2, #1
 8009642:	4094      	lsls	r4, r2
 8009644:	4303      	orrs	r3, r0
 8009646:	1b4a      	subs	r2, r1, r5
 8009648:	e776      	b.n	8009538 <__ieee754_sqrt+0x5c>
 800964a:	4611      	mov	r1, r2
 800964c:	e7f0      	b.n	8009630 <__ieee754_sqrt+0x154>
 800964e:	005b      	lsls	r3, r3, #1
 8009650:	3201      	adds	r2, #1
 8009652:	e7ef      	b.n	8009634 <__ieee754_sqrt+0x158>
 8009654:	4688      	mov	r8, r1
 8009656:	e7aa      	b.n	80095ae <__ieee754_sqrt+0xd2>
 8009658:	f7f6 fd88 	bl	800016c <__adddf3>
 800965c:	e9da 8900 	ldrd	r8, r9, [sl]
 8009660:	4602      	mov	r2, r0
 8009662:	460b      	mov	r3, r1
 8009664:	4640      	mov	r0, r8
 8009666:	4649      	mov	r1, r9
 8009668:	f7f7 f9a8 	bl	80009bc <__aeabi_dcmplt>
 800966c:	b120      	cbz	r0, 8009678 <__ieee754_sqrt+0x19c>
 800966e:	1ca1      	adds	r1, r4, #2
 8009670:	bf08      	it	eq
 8009672:	3501      	addeq	r5, #1
 8009674:	3402      	adds	r4, #2
 8009676:	e7ca      	b.n	800960e <__ieee754_sqrt+0x132>
 8009678:	3401      	adds	r4, #1
 800967a:	f024 0401 	bic.w	r4, r4, #1
 800967e:	e7c6      	b.n	800960e <__ieee754_sqrt+0x132>
 8009680:	7ff00000 	.word	0x7ff00000
 8009684:	20000108 	.word	0x20000108
 8009688:	20000110 	.word	0x20000110
 800968c:	00000000 	.word	0x00000000

08009690 <__ieee754_atan2>:
 8009690:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009694:	4617      	mov	r7, r2
 8009696:	4692      	mov	sl, r2
 8009698:	4699      	mov	r9, r3
 800969a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800969e:	427b      	negs	r3, r7
 80096a0:	f8df 817c 	ldr.w	r8, [pc, #380]	; 8009820 <__ieee754_atan2+0x190>
 80096a4:	433b      	orrs	r3, r7
 80096a6:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80096aa:	4543      	cmp	r3, r8
 80096ac:	4604      	mov	r4, r0
 80096ae:	460d      	mov	r5, r1
 80096b0:	d809      	bhi.n	80096c6 <__ieee754_atan2+0x36>
 80096b2:	4246      	negs	r6, r0
 80096b4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80096b8:	4306      	orrs	r6, r0
 80096ba:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 80096be:	4546      	cmp	r6, r8
 80096c0:	468e      	mov	lr, r1
 80096c2:	4683      	mov	fp, r0
 80096c4:	d908      	bls.n	80096d8 <__ieee754_atan2+0x48>
 80096c6:	4652      	mov	r2, sl
 80096c8:	464b      	mov	r3, r9
 80096ca:	4620      	mov	r0, r4
 80096cc:	4629      	mov	r1, r5
 80096ce:	f7f6 fd4d 	bl	800016c <__adddf3>
 80096d2:	4604      	mov	r4, r0
 80096d4:	460d      	mov	r5, r1
 80096d6:	e019      	b.n	800970c <__ieee754_atan2+0x7c>
 80096d8:	f109 4640 	add.w	r6, r9, #3221225472	; 0xc0000000
 80096dc:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 80096e0:	433e      	orrs	r6, r7
 80096e2:	d103      	bne.n	80096ec <__ieee754_atan2+0x5c>
 80096e4:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096e8:	f7ff bd6a 	b.w	80091c0 <atan>
 80096ec:	ea4f 76a9 	mov.w	r6, r9, asr #30
 80096f0:	f006 0602 	and.w	r6, r6, #2
 80096f4:	ea53 0b0b 	orrs.w	fp, r3, fp
 80096f8:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 80096fc:	d10a      	bne.n	8009714 <__ieee754_atan2+0x84>
 80096fe:	2e02      	cmp	r6, #2
 8009700:	d067      	beq.n	80097d2 <__ieee754_atan2+0x142>
 8009702:	2e03      	cmp	r6, #3
 8009704:	d102      	bne.n	800970c <__ieee754_atan2+0x7c>
 8009706:	a53a      	add	r5, pc, #232	; (adr r5, 80097f0 <__ieee754_atan2+0x160>)
 8009708:	e9d5 4500 	ldrd	r4, r5, [r5]
 800970c:	4620      	mov	r0, r4
 800970e:	4629      	mov	r1, r5
 8009710:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009714:	4317      	orrs	r7, r2
 8009716:	d106      	bne.n	8009726 <__ieee754_atan2+0x96>
 8009718:	f1be 0f00 	cmp.w	lr, #0
 800971c:	da64      	bge.n	80097e8 <__ieee754_atan2+0x158>
 800971e:	a536      	add	r5, pc, #216	; (adr r5, 80097f8 <__ieee754_atan2+0x168>)
 8009720:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009724:	e7f2      	b.n	800970c <__ieee754_atan2+0x7c>
 8009726:	4542      	cmp	r2, r8
 8009728:	d10f      	bne.n	800974a <__ieee754_atan2+0xba>
 800972a:	4293      	cmp	r3, r2
 800972c:	f106 36ff 	add.w	r6, r6, #4294967295
 8009730:	d107      	bne.n	8009742 <__ieee754_atan2+0xb2>
 8009732:	2e02      	cmp	r6, #2
 8009734:	d851      	bhi.n	80097da <__ieee754_atan2+0x14a>
 8009736:	4b3b      	ldr	r3, [pc, #236]	; (8009824 <__ieee754_atan2+0x194>)
 8009738:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800973c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8009740:	e7e4      	b.n	800970c <__ieee754_atan2+0x7c>
 8009742:	2e02      	cmp	r6, #2
 8009744:	d84d      	bhi.n	80097e2 <__ieee754_atan2+0x152>
 8009746:	4b38      	ldr	r3, [pc, #224]	; (8009828 <__ieee754_atan2+0x198>)
 8009748:	e7f6      	b.n	8009738 <__ieee754_atan2+0xa8>
 800974a:	4543      	cmp	r3, r8
 800974c:	d0e4      	beq.n	8009718 <__ieee754_atan2+0x88>
 800974e:	1a9b      	subs	r3, r3, r2
 8009750:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8009754:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009758:	da21      	bge.n	800979e <__ieee754_atan2+0x10e>
 800975a:	f1b9 0f00 	cmp.w	r9, #0
 800975e:	da01      	bge.n	8009764 <__ieee754_atan2+0xd4>
 8009760:	323c      	adds	r2, #60	; 0x3c
 8009762:	db20      	blt.n	80097a6 <__ieee754_atan2+0x116>
 8009764:	4652      	mov	r2, sl
 8009766:	464b      	mov	r3, r9
 8009768:	4620      	mov	r0, r4
 800976a:	4629      	mov	r1, r5
 800976c:	f7f6 ffde 	bl	800072c <__aeabi_ddiv>
 8009770:	f7ff feb0 	bl	80094d4 <fabs>
 8009774:	f7ff fd24 	bl	80091c0 <atan>
 8009778:	4604      	mov	r4, r0
 800977a:	460d      	mov	r5, r1
 800977c:	2e01      	cmp	r6, #1
 800977e:	d015      	beq.n	80097ac <__ieee754_atan2+0x11c>
 8009780:	2e02      	cmp	r6, #2
 8009782:	d017      	beq.n	80097b4 <__ieee754_atan2+0x124>
 8009784:	2e00      	cmp	r6, #0
 8009786:	d0c1      	beq.n	800970c <__ieee754_atan2+0x7c>
 8009788:	a31d      	add	r3, pc, #116	; (adr r3, 8009800 <__ieee754_atan2+0x170>)
 800978a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800978e:	4620      	mov	r0, r4
 8009790:	4629      	mov	r1, r5
 8009792:	f7f6 fce9 	bl	8000168 <__aeabi_dsub>
 8009796:	a31c      	add	r3, pc, #112	; (adr r3, 8009808 <__ieee754_atan2+0x178>)
 8009798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800979c:	e016      	b.n	80097cc <__ieee754_atan2+0x13c>
 800979e:	a51c      	add	r5, pc, #112	; (adr r5, 8009810 <__ieee754_atan2+0x180>)
 80097a0:	e9d5 4500 	ldrd	r4, r5, [r5]
 80097a4:	e7ea      	b.n	800977c <__ieee754_atan2+0xec>
 80097a6:	2400      	movs	r4, #0
 80097a8:	2500      	movs	r5, #0
 80097aa:	e7e7      	b.n	800977c <__ieee754_atan2+0xec>
 80097ac:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80097b0:	461d      	mov	r5, r3
 80097b2:	e7ab      	b.n	800970c <__ieee754_atan2+0x7c>
 80097b4:	a312      	add	r3, pc, #72	; (adr r3, 8009800 <__ieee754_atan2+0x170>)
 80097b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097ba:	4620      	mov	r0, r4
 80097bc:	4629      	mov	r1, r5
 80097be:	f7f6 fcd3 	bl	8000168 <__aeabi_dsub>
 80097c2:	4602      	mov	r2, r0
 80097c4:	460b      	mov	r3, r1
 80097c6:	a110      	add	r1, pc, #64	; (adr r1, 8009808 <__ieee754_atan2+0x178>)
 80097c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80097cc:	f7f6 fccc 	bl	8000168 <__aeabi_dsub>
 80097d0:	e77f      	b.n	80096d2 <__ieee754_atan2+0x42>
 80097d2:	a50d      	add	r5, pc, #52	; (adr r5, 8009808 <__ieee754_atan2+0x178>)
 80097d4:	e9d5 4500 	ldrd	r4, r5, [r5]
 80097d8:	e798      	b.n	800970c <__ieee754_atan2+0x7c>
 80097da:	a50f      	add	r5, pc, #60	; (adr r5, 8009818 <__ieee754_atan2+0x188>)
 80097dc:	e9d5 4500 	ldrd	r4, r5, [r5]
 80097e0:	e794      	b.n	800970c <__ieee754_atan2+0x7c>
 80097e2:	2400      	movs	r4, #0
 80097e4:	2500      	movs	r5, #0
 80097e6:	e791      	b.n	800970c <__ieee754_atan2+0x7c>
 80097e8:	a509      	add	r5, pc, #36	; (adr r5, 8009810 <__ieee754_atan2+0x180>)
 80097ea:	e9d5 4500 	ldrd	r4, r5, [r5]
 80097ee:	e78d      	b.n	800970c <__ieee754_atan2+0x7c>
 80097f0:	54442d18 	.word	0x54442d18
 80097f4:	c00921fb 	.word	0xc00921fb
 80097f8:	54442d18 	.word	0x54442d18
 80097fc:	bff921fb 	.word	0xbff921fb
 8009800:	33145c07 	.word	0x33145c07
 8009804:	3ca1a626 	.word	0x3ca1a626
 8009808:	54442d18 	.word	0x54442d18
 800980c:	400921fb 	.word	0x400921fb
 8009810:	54442d18 	.word	0x54442d18
 8009814:	3ff921fb 	.word	0x3ff921fb
 8009818:	54442d18 	.word	0x54442d18
 800981c:	3fe921fb 	.word	0x3fe921fb
 8009820:	7ff00000 	.word	0x7ff00000
 8009824:	08009bc8 	.word	0x08009bc8
 8009828:	08009be0 	.word	0x08009be0

0800982c <_init>:
 800982c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800982e:	bf00      	nop
 8009830:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009832:	bc08      	pop	{r3}
 8009834:	469e      	mov	lr, r3
 8009836:	4770      	bx	lr

08009838 <_fini>:
 8009838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800983a:	bf00      	nop
 800983c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800983e:	bc08      	pop	{r3}
 8009840:	469e      	mov	lr, r3
 8009842:	4770      	bx	lr
